//
// Written by Synplify Pro 
// Product Version "V-2023.09M-3"
// Program "Synplify Pro", Mapper "map202309actp1, Build 008R"
// Mon Jun 23 17:46:00 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\repo2\gpb\dmd\p1060973_fpga\component\polarfire_syn_comps.v "
// file 5 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_div.v "
// file 6 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v "
// file 7 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v "
// file 8 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v "
// file 9 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_definition.v "
// file 10 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v "
// file 11 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v "
// file 12 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v "
// file 13 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\eeprom_opb_if.v "
// file 14 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\fpga_wd.v "
// file 15 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v "
// file 16 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v "
// file 17 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\oscillator_counter.v "
// file 18 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\scratchpadregister.v "
// file 19 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_buffer.v "
// file 20 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v "
// file 21 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v "
// file 22 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\opb_emu_target.v "
// file 23 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmd_server.v "
// file 24 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v "
// file 25 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v "
// file 26 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std.vhd "
// file 27 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 28 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 29 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 30 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 31 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 32 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\arith.vhd "
// file 33 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 34 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\hyperents.vhd "
// file 35 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\serial_eeprom_if.vhd "
// file 36 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd "
// file 37 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\math_real.vhd "
// file 38 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd "
// file 39 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd "
// file 40 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd "
// file 41 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd "
// file 42 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd "
// file 43 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\nlconst.dat "
// file 44 "\c:\repo2\gpb\dmd\p1060973_fpga\designer\top\synthesis.fdc "

`timescale 100 ps/100 ps
module CLOCK_DIV_11_7 (
  HSWAP_FAULT_c,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
output HSWAP_FAULT_c ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire HSWAP_FAULT_c ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_Z;
wire VCC ;
wire un5_cntr_cry_6_S ;
wire GND ;
wire un1_cntrlto15_0 ;
wire un5_cntr_cry_5_S ;
wire un5_cntr_cry_4_S ;
wire un5_cntr_cry_3_S ;
wire un5_cntr_cry_2_S ;
wire un5_cntr_cry_1_S ;
wire N_496_i ;
wire un5_cntr_s_15_S ;
wire un5_cntr_cry_14_S ;
wire un5_cntr_cry_13_S ;
wire un5_cntr_cry_12_S ;
wire un5_cntr_cry_11_S ;
wire un5_cntr_cry_10_S ;
wire un5_cntr_cry_9_S ;
wire un5_cntr_cry_8_S ;
wire un5_cntr_cry_7_S ;
wire un5_cntr_s_1_4406_FCO ;
wire un5_cntr_s_1_4406_S ;
wire un5_cntr_s_1_4406_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y ;
wire un5_cntr_s_15_FCO ;
wire un5_cntr_s_15_Y ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y ;
wire un1_cntrlto15_3_Z ;
wire un1_cntrlto9_3_Z ;
wire un1_cntrlt15 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_Z[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE clkout (
	.Q(HSWAP_FAULT_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(N_496_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:48
  ARI1 un5_cntr_s_1_4406 (
	.FCO(un5_cntr_s_1_4406_FCO),
	.S(un5_cntr_s_1_4406_S),
	.Y(un5_cntr_s_1_4406_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4406.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S),
	.Y(un5_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4406_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S),
	.Y(un5_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S),
	.Y(un5_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S),
	.Y(un5_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S),
	.Y(un5_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S),
	.Y(un5_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S),
	.Y(un5_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S),
	.Y(un5_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S),
	.Y(un5_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S),
	.Y(un5_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S),
	.Y(un5_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S),
	.Y(un5_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S),
	.Y(un5_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO),
	.S(un5_cntr_s_15_S),
	.Y(un5_cntr_s_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S),
	.Y(un5_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_3 (
	.A(cntr_Z[13]),
	.B(cntr_Z[12]),
	.C(cntr_Z[11]),
	.D(cntr_Z[10]),
	.Y(un1_cntrlto15_3_Z)
);
defparam un1_cntrlto15_3.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto9_3 (
	.A(cntr_Z[9]),
	.B(cntr_Z[7]),
	.C(cntr_Z[6]),
	.D(cntr_Z[5]),
	.Y(un1_cntrlto9_3_Z)
);
defparam un1_cntrlto9_3.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto9 (
	.A(cntr_Z[3]),
	.B(un1_cntrlto9_3_Z),
	.C(cntr_Z[8]),
	.D(cntr_Z[4]),
	.Y(un1_cntrlt15)
);
defparam un1_cntrlto9.INIT=16'hCFDF;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(un1_cntrlto15_3_Z),
	.D(un1_cntrlt15),
	.Y(un1_cntrlto15_0)
);
defparam un1_cntrlto15.INIT=16'h1000;
// @5:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_0),
	.B(HSWAP_FAULT_c),
	.Y(N_496_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_7 */

module AdderDecode (
  un1_OSC_CT_IN,
  GPIO_IN,
  pulse50us_div_m,
  CLK_GEN_DO_2_iv_0,
  CLK_GEN_DO_2_iv_1,
  OPB_ADDR,
  EEP_IN,
  OSC_CT_IN,
  ILIM_DAC_IN,
  ADC_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK3_RET_IN,
  GANTRY_BRK1_IN,
  GANTRY_MOT_IN,
  GANTRY_BRK1_RET_IN,
  GANTRY_BRK2_IN,
  GANTRY_BRK2_RET_IN,
  LIFT_MOT_IN,
  OPB_ADDR_fast_19,
  OPB_ADDR_fast_20,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_10,
  OPB_ADDR_fast_11,
  OPB_ADDR_fast_8,
  OPB_ADDR_fast_7,
  OPB_ADDR_fast_6,
  OPB_ADDR_fast_5,
  OPB_ADDR_fast_1,
  OPB_ADDR_fast_2,
  SP_IN_16,
  SP_IN_17,
  SP_IN_18,
  SP_IN_19,
  SP_IN_20,
  SP_IN_21,
  SP_IN_22,
  SP_IN_23,
  SP_IN_3,
  SP_IN_5,
  SP_IN_6,
  SP_IN_4,
  SP_IN_1,
  SP_IN_7,
  SP_IN_0,
  SP_IN_2,
  SP_IN_m,
  DEBUG_IF_WE_i,
  N_989,
  dev_sp14,
  N_4664,
  GANTRY_BRAKE_IF_WE_i,
  PWR_IF_WE_i,
  CCHL_IF_WE_i,
  MAINS_LEVEL_IF_WE_i,
  N_3746_i,
  N_3744_i,
  LIFT_MOTOR_SENSOR_IF_WE_i,
  N_1833_1,
  DEBUG_IF_RE_1z,
  ILIM_DAC_RE,
  N_1022,
  N_1006,
  N_971,
  LIFT_96V_IF_WE_i,
  GANTRY_96V_IF_WE_i,
  N_285,
  ADCSELMUX_IF_RE,
  SPD_DMD_IF_WE_i_i_a2_0_a2_1z,
  CCHL_IF_RE,
  CCHL_IF_WE,
  SP1_WE,
  SERVICE_PENDANT_IF_RE,
  LIFT_96V_IF_WE,
  STAND_IF_WE_i_i_a2_0_a2_1z,
  LIFT_MOTOR_SENSOR_IF_WE,
  LIFT_MOTOR_SENSOR_IF_RE,
  N_1026,
  MAINS_LEVEL_IF_RE,
  EXT_BRAKE_IF_WE_1z,
  LIFT_96V_IF_RE,
  SPD_DMD_IF_RE,
  SPD_EMOPS_IF_RE,
  PWR_IF_RE,
  GANTRY_EMOPS_IF_RE,
  EEP_WE,
  GANTRY_BRAKE_IF_WE,
  PWR_IF_WE,
  GPIO_FREE_IF_RE,
  GPIO_FREE_IF_WE,
  N_671,
  N_717,
  N_1843,
  N_3765,
  N_1004,
  GANTRY_BRAKE_IF_RE,
  GANTRY_96V_IF_RE,
  EXT_BRAKE_IF_RE,
  STAND_IF_RE,
  un47_DEC_DO_1z,
  N_283_i,
  N_3646_i,
  N_979,
  N_978,
  N_4663,
  N_76_4,
  N_1720,
  N_962,
  N_981,
  LIFT_m1_0_a2_0_0,
  GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z,
  N_719,
  N_679,
  N_146,
  N_973,
  N_3634_i,
  ILIM_DAC_RE_d1,
  N_977,
  un1_SP1_RE_d1_1z,
  OPB_RE,
  EEP_WE_i,
  N_970,
  N_1016,
  SPD_EMOPS_IF_WE,
  SERVICE_PENDANT_IF_WE,
  GANTRY_EMOPS_IF_WE,
  ADCSELMUX_IF_WE,
  DEBUG_IF_WE,
  SPD_EMOPS_IF_WE_i,
  N_1250,
  OPB_ADDR_2_rep1,
  OPB_ADDR_3_rep1,
  OPB_ADDR_1_rep2,
  GANTRY_96V_IF_WE,
  N_723,
  g0_1_1_1z,
  g0_2_0,
  N_5338,
  N_680,
  N_972,
  MAINS_LEVEL_IF_WE,
  N_4666,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z,
  SHUNT_EN_CNT_WE_1z,
  N_966,
  GANTRY_EMOPS_IF_WE_i,
  N_1242,
  OPB_WE,
  N_642,
  OPB_ADDR_1_rep1,
  N_641,
  N_967,
  un1_OPB_ADDR_3_0_a2_0_a2_0_0,
  GANTRY_BRK2_IF_RE,
  GANTRY_BRK2_IF_RE_d1_1z,
  GANTRY_BRK2_RET_IF_RE,
  GANTRY_BRK2_RET_IF_RE_d1_1z,
  GANTRY_BRK3_IF_RE,
  GANTRY_BRK3_IF_RE_d1_1z,
  GANTRY_BRK3_RET_IF_RE,
  GANTRY_BRK3_RET_IF_RE_d1_1z,
  GANTRY_MOT_IF_RE,
  GANTRY_MOT_IF_RE_d1_1z,
  LIFT_MOT_IF_RE,
  LIFT_MOT_IF_RE_d1_1z,
  MSSB_SRV_RE_d1_1z,
  MSSB_STN_RE_d1_1z,
  SP1_RE,
  COUNTER_RE,
  COUNTER_RE_d1_1z,
  N_663,
  ADC_RE_d1_1z,
  CLOCK_RE,
  CLOCK_RE_d1_1z,
  GANTRY_BRK1_IF_RE,
  GANTRY_BRK1_IF_RE_d1_1z,
  GANTRY_BRK1_RET_IF_RE,
  GANTRY_BRK1_RET_IF_RE_d1_1z,
  FPGA_100M_CLK,
  RESET_N_arst,
  EEP_RE_d1_1z
)
;
output [7:0] un1_OSC_CT_IN ;
input [7:0] GPIO_IN ;
input [7:0] pulse50us_div_m ;
input [7:0] CLK_GEN_DO_2_iv_0 ;
input [7:0] CLK_GEN_DO_2_iv_1 ;
input [31:0] OPB_ADDR ;
input [7:0] EEP_IN ;
input [7:0] OSC_CT_IN ;
input [7:0] ILIM_DAC_IN ;
input [7:0] ADC_IN ;
input [7:0] MSSB_SRV_IN ;
input [7:0] MSSB_STN_IN ;
input [7:0] GANTRY_BRK3_IN ;
input [7:0] GANTRY_BRK3_RET_IN ;
input [7:0] GANTRY_BRK1_IN ;
input [7:0] GANTRY_MOT_IN ;
input [7:0] GANTRY_BRK1_RET_IN ;
input [7:0] GANTRY_BRK2_IN ;
input [7:0] GANTRY_BRK2_RET_IN ;
input [7:0] LIFT_MOT_IN ;
input OPB_ADDR_fast_19 ;
input OPB_ADDR_fast_20 ;
input OPB_ADDR_fast_0 ;
input OPB_ADDR_fast_10 ;
input OPB_ADDR_fast_11 ;
input OPB_ADDR_fast_8 ;
input OPB_ADDR_fast_7 ;
input OPB_ADDR_fast_6 ;
input OPB_ADDR_fast_5 ;
input OPB_ADDR_fast_1 ;
input OPB_ADDR_fast_2 ;
input SP_IN_16 ;
input SP_IN_17 ;
input SP_IN_18 ;
input SP_IN_19 ;
input SP_IN_20 ;
input SP_IN_21 ;
input SP_IN_22 ;
input SP_IN_23 ;
input SP_IN_3 ;
input SP_IN_5 ;
input SP_IN_6 ;
input SP_IN_4 ;
input SP_IN_1 ;
input SP_IN_7 ;
input SP_IN_0 ;
input SP_IN_2 ;
output [23:16] SP_IN_m ;
output DEBUG_IF_WE_i ;
input N_989 ;
output dev_sp14 ;
input N_4664 ;
output GANTRY_BRAKE_IF_WE_i ;
output PWR_IF_WE_i ;
output CCHL_IF_WE_i ;
output MAINS_LEVEL_IF_WE_i ;
output N_3746_i ;
output N_3744_i ;
output LIFT_MOTOR_SENSOR_IF_WE_i ;
input N_1833_1 ;
output DEBUG_IF_RE_1z ;
output ILIM_DAC_RE ;
input N_1022 ;
output N_1006 ;
input N_971 ;
output LIFT_96V_IF_WE_i ;
output GANTRY_96V_IF_WE_i ;
input N_285 ;
output ADCSELMUX_IF_RE ;
output SPD_DMD_IF_WE_i_i_a2_0_a2_1z ;
output CCHL_IF_RE ;
output CCHL_IF_WE ;
output SP1_WE ;
output SERVICE_PENDANT_IF_RE ;
output LIFT_96V_IF_WE ;
output STAND_IF_WE_i_i_a2_0_a2_1z ;
output LIFT_MOTOR_SENSOR_IF_WE ;
output LIFT_MOTOR_SENSOR_IF_RE ;
input N_1026 ;
output MAINS_LEVEL_IF_RE ;
output EXT_BRAKE_IF_WE_1z ;
output LIFT_96V_IF_RE ;
output SPD_DMD_IF_RE ;
output SPD_EMOPS_IF_RE ;
output PWR_IF_RE ;
output GANTRY_EMOPS_IF_RE ;
output EEP_WE ;
output GANTRY_BRAKE_IF_WE ;
output PWR_IF_WE ;
output GPIO_FREE_IF_RE ;
output GPIO_FREE_IF_WE ;
output N_671 ;
output N_717 ;
output N_1843 ;
input N_3765 ;
output N_1004 ;
output GANTRY_BRAKE_IF_RE ;
output GANTRY_96V_IF_RE ;
output EXT_BRAKE_IF_RE ;
output STAND_IF_RE ;
output un47_DEC_DO_1z ;
output N_283_i ;
output N_3646_i ;
input N_979 ;
output N_978 ;
output N_4663 ;
output N_76_4 ;
input N_1720 ;
input N_962 ;
input N_981 ;
output LIFT_m1_0_a2_0_0 ;
output GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z ;
output N_719 ;
output N_679 ;
output N_146 ;
output N_973 ;
output N_3634_i ;
input ILIM_DAC_RE_d1 ;
output N_977 ;
output un1_SP1_RE_d1_1z ;
input OPB_RE ;
output EEP_WE_i ;
output N_970 ;
output N_1016 ;
output SPD_EMOPS_IF_WE ;
output SERVICE_PENDANT_IF_WE ;
output GANTRY_EMOPS_IF_WE ;
output ADCSELMUX_IF_WE ;
output DEBUG_IF_WE ;
output SPD_EMOPS_IF_WE_i ;
output N_1250 ;
input OPB_ADDR_2_rep1 ;
input OPB_ADDR_3_rep1 ;
input OPB_ADDR_1_rep2 ;
output GANTRY_96V_IF_WE ;
input N_723 ;
output g0_1_1_1z ;
output g0_2_0 ;
output N_5338 ;
output N_680 ;
output N_972 ;
output MAINS_LEVEL_IF_WE ;
input N_4666 ;
output CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z ;
output CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z ;
output CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z ;
output SHUNT_EN_CNT_WE_1z ;
output N_966 ;
output GANTRY_EMOPS_IF_WE_i ;
output N_1242 ;
input OPB_WE ;
output N_642 ;
input OPB_ADDR_1_rep1 ;
input N_641 ;
output N_967 ;
input un1_OPB_ADDR_3_0_a2_0_a2_0_0 ;
output GANTRY_BRK2_IF_RE ;
output GANTRY_BRK2_IF_RE_d1_1z ;
output GANTRY_BRK2_RET_IF_RE ;
output GANTRY_BRK2_RET_IF_RE_d1_1z ;
output GANTRY_BRK3_IF_RE ;
output GANTRY_BRK3_IF_RE_d1_1z ;
output GANTRY_BRK3_RET_IF_RE ;
output GANTRY_BRK3_RET_IF_RE_d1_1z ;
output GANTRY_MOT_IF_RE ;
output GANTRY_MOT_IF_RE_d1_1z ;
output LIFT_MOT_IF_RE ;
output LIFT_MOT_IF_RE_d1_1z ;
output MSSB_SRV_RE_d1_1z ;
output MSSB_STN_RE_d1_1z ;
output SP1_RE ;
output COUNTER_RE ;
output COUNTER_RE_d1_1z ;
input N_663 ;
output ADC_RE_d1_1z ;
output CLOCK_RE ;
output CLOCK_RE_d1_1z ;
output GANTRY_BRK1_IF_RE ;
output GANTRY_BRK1_IF_RE_d1_1z ;
output GANTRY_BRK1_RET_IF_RE ;
output GANTRY_BRK1_RET_IF_RE_d1_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output EEP_RE_d1_1z ;
wire OPB_ADDR_fast_19 ;
wire OPB_ADDR_fast_20 ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_10 ;
wire OPB_ADDR_fast_11 ;
wire OPB_ADDR_fast_8 ;
wire OPB_ADDR_fast_7 ;
wire OPB_ADDR_fast_6 ;
wire OPB_ADDR_fast_5 ;
wire OPB_ADDR_fast_1 ;
wire OPB_ADDR_fast_2 ;
wire SP_IN_16 ;
wire SP_IN_17 ;
wire SP_IN_18 ;
wire SP_IN_19 ;
wire SP_IN_20 ;
wire SP_IN_21 ;
wire SP_IN_22 ;
wire SP_IN_23 ;
wire SP_IN_3 ;
wire SP_IN_5 ;
wire SP_IN_6 ;
wire SP_IN_4 ;
wire SP_IN_1 ;
wire SP_IN_7 ;
wire SP_IN_0 ;
wire SP_IN_2 ;
wire DEBUG_IF_WE_i ;
wire N_989 ;
wire dev_sp14 ;
wire N_4664 ;
wire GANTRY_BRAKE_IF_WE_i ;
wire PWR_IF_WE_i ;
wire CCHL_IF_WE_i ;
wire MAINS_LEVEL_IF_WE_i ;
wire N_3746_i ;
wire N_3744_i ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire N_1833_1 ;
wire DEBUG_IF_RE_1z ;
wire ILIM_DAC_RE ;
wire N_1022 ;
wire N_1006 ;
wire N_971 ;
wire LIFT_96V_IF_WE_i ;
wire GANTRY_96V_IF_WE_i ;
wire N_285 ;
wire ADCSELMUX_IF_RE ;
wire SPD_DMD_IF_WE_i_i_a2_0_a2_1z ;
wire CCHL_IF_RE ;
wire CCHL_IF_WE ;
wire SP1_WE ;
wire SERVICE_PENDANT_IF_RE ;
wire LIFT_96V_IF_WE ;
wire STAND_IF_WE_i_i_a2_0_a2_1z ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire N_1026 ;
wire MAINS_LEVEL_IF_RE ;
wire EXT_BRAKE_IF_WE_1z ;
wire LIFT_96V_IF_RE ;
wire SPD_DMD_IF_RE ;
wire SPD_EMOPS_IF_RE ;
wire PWR_IF_RE ;
wire GANTRY_EMOPS_IF_RE ;
wire EEP_WE ;
wire GANTRY_BRAKE_IF_WE ;
wire PWR_IF_WE ;
wire GPIO_FREE_IF_RE ;
wire GPIO_FREE_IF_WE ;
wire N_671 ;
wire N_717 ;
wire N_1843 ;
wire N_3765 ;
wire N_1004 ;
wire GANTRY_BRAKE_IF_RE ;
wire GANTRY_96V_IF_RE ;
wire EXT_BRAKE_IF_RE ;
wire STAND_IF_RE ;
wire un47_DEC_DO_1z ;
wire N_283_i ;
wire N_3646_i ;
wire N_979 ;
wire N_978 ;
wire N_4663 ;
wire N_76_4 ;
wire N_1720 ;
wire N_962 ;
wire N_981 ;
wire LIFT_m1_0_a2_0_0 ;
wire GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z ;
wire N_719 ;
wire N_679 ;
wire N_146 ;
wire N_973 ;
wire N_3634_i ;
wire ILIM_DAC_RE_d1 ;
wire N_977 ;
wire un1_SP1_RE_d1_1z ;
wire OPB_RE ;
wire EEP_WE_i ;
wire N_970 ;
wire N_1016 ;
wire SPD_EMOPS_IF_WE ;
wire SERVICE_PENDANT_IF_WE ;
wire GANTRY_EMOPS_IF_WE ;
wire ADCSELMUX_IF_WE ;
wire DEBUG_IF_WE ;
wire SPD_EMOPS_IF_WE_i ;
wire N_1250 ;
wire OPB_ADDR_2_rep1 ;
wire OPB_ADDR_3_rep1 ;
wire OPB_ADDR_1_rep2 ;
wire GANTRY_96V_IF_WE ;
wire N_723 ;
wire g0_1_1_1z ;
wire g0_2_0 ;
wire N_5338 ;
wire N_680 ;
wire N_972 ;
wire MAINS_LEVEL_IF_WE ;
wire N_4666 ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z ;
wire SHUNT_EN_CNT_WE_1z ;
wire N_966 ;
wire GANTRY_EMOPS_IF_WE_i ;
wire N_1242 ;
wire OPB_WE ;
wire N_642 ;
wire OPB_ADDR_1_rep1 ;
wire N_641 ;
wire N_967 ;
wire un1_OPB_ADDR_3_0_a2_0_a2_0_0 ;
wire GANTRY_BRK2_IF_RE ;
wire GANTRY_BRK2_IF_RE_d1_1z ;
wire GANTRY_BRK2_RET_IF_RE ;
wire GANTRY_BRK2_RET_IF_RE_d1_1z ;
wire GANTRY_BRK3_IF_RE ;
wire GANTRY_BRK3_IF_RE_d1_1z ;
wire GANTRY_BRK3_RET_IF_RE ;
wire GANTRY_BRK3_RET_IF_RE_d1_1z ;
wire GANTRY_MOT_IF_RE ;
wire GANTRY_MOT_IF_RE_d1_1z ;
wire LIFT_MOT_IF_RE ;
wire LIFT_MOT_IF_RE_d1_1z ;
wire MSSB_SRV_RE_d1_1z ;
wire MSSB_STN_RE_d1_1z ;
wire SP1_RE ;
wire COUNTER_RE ;
wire COUNTER_RE_d1_1z ;
wire N_663 ;
wire ADC_RE_d1_1z ;
wire CLOCK_RE ;
wire CLOCK_RE_d1_1z ;
wire GANTRY_BRK1_IF_RE ;
wire GANTRY_BRK1_IF_RE_d1_1z ;
wire GANTRY_BRK1_RET_IF_RE ;
wire GANTRY_BRK1_RET_IF_RE_d1_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire EEP_RE_d1_1z ;
wire [7:0] un1_OSC_CT_IN_iv_6_Z;
wire [7:0] un1_OSC_CT_IN_iv_10_Z;
wire [7:0] un1_OSC_CT_IN_iv_5_Z;
wire [7:0] un1_OSC_CT_IN_iv_4_Z;
wire [7:0] un1_OSC_CT_IN_iv_3_Z;
wire [7:0] un1_OSC_CT_IN_iv_2_Z;
wire [7:0] un1_OSC_CT_IN_iv_1_Z;
wire [7:0] un1_OSC_CT_IN_iv_0_Z;
wire [7:0] un1_OSC_CT_IN_iv_11_Z;
wire [7:0] un1_OSC_CT_IN_iv_13_Z;
wire [7:0] CLK_GEN_IN_m;
wire VCC ;
wire EEP_RE ;
wire GND ;
wire SP2_RE_d1_Z ;
wire SP2_RE ;
wire SP1_RE_d1_Z ;
wire MSSB_STN_RE ;
wire N_1910_i ;
wire N_1763_i_0_a2_1_a2_1_Z ;
wire un5_m1_e_1_0_Z ;
wire g0_0_14_1_Z ;
wire g0_0_14_Z ;
wire g0_17_1_Z ;
wire g0_15 ;
wire GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIR1EB4_Z ;
wire g0_0_2_Z ;
wire N_1689 ;
wire MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_Z ;
wire un3_CCHL_IF_RE_2_0_0_a2_0_a2_0_a2_0 ;
wire un3_PWR_IF_RE_26 ;
wire SHUNT_EN_CNT_WE_6_Z ;
wire SHUNT_EN_CNT_WE_1_Z ;
wire g0_5_0 ;
wire g0_30_1_Z ;
wire MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z ;
wire GANTRY_96V_IF_WE_0_a2_1_0_a2_1_Z ;
wire g0_1_0 ;
wire N_975 ;
wire N_4667 ;
wire g0_10 ;
wire g0_14_Z ;
wire g0_1 ;
wire g0_0_1_0 ;
wire g0_2_3 ;
wire un3_DEBUG_IF_RE_3 ;
wire N_3633_i ;
wire g0_0_9_Z ;
wire g0_2_4 ;
wire g0_13_Z ;
wire g0_0_13_Z ;
wire g0_0_12_Z ;
wire un3_DEBUG_IF_RE ;
wire g0_3_2 ;
wire g0_0_1_Z ;
wire N_4669 ;
wire g0_4_1 ;
wire g0_3_1 ;
wire g0_2 ;
wire g0_3_0 ;
wire g0_0_0_Z ;
wire STAND_IF_WE_i_i_a2_0_a2_0 ;
wire g0_4_0 ;
wire g0_3 ;
wire g0_0 ;
wire g0_4_Z ;
wire EEP_WE_0_a2_2_a2_3_a2_1_Z ;
wire GANTRY_96V_IF_WE_0_a2_0_Z ;
wire SHUNT_EN_CNT_WE_0_Z ;
wire PWR_m1_0_a2_0_Z ;
wire un47_DEC_DO_2_Z ;
wire N_822 ;
wire GANTRY_m6_e_2_Z ;
wire GANTRY_m6_e_1_Z ;
wire GANTRY_m1_0_a2_1_Z ;
wire un3_m2_e_4_Z ;
wire un5_GANTRY_BRK1_IF_RElto18_1_0_i_a2_i_a2_0_Z ;
wire un47_DEC_DO_12_Z ;
wire un47_DEC_DO_11_Z ;
wire un47_DEC_DO_10_Z ;
wire GANTRY_96V_IF_RE_0_a2_4_0_a2_0_Z ;
wire N_4668 ;
wire N_1251 ;
wire SHUNT_EN_CNT_WE_4_Z ;
wire LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_0 ;
wire EEP_RE_0_a2_1_Z ;
wire STAND_m2_0_a2_0_0 ;
wire GANTRY_96V_IF_RE_0_a2_2_Z ;
wire GANTRY_96V_IF_RE_0_a2_1_Z ;
wire GANTRY_m6_e_3 ;
wire un3_m2_e_7_Z ;
wire un3_m2_e_3_Z ;
wire un47_DEC_DO_9_Z ;
wire N_741 ;
wire PWR_m1_0_a2_3 ;
wire LIFT_m1_0_a2_1 ;
wire STAND_m2_0_a2_1 ;
wire SPD_m1_e_0_1 ;
wire SPD_m1_e_2_1 ;
wire MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2_1_Z ;
wire GANTRY_m6_e_7 ;
wire GANTRY_m1_0_a2_3 ;
wire STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z ;
wire GANTRY_m6_e_8 ;
wire CLOCK_RE_0_a2_1_0_a2_1_Z ;
wire EXT_m2_e_1 ;
wire EXT_BRAKE_IF_WE_0_Z ;
wire N_745 ;
wire N_4657 ;
wire N_1858 ;
wire N_5482 ;
wire N_5481 ;
wire N_5480 ;
wire N_5479 ;
wire N_5478 ;
wire N_5477 ;
wire N_5476 ;
wire N_5475 ;
wire N_5474 ;
wire N_5473 ;
wire N_5472 ;
wire N_5471 ;
wire N_5470 ;
wire N_5469 ;
wire N_5468 ;
wire N_5467 ;
wire N_5466 ;
// @8:265
  SLE EEP_RE_d1 (
	.Q(EEP_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK1_RET_IF_RE_d1 (
	.Q(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK1_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK1_IF_RE_d1 (
	.Q(GANTRY_BRK1_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK1_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE CLOCK_RE_d1 (
	.Q(CLOCK_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CLOCK_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE ADC_RE_d1 (
	.Q(ADC_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_663),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE COUNTER_RE_d1 (
	.Q(COUNTER_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(COUNTER_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE SP2_RE_d1 (
	.Q(SP2_RE_d1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP2_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE SP1_RE_d1 (
	.Q(SP1_RE_d1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP1_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE MSSB_STN_RE_d1 (
	.Q(MSSB_STN_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(MSSB_STN_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE MSSB_SRV_RE_d1 (
	.Q(MSSB_SRV_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1910_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE LIFT_MOT_IF_RE_d1 (
	.Q(LIFT_MOT_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LIFT_MOT_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_MOT_IF_RE_d1 (
	.Q(GANTRY_MOT_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_MOT_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK3_RET_IF_RE_d1 (
	.Q(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK3_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK3_IF_RE_d1 (
	.Q(GANTRY_BRK3_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK3_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK2_RET_IF_RE_d1 (
	.Q(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK2_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:265
  SLE GANTRY_BRK2_IF_RE_d1 (
	.Q(GANTRY_BRK2_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK2_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:341
  CFG3 SP2_RE_d1_RNIA26UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_16),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[16])
);
defparam SP2_RE_d1_RNIA26UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNIB36UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_17),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[17])
);
defparam SP2_RE_d1_RNIB36UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNIC46UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_18),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[18])
);
defparam SP2_RE_d1_RNIC46UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNID56UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_19),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[19])
);
defparam SP2_RE_d1_RNID56UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNI5U6UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_20),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[20])
);
defparam SP2_RE_d1_RNI5U6UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNI6V6UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_21),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[21])
);
defparam SP2_RE_d1_RNI6V6UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNI707UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_22),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[22])
);
defparam SP2_RE_d1_RNI707UG.INIT=8'hC8;
// @8:341
  CFG3 SP2_RE_d1_RNI817UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_23),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[23])
);
defparam SP2_RE_d1_RNI817UG.INIT=8'hC8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[3]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_3),
	.C(un1_OSC_CT_IN_iv_6_Z[3]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[3])
);
defparam \un1_OSC_CT_IN_iv_10[3] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[5]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_5),
	.C(un1_OSC_CT_IN_iv_6_Z[5]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[5])
);
defparam \un1_OSC_CT_IN_iv_10[5] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[6]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_6),
	.C(un1_OSC_CT_IN_iv_6_Z[6]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[6])
);
defparam \un1_OSC_CT_IN_iv_10[6] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[4]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_4),
	.C(un1_OSC_CT_IN_iv_6_Z[4]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[4])
);
defparam \un1_OSC_CT_IN_iv_10[4] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[1]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_1),
	.C(un1_OSC_CT_IN_iv_6_Z[1]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[1])
);
defparam \un1_OSC_CT_IN_iv_10[1] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[7]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_7),
	.C(un1_OSC_CT_IN_iv_6_Z[7]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[7])
);
defparam \un1_OSC_CT_IN_iv_10[7] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[0]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_0),
	.C(un1_OSC_CT_IN_iv_6_Z[0]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[0])
);
defparam \un1_OSC_CT_IN_iv_10[0] .INIT=16'hFCF8;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_10[2]  (
	.A(SP1_RE_d1_Z),
	.B(SP_IN_2),
	.C(un1_OSC_CT_IN_iv_6_Z[2]),
	.D(SP2_RE_d1_Z),
	.Y(un1_OSC_CT_IN_iv_10_Z[2])
);
defparam \un1_OSC_CT_IN_iv_10[2] .INIT=16'hFCF8;
// @8:197
  CFG3 N_1763_i_0_a2_1_a2_1 (
	.A(OPB_ADDR_fast_19),
	.B(OPB_ADDR_fast_20),
	.C(OPB_ADDR[19]),
	.Y(N_1763_i_0_a2_1_a2_1_Z)
);
defparam N_1763_i_0_a2_1_a2_1.INIT=8'h01;
// @8:179
  CFG4 un5_m1_e (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[15]),
	.C(un5_m1_e_1_0_Z),
	.D(un1_OPB_ADDR_3_0_a2_0_a2_0_0),
	.Y(N_967)
);
defparam un5_m1_e.INIT=16'h1000;
// @8:179
  CFG3 un5_m1_e_1_0 (
	.A(OPB_ADDR[8]),
	.B(OPB_ADDR[7]),
	.C(OPB_ADDR[6]),
	.Y(un5_m1_e_1_0_Z)
);
defparam un5_m1_e_1_0.INIT=8'h01;
  CFG4 g0_0_14 (
	.A(g0_0_14_1_Z),
	.B(OPB_ADDR[18]),
	.C(N_641),
	.D(OPB_ADDR[0]),
	.Y(g0_0_14_Z)
);
defparam g0_0_14.INIT=16'h0008;
  CFG4 g0_0_14_1 (
	.A(OPB_ADDR[12]),
	.B(OPB_ADDR[13]),
	.C(OPB_ADDR[14]),
	.D(OPB_ADDR[16]),
	.Y(g0_0_14_1_Z)
);
defparam g0_0_14_1.INIT=16'h0100;
  CFG4 g0_17 (
	.A(g0_17_1_Z),
	.B(OPB_ADDR_1_rep1),
	.C(N_641),
	.D(OPB_ADDR[0]),
	.Y(g0_15)
);
defparam g0_17.INIT=16'h0008;
  CFG4 g0_17_1 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[16]),
	.C(OPB_ADDR[18]),
	.D(OPB_ADDR[13]),
	.Y(g0_17_1_Z)
);
defparam g0_17_1.INIT=16'h0040;
// @15:294
  CFG2 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIR1EB4 (
	.A(N_642),
	.B(OPB_WE),
	.Y(GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIR1EB4_Z)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIR1EB4.INIT=4'h4;
// @15:294
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI2CKIV1 (
	.A(N_1242),
	.B(GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIR1EB4_Z),
	.C(g0_0_2_Z),
	.D(N_1689),
	.Y(GANTRY_EMOPS_IF_WE_i)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI2CKIV1.INIT=16'h7FFF;
// @8:244
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_0 (
	.A(OPB_ADDR_fast_0),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[0]),
	.D(N_966),
	.Y(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_Z)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_0.INIT=16'h0200;
// @8:262
  CFG4 SHUNT_EN_CNT_WE (
	.A(un3_CCHL_IF_RE_2_0_0_a2_0_a2_0_a2_0),
	.B(un3_PWR_IF_RE_26),
	.C(SHUNT_EN_CNT_WE_6_Z),
	.D(SHUNT_EN_CNT_WE_1_Z),
	.Y(SHUNT_EN_CNT_WE_1z)
);
defparam SHUNT_EN_CNT_WE.INIT=16'h0080;
// @8:262
  CFG4 SHUNT_EN_CNT_WE_1 (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.B(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.C(N_1763_i_0_a2_1_a2_1_Z),
	.D(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.Y(SHUNT_EN_CNT_WE_1_Z)
);
defparam SHUNT_EN_CNT_WE_1.INIT=16'h7FFF;
// @8:176
  CFG4 g0_30 (
	.A(g0_5_0),
	.B(g0_30_1_Z),
	.C(OPB_ADDR[15]),
	.D(OPB_ADDR[10]),
	.Y(N_1242)
);
defparam g0_30.INIT=16'h0008;
// @8:176
  CFG2 g0_30_1 (
	.A(OPB_ADDR_fast_10),
	.B(OPB_ADDR_fast_11),
	.Y(g0_30_1_Z)
);
defparam g0_30_1.INIT=4'h1;
// @8:244
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2 (
	.A(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_Z),
	.C(OPB_WE),
	.D(N_4666),
	.Y(MAINS_LEVEL_IF_WE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2.INIT=16'h8000;
// @8:220
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2 (
	.A(N_972),
	.B(OPB_ADDR[19]),
	.C(GANTRY_96V_IF_WE_0_a2_1_0_a2_1_Z),
	.D(N_1242),
	.Y(N_680)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2.INIT=16'h0200;
// @8:220
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_1 (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.B(N_5338),
	.C(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.D(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.Y(GANTRY_96V_IF_WE_0_a2_1_0_a2_1_Z)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_1.INIT=16'h7FFF;
// @8:220
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIT5P512 (
	.A(g0_2_0),
	.B(g0_1_1_1z),
	.C(N_966),
	.D(N_723),
	.Y(GANTRY_96V_IF_WE)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIT5P512.INIT=16'h8000;
// @8:220
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIJ7EMS (
	.A(OPB_ADDR[19]),
	.B(g0_1_0),
	.C(N_972),
	.D(N_1242),
	.Y(g0_1_1_1z)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIJ7EMS.INIT=16'h4000;
// @8:197
  CFG4 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIRI5FP (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.B(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.C(N_1763_i_0_a2_1_a2_1_Z),
	.D(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.Y(N_1689)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIRI5FP.INIT=16'h8000;
  CFG4 g0_32 (
	.A(OPB_ADDR_fast_8),
	.B(OPB_ADDR_fast_7),
	.C(OPB_ADDR_fast_6),
	.D(OPB_ADDR_fast_5),
	.Y(g0_5_0)
);
defparam g0_32.INIT=16'h0001;
  CFG2 g0_29 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR[5]),
	.Y(g0_1_0)
);
defparam g0_29.INIT=4'h1;
  CFG3 g0_12 (
	.A(OPB_ADDR[16]),
	.B(OPB_WE),
	.C(OPB_ADDR[18]),
	.Y(g0_2_0)
);
defparam g0_12.INIT=8'h80;
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNISJHPK (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR_1_rep2),
	.C(N_975),
	.D(N_972),
	.Y(g0_0_2_Z)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNISJHPK.INIT=16'h2000;
// @8:229
  CFG3 g0_28 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_WE),
	.C(OPB_ADDR_2_rep1),
	.Y(N_1250)
);
defparam g0_28.INIT=8'h40;
// @8:253
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI7A67R1 (
	.A(N_1242),
	.B(N_1689),
	.C(g0_0_2_Z),
	.Y(N_4667)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI7A67R1.INIT=8'h80;
// @15:392
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32_1 (
	.A(N_1242),
	.B(N_1250),
	.C(g0_0_2_Z),
	.D(N_1689),
	.Y(SPD_EMOPS_IF_WE_i)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32_1.INIT=16'h7FFF;
  CFG4 g0_25 (
	.A(OPB_ADDR[7]),
	.B(g0_10),
	.C(OPB_ADDR[10]),
	.D(OPB_ADDR[15]),
	.Y(g0_14_Z)
);
defparam g0_25.INIT=16'h0004;
  CFG2 g0_1_1 (
	.A(OPB_WE),
	.B(OPB_ADDR_3_rep1),
	.Y(g0_1)
);
defparam g0_1_1.INIT=4'h8;
  CFG2 g0_0_2 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_ADDR[10]),
	.Y(g0_0_1_0)
);
defparam g0_0_2.INIT=4'h2;
  CFG2 SHUNT_EN_CNT_WE_RNO_1 (
	.A(OPB_ADDR[6]),
	.B(OPB_ADDR[7]),
	.Y(g0_2_3)
);
defparam SHUNT_EN_CNT_WE_RNO_1.INIT=4'h1;
// @8:255
  CFG2 SHUNT_EN_CNT_WE_6_RNO (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[18]),
	.Y(un3_DEBUG_IF_RE_3)
);
defparam SHUNT_EN_CNT_WE_6_RNO.INIT=4'h4;
// @8:213
  CFG2 GANTRY_BRK1_RET_IF_RE_0_a2_1_RNO (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[12]),
	.Y(N_3633_i)
);
defparam GANTRY_BRK1_RET_IF_RE_0_a2_1_RNO.INIT=4'h1;
  CFG4 g0_22 (
	.A(OPB_ADDR[12]),
	.B(OPB_ADDR_2_rep1),
	.C(OPB_ADDR[17]),
	.D(OPB_ADDR[11]),
	.Y(g0_10)
);
defparam g0_22.INIT=16'h0004;
  CFG4 g0_0_9 (
	.A(OPB_ADDR[15]),
	.B(OPB_ADDR_2_rep1),
	.C(OPB_ADDR[17]),
	.D(OPB_ADDR[11]),
	.Y(g0_0_9_Z)
);
defparam g0_0_9.INIT=16'h0004;
  CFG4 SHUNT_EN_CNT_WE_RNO_0 (
	.A(OPB_ADDR[10]),
	.B(OPB_ADDR[12]),
	.C(OPB_ADDR[11]),
	.D(OPB_ADDR[13]),
	.Y(g0_2_4)
);
defparam SHUNT_EN_CNT_WE_RNO_0.INIT=16'h0001;
// @8:249
  CFG3 g0_20 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[14]),
	.C(OPB_ADDR[15]),
	.Y(un3_CCHL_IF_RE_2_0_0_a2_0_a2_0_a2_0)
);
defparam g0_20.INIT=8'h01;
  CFG4 g0_19 (
	.A(OPB_ADDR[6]),
	.B(g0_1),
	.C(OPB_ADDR[9]),
	.D(OPB_ADDR[8]),
	.Y(g0_13_Z)
);
defparam g0_19.INIT=16'h0004;
  CFG3 g0_0_13 (
	.A(OPB_ADDR[6]),
	.B(g0_0_9_Z),
	.C(OPB_ADDR[7]),
	.Y(g0_0_13_Z)
);
defparam g0_0_13.INIT=8'h04;
  CFG4 g0_0_12 (
	.A(OPB_ADDR[8]),
	.B(g0_0_1_0),
	.C(OPB_ADDR_1_rep2),
	.D(OPB_ADDR[9]),
	.Y(g0_0_12_Z)
);
defparam g0_0_12.INIT=16'h0040;
// @8:213
  CFG4 SHUNT_EN_CNT_WE_RNO (
	.A(OPB_ADDR[8]),
	.B(OPB_ADDR[9]),
	.C(g0_2_4),
	.D(g0_2_3),
	.Y(un3_PWR_IF_RE_26)
);
defparam SHUNT_EN_CNT_WE_RNO.INIT=16'h1000;
// @8:256
  CFG4 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNI47TQ83 (
	.A(g0_15),
	.B(N_1689),
	.C(g0_14_Z),
	.D(g0_13_Z),
	.Y(DEBUG_IF_WE)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNI47TQ83.INIT=16'h8000;
// @8:255
  CFG4 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIT95573 (
	.A(g0_0_14_Z),
	.B(N_1689),
	.C(g0_0_12_Z),
	.D(g0_0_13_Z),
	.Y(un3_DEBUG_IF_RE)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIT95573.INIT=16'h8000;
  CFG2 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8 (
	.A(N_975),
	.B(N_972),
	.Y(g0_3_2)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8.INIT=4'h8;
  CFG2 g0_0_4 (
	.A(OPB_WE),
	.B(OPB_ADDR_3_rep1),
	.Y(g0_0_1_Z)
);
defparam g0_0_4.INIT=4'h8;
// @8:259
  CFG3 g0_14 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_WE),
	.C(OPB_ADDR_2_rep1),
	.Y(N_4669)
);
defparam g0_14.INIT=8'h80;
  CFG4 g0_13 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR_1_rep2),
	.C(OPB_ADDR[0]),
	.D(g0_0_1_Z),
	.Y(g0_4_1)
);
defparam g0_13.INIT=16'h2000;
// @8:253
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIFNNQ32 (
	.A(g0_3_2),
	.B(N_1689),
	.C(N_1242),
	.D(g0_4_1),
	.Y(ADCSELMUX_IF_WE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIFNNQ32.INIT=16'h8000;
  CFG3 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIL67DD (
	.A(N_972),
	.B(OPB_ADDR_1_rep2),
	.C(N_642),
	.Y(g0_3_1)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIL67DD.INIT=8'h02;
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI2FONB (
	.A(OPB_WE),
	.B(OPB_ADDR[0]),
	.C(N_975),
	.Y(g0_2)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI2FONB.INIT=8'h80;
// @8:217
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI2CKIV1_0 (
	.A(g0_2),
	.B(N_1689),
	.C(N_1242),
	.D(g0_3_1),
	.Y(GANTRY_EMOPS_IF_WE)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI2CKIV1_0.INIT=16'h8000;
  CFG2 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8_1 (
	.A(N_975),
	.B(N_972),
	.Y(g0_3_0)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8_1.INIT=4'h8;
  CFG2 g0_0_1 (
	.A(OPB_WE),
	.B(OPB_ADDR_3_rep1),
	.Y(g0_0_0_Z)
);
defparam g0_0_1.INIT=4'h8;
// @8:241
  CFG3 g0_7 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_WE),
	.C(OPB_ADDR_2_rep1),
	.Y(STAND_IF_WE_i_i_a2_0_a2_0)
);
defparam g0_7.INIT=8'h08;
  CFG4 g0_6 (
	.A(OPB_ADDR_2_rep1),
	.B(OPB_ADDR_1_rep2),
	.C(OPB_ADDR[0]),
	.D(g0_0_0_Z),
	.Y(g0_4_0)
);
defparam g0_6.INIT=16'h1000;
// @8:241
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32 (
	.A(g0_3_0),
	.B(N_1689),
	.C(N_1242),
	.D(g0_4_0),
	.Y(SERVICE_PENDANT_IF_WE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32.INIT=16'h8000;
  CFG2 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8_0 (
	.A(N_975),
	.B(N_972),
	.Y(g0_3)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIUF1R8_0.INIT=4'h8;
  CFG2 g0_0_0 (
	.A(OPB_WE),
	.B(OPB_ADDR_3_rep1),
	.Y(g0_0)
);
defparam g0_0_0.INIT=4'h2;
  CFG4 g0_4 (
	.A(OPB_ADDR_2_rep1),
	.B(OPB_ADDR_1_rep2),
	.C(OPB_ADDR[0]),
	.D(g0_0),
	.Y(g0_4_Z)
);
defparam g0_4.INIT=16'h2000;
// @8:229
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32_0 (
	.A(g0_3),
	.B(N_1689),
	.C(N_1242),
	.D(g0_4_Z),
	.Y(SPD_EMOPS_IF_WE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIENNQ32_0.INIT=16'h8000;
// @8:211
  CFG3 EEP_WE_0_a2_2_a2_3_a2_i (
	.A(EEP_WE_0_a2_2_a2_3_a2_1_Z),
	.B(N_1016),
	.C(N_970),
	.Y(EEP_WE_i)
);
defparam EEP_WE_0_a2_2_a2_3_a2_i.INIT=8'h7F;
// @8:220
  CFG2 GANTRY_96V_IF_WE_0_a2_0 (
	.A(OPB_WE),
	.B(OPB_ADDR[16]),
	.Y(GANTRY_96V_IF_WE_0_a2_0_Z)
);
defparam GANTRY_96V_IF_WE_0_a2_0.INIT=4'h8;
// @8:262
  CFG2 SHUNT_EN_CNT_WE_0 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR[4]),
	.Y(SHUNT_EN_CNT_WE_0_Z)
);
defparam SHUNT_EN_CNT_WE_0.INIT=4'h8;
// @8:213
  CFG2 PWR_m1_0_a2_0 (
	.A(OPB_RE),
	.B(OPB_ADDR_1_rep2),
	.Y(PWR_m1_0_a2_0_Z)
);
defparam PWR_m1_0_a2_0.INIT=4'h2;
// @8:265
  CFG2 un47_DEC_DO_2 (
	.A(CLOCK_RE_d1_1z),
	.B(COUNTER_RE_d1_1z),
	.Y(un47_DEC_DO_2_Z)
);
defparam un47_DEC_DO_2.INIT=4'h1;
// @8:167
  CFG2 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4 (
	.A(OPB_ADDR[22]),
	.B(OPB_ADDR[23]),
	.Y(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4.INIT=4'h1;
// @8:341
  CFG2 un1_SP1_RE_d1 (
	.A(SP1_RE_d1_Z),
	.B(SP2_RE_d1_Z),
	.Y(un1_SP1_RE_d1_1z)
);
defparam un1_SP1_RE_d1.INIT=4'hE;
// @17:81
  CFG2 N_1723_i_0_a2_0_a2_1 (
	.A(OPB_WE),
	.B(OPB_ADDR[18]),
	.Y(N_977)
);
defparam N_1723_i_0_a2_0_a2_1.INIT=4'h2;
// @8:223
  CFG2 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2 (
	.A(OPB_ADDR_fast_1),
	.B(OPB_ADDR_fast_2),
	.Y(N_642)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2.INIT=4'hE;
// @8:210
  CFG2 EEP_RE_0_a2_2_0_a2_0 (
	.A(OPB_ADDR_fast_19),
	.B(OPB_ADDR_fast_20),
	.Y(N_5338)
);
defparam EEP_RE_0_a2_2_0_a2_0.INIT=4'h1;
// @8:168
  CFG2 CLOCK_WE_0_o3_i_o2_0_a2 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR_3_rep1),
	.Y(N_822)
);
defparam CLOCK_WE_0_o3_i_o2_0_a2.INIT=4'h1;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[3]  (
	.A(LIFT_MOT_IN[3]),
	.B(GANTRY_BRK2_RET_IN[3]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[3])
);
defparam \un1_OSC_CT_IN_iv_6[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[3]  (
	.A(GANTRY_BRK2_IN[3]),
	.B(GANTRY_BRK1_RET_IN[3]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[3])
);
defparam \un1_OSC_CT_IN_iv_5[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[3]  (
	.A(GANTRY_MOT_IN[3]),
	.B(GANTRY_BRK1_IN[3]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[3])
);
defparam \un1_OSC_CT_IN_iv_4[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[3]  (
	.A(GANTRY_BRK3_RET_IN[3]),
	.B(GANTRY_BRK3_IN[3]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[3])
);
defparam \un1_OSC_CT_IN_iv_3[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[3]  (
	.A(MSSB_STN_IN[3]),
	.B(MSSB_SRV_IN[3]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[3])
);
defparam \un1_OSC_CT_IN_iv_2[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[3]  (
	.A(ADC_IN[3]),
	.B(ILIM_DAC_IN[3]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[3])
);
defparam \un1_OSC_CT_IN_iv_1[3] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[3]  (
	.A(OSC_CT_IN[3]),
	.B(EEP_IN[3]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[3])
);
defparam \un1_OSC_CT_IN_iv_0[3] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[5]  (
	.A(LIFT_MOT_IN[5]),
	.B(GANTRY_BRK2_RET_IN[5]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[5])
);
defparam \un1_OSC_CT_IN_iv_6[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[5]  (
	.A(GANTRY_BRK2_IN[5]),
	.B(GANTRY_BRK1_RET_IN[5]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[5])
);
defparam \un1_OSC_CT_IN_iv_5[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[5]  (
	.A(GANTRY_MOT_IN[5]),
	.B(GANTRY_BRK1_IN[5]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[5])
);
defparam \un1_OSC_CT_IN_iv_4[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[5]  (
	.A(GANTRY_BRK3_RET_IN[5]),
	.B(GANTRY_BRK3_IN[5]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[5])
);
defparam \un1_OSC_CT_IN_iv_3[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[5]  (
	.A(MSSB_STN_IN[5]),
	.B(MSSB_SRV_IN[5]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[5])
);
defparam \un1_OSC_CT_IN_iv_2[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[5]  (
	.A(ADC_IN[5]),
	.B(ILIM_DAC_IN[5]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[5])
);
defparam \un1_OSC_CT_IN_iv_1[5] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[5]  (
	.A(OSC_CT_IN[5]),
	.B(EEP_IN[5]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[5])
);
defparam \un1_OSC_CT_IN_iv_0[5] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[6]  (
	.A(LIFT_MOT_IN[6]),
	.B(GANTRY_BRK2_RET_IN[6]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[6])
);
defparam \un1_OSC_CT_IN_iv_6[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[6]  (
	.A(GANTRY_BRK2_IN[6]),
	.B(GANTRY_BRK1_RET_IN[6]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[6])
);
defparam \un1_OSC_CT_IN_iv_5[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[6]  (
	.A(GANTRY_MOT_IN[6]),
	.B(GANTRY_BRK1_IN[6]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[6])
);
defparam \un1_OSC_CT_IN_iv_4[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[6]  (
	.A(GANTRY_BRK3_RET_IN[6]),
	.B(GANTRY_BRK3_IN[6]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[6])
);
defparam \un1_OSC_CT_IN_iv_3[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[6]  (
	.A(MSSB_STN_IN[6]),
	.B(MSSB_SRV_IN[6]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[6])
);
defparam \un1_OSC_CT_IN_iv_2[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[6]  (
	.A(ADC_IN[6]),
	.B(ILIM_DAC_IN[6]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[6])
);
defparam \un1_OSC_CT_IN_iv_1[6] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[6]  (
	.A(OSC_CT_IN[6]),
	.B(EEP_IN[6]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[6])
);
defparam \un1_OSC_CT_IN_iv_0[6] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[4]  (
	.A(LIFT_MOT_IN[4]),
	.B(GANTRY_BRK2_RET_IN[4]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[4])
);
defparam \un1_OSC_CT_IN_iv_6[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[4]  (
	.A(GANTRY_BRK2_IN[4]),
	.B(GANTRY_BRK1_RET_IN[4]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[4])
);
defparam \un1_OSC_CT_IN_iv_5[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[4]  (
	.A(GANTRY_MOT_IN[4]),
	.B(GANTRY_BRK1_IN[4]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[4])
);
defparam \un1_OSC_CT_IN_iv_4[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[4]  (
	.A(GANTRY_BRK3_RET_IN[4]),
	.B(GANTRY_BRK3_IN[4]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[4])
);
defparam \un1_OSC_CT_IN_iv_3[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[4]  (
	.A(MSSB_STN_IN[4]),
	.B(MSSB_SRV_IN[4]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[4])
);
defparam \un1_OSC_CT_IN_iv_2[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[4]  (
	.A(ADC_IN[4]),
	.B(ILIM_DAC_IN[4]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[4])
);
defparam \un1_OSC_CT_IN_iv_1[4] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[4]  (
	.A(OSC_CT_IN[4]),
	.B(EEP_IN[4]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[4])
);
defparam \un1_OSC_CT_IN_iv_0[4] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[1]  (
	.A(LIFT_MOT_IN[1]),
	.B(GANTRY_BRK2_RET_IN[1]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[1])
);
defparam \un1_OSC_CT_IN_iv_6[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[1]  (
	.A(GANTRY_BRK2_IN[1]),
	.B(GANTRY_BRK1_RET_IN[1]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[1])
);
defparam \un1_OSC_CT_IN_iv_5[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[1]  (
	.A(GANTRY_MOT_IN[1]),
	.B(GANTRY_BRK1_IN[1]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[1])
);
defparam \un1_OSC_CT_IN_iv_4[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[1]  (
	.A(GANTRY_BRK3_RET_IN[1]),
	.B(GANTRY_BRK3_IN[1]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[1])
);
defparam \un1_OSC_CT_IN_iv_3[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[1]  (
	.A(MSSB_STN_IN[1]),
	.B(MSSB_SRV_IN[1]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[1])
);
defparam \un1_OSC_CT_IN_iv_2[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[1]  (
	.A(ADC_IN[1]),
	.B(ILIM_DAC_IN[1]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[1])
);
defparam \un1_OSC_CT_IN_iv_1[1] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[1]  (
	.A(OSC_CT_IN[1]),
	.B(EEP_IN[1]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[1])
);
defparam \un1_OSC_CT_IN_iv_0[1] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[7]  (
	.A(LIFT_MOT_IN[7]),
	.B(GANTRY_BRK2_RET_IN[7]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[7])
);
defparam \un1_OSC_CT_IN_iv_6[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[7]  (
	.A(GANTRY_BRK2_IN[7]),
	.B(GANTRY_BRK1_RET_IN[7]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[7])
);
defparam \un1_OSC_CT_IN_iv_5[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[7]  (
	.A(GANTRY_MOT_IN[7]),
	.B(GANTRY_BRK1_IN[7]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[7])
);
defparam \un1_OSC_CT_IN_iv_4[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[7]  (
	.A(GANTRY_BRK3_RET_IN[7]),
	.B(GANTRY_BRK3_IN[7]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[7])
);
defparam \un1_OSC_CT_IN_iv_3[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[7]  (
	.A(MSSB_STN_IN[7]),
	.B(MSSB_SRV_IN[7]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[7])
);
defparam \un1_OSC_CT_IN_iv_2[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[7]  (
	.A(ADC_IN[7]),
	.B(ILIM_DAC_IN[7]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[7])
);
defparam \un1_OSC_CT_IN_iv_1[7] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[7]  (
	.A(OSC_CT_IN[7]),
	.B(EEP_IN[7]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[7])
);
defparam \un1_OSC_CT_IN_iv_0[7] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[0]  (
	.A(LIFT_MOT_IN[0]),
	.B(GANTRY_BRK2_RET_IN[0]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[0])
);
defparam \un1_OSC_CT_IN_iv_6[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[0]  (
	.A(GANTRY_BRK2_IN[0]),
	.B(GANTRY_BRK1_RET_IN[0]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[0])
);
defparam \un1_OSC_CT_IN_iv_5[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[0]  (
	.A(GANTRY_MOT_IN[0]),
	.B(GANTRY_BRK1_IN[0]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[0])
);
defparam \un1_OSC_CT_IN_iv_4[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[0]  (
	.A(GANTRY_BRK3_RET_IN[0]),
	.B(GANTRY_BRK3_IN[0]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[0])
);
defparam \un1_OSC_CT_IN_iv_3[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[0]  (
	.A(MSSB_STN_IN[0]),
	.B(MSSB_SRV_IN[0]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[0])
);
defparam \un1_OSC_CT_IN_iv_2[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[0]  (
	.A(ADC_IN[0]),
	.B(ILIM_DAC_IN[0]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[0])
);
defparam \un1_OSC_CT_IN_iv_1[0] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[0]  (
	.A(OSC_CT_IN[0]),
	.B(EEP_IN[0]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[0])
);
defparam \un1_OSC_CT_IN_iv_0[0] .INIT=16'hEAC0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_6[2]  (
	.A(LIFT_MOT_IN[2]),
	.B(GANTRY_BRK2_RET_IN[2]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[2])
);
defparam \un1_OSC_CT_IN_iv_6[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_5[2]  (
	.A(GANTRY_BRK2_IN[2]),
	.B(GANTRY_BRK1_RET_IN[2]),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[2])
);
defparam \un1_OSC_CT_IN_iv_5[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_4[2]  (
	.A(GANTRY_MOT_IN[2]),
	.B(GANTRY_BRK1_IN[2]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[2])
);
defparam \un1_OSC_CT_IN_iv_4[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_3[2]  (
	.A(GANTRY_BRK3_RET_IN[2]),
	.B(GANTRY_BRK3_IN[2]),
	.C(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[2])
);
defparam \un1_OSC_CT_IN_iv_3[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_2[2]  (
	.A(MSSB_STN_IN[2]),
	.B(MSSB_SRV_IN[2]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[2])
);
defparam \un1_OSC_CT_IN_iv_2[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_1[2]  (
	.A(ADC_IN[2]),
	.B(ILIM_DAC_IN[2]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[2])
);
defparam \un1_OSC_CT_IN_iv_1[2] .INIT=16'hECA0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_0[2]  (
	.A(OSC_CT_IN[2]),
	.B(EEP_IN[2]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[2])
);
defparam \un1_OSC_CT_IN_iv_0[2] .INIT=16'hEAC0;
// @8:211
  CFG4 EEP_WE_0_a2_2_a2_3_a2_1_1 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[13]),
	.D(OPB_ADDR[14]),
	.Y(EEP_WE_0_a2_2_a2_3_a2_1_Z)
);
defparam EEP_WE_0_a2_2_a2_3_a2_1_1.INIT=16'h0008;
// @8:216
  CFG3 GANTRY_m6_e_2 (
	.A(OPB_RE),
	.B(OPB_ADDR[0]),
	.C(OPB_ADDR[19]),
	.Y(GANTRY_m6_e_2_Z)
);
defparam GANTRY_m6_e_2.INIT=8'h08;
// @8:216
  CFG4 GANTRY_m6_e_1 (
	.A(OPB_ADDR[21]),
	.B(OPB_ADDR[20]),
	.C(OPB_ADDR[15]),
	.D(OPB_ADDR[12]),
	.Y(GANTRY_m6_e_1_Z)
);
defparam GANTRY_m6_e_1.INIT=16'h0001;
// @8:222
  CFG4 GANTRY_m1_0_a2_1 (
	.A(OPB_RE),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR_3_rep1),
	.D(OPB_ADDR[19]),
	.Y(GANTRY_m1_0_a2_1_Z)
);
defparam GANTRY_m1_0_a2_1.INIT=16'h0002;
// @8:246
  CFG4 un3_m2_e_4 (
	.A(OPB_ADDR_1_rep1),
	.B(OPB_ADDR[12]),
	.C(OPB_ADDR[13]),
	.D(OPB_ADDR[8]),
	.Y(un3_m2_e_4_Z)
);
defparam un3_m2_e_4.INIT=16'h0002;
// @8:179
  CFG4 un5_GANTRY_BRK1_IF_RElto18_1_0_i_a2_i_a2_0 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[13]),
	.C(OPB_ADDR[4]),
	.D(OPB_ADDR[5]),
	.Y(un5_GANTRY_BRK1_IF_RElto18_1_0_i_a2_i_a2_0_Z)
);
defparam un5_GANTRY_BRK1_IF_RElto18_1_0_i_a2_i_a2_0.INIT=16'h0001;
// @8:265
  CFG4 un47_DEC_DO_12 (
	.A(LIFT_MOT_IF_RE_d1_1z),
	.B(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un47_DEC_DO_12_Z)
);
defparam un47_DEC_DO_12.INIT=16'h0001;
// @8:265
  CFG4 un47_DEC_DO_11 (
	.A(GANTRY_MOT_IF_RE_d1_1z),
	.B(GANTRY_BRK3_IF_RE_d1_1z),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un47_DEC_DO_11_Z)
);
defparam un47_DEC_DO_11.INIT=16'h0001;
// @8:265
  CFG4 un47_DEC_DO_10 (
	.A(ILIM_DAC_RE_d1),
	.B(ADC_RE_d1_1z),
	.C(MSSB_SRV_RE_d1_1z),
	.D(MSSB_STN_RE_d1_1z),
	.Y(un47_DEC_DO_10_Z)
);
defparam un47_DEC_DO_10.INIT=16'h0001;
// @8:244
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1 (
	.A(OPB_ADDR[5]),
	.B(OPB_ADDR[18]),
	.C(OPB_ADDR[16]),
	.D(OPB_ADDR[4]),
	.Y(N_975)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1.INIT=16'h0040;
// @8:167
  CFG4 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5 (
	.A(OPB_ADDR[31]),
	.B(OPB_ADDR[30]),
	.C(OPB_ADDR[27]),
	.D(OPB_ADDR[26]),
	.Y(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5.INIT=16'h0001;
// @8:167
  CFG4 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6 (
	.A(OPB_ADDR[29]),
	.B(OPB_ADDR[28]),
	.C(OPB_ADDR[25]),
	.D(OPB_ADDR[24]),
	.Y(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6.INIT=16'h0001;
// @8:176
  CFG4 N_3634_i_0_a2 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.C(OPB_ADDR[15]),
	.D(OPB_ADDR[12]),
	.Y(N_3634_i)
);
defparam N_3634_i_0_a2.INIT=16'h0001;
// @8:219
  CFG3 GANTRY_96V_IF_RE_0_a2_4_0_a2_0 (
	.A(OPB_ADDR[18]),
	.B(OPB_ADDR[5]),
	.C(OPB_ADDR[4]),
	.Y(GANTRY_96V_IF_RE_0_a2_4_0_a2_0_Z)
);
defparam GANTRY_96V_IF_RE_0_a2_4_0_a2_0.INIT=8'h02;
// @8:193
  CFG3 GANTRY_BRK2_RET_IF_RE_0_a2_0_0_a2_0 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR[16]),
	.C(OPB_ADDR[5]),
	.Y(N_973)
);
defparam GANTRY_BRK2_RET_IF_RE_0_a2_0_0_a2_0.INIT=8'h04;
// @8:228
  CFG3 SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_RE),
	.C(OPB_ADDR_2_rep1),
	.Y(N_4668)
);
defparam SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0.INIT=8'h40;
// @8:258
  CFG3 GPIO_FREE_IF_RE_0_a2_1_a2_1_a2_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR_3_rep1),
	.C(OPB_RE),
	.Y(N_1251)
);
defparam GPIO_FREE_IF_RE_0_a2_1_a2_1_a2_0.INIT=8'h80;
// @11:120
  CFG3 N_281_i_0_a2_i (
	.A(OPB_ADDR[21]),
	.B(OPB_ADDR[20]),
	.C(OPB_ADDR[19]),
	.Y(N_146)
);
defparam N_281_i_0_a2_i.INIT=8'hFE;
// @8:220
  CFG3 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[17]),
	.C(OPB_ADDR[13]),
	.Y(N_972)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0.INIT=8'h01;
// @8:182
  CFG3 GANTRY_BRK2_IF_RE_0_a2_0_0_a2_0_a2 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[15]),
	.C(OPB_ADDR[12]),
	.Y(N_679)
);
defparam GANTRY_BRK2_IF_RE_0_a2_0_0_a2_0_a2.INIT=8'h01;
// @8:185
  CFG3 GANTRY_BRK3_IF_RE_0_a2_0 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[15]),
	.C(OPB_ADDR[12]),
	.Y(N_719)
);
defparam GANTRY_BRK3_IF_RE_0_a2_0.INIT=8'h10;
// @8:262
  CFG4 SHUNT_EN_CNT_WE_4 (
	.A(OPB_WE),
	.B(SHUNT_EN_CNT_WE_0_Z),
	.C(OPB_ADDR_2_rep1),
	.D(OPB_ADDR[5]),
	.Y(SHUNT_EN_CNT_WE_4_Z)
);
defparam SHUNT_EN_CNT_WE_4.INIT=16'h0008;
// @8:201
  CFG4 LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_0_0 (
	.A(OPB_RE),
	.B(OPB_ADDR[18]),
	.C(N_641),
	.D(OPB_ADDR[16]),
	.Y(LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_0)
);
defparam LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_0_0.INIT=16'h0002;
// @8:197
  CFG3 GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0 (
	.A(OPB_ADDR[14]),
	.B(N_975),
	.C(OPB_ADDR[13]),
	.Y(GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z)
);
defparam GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0.INIT=8'h80;
// @8:234
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI82EHH (
	.A(OPB_ADDR_1_rep1),
	.B(OPB_ADDR[0]),
	.C(N_975),
	.Y(LIFT_m1_0_a2_0_0)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI82EHH.INIT=8'h80;
// @8:210
  CFG4 EEP_RE_0_a2_1 (
	.A(OPB_ADDR[19]),
	.B(OPB_RE),
	.C(N_5338),
	.D(OPB_ADDR[16]),
	.Y(EEP_RE_0_a2_1_Z)
);
defparam EEP_RE_0_a2_1.INIT=16'h8000;
// @8:237
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI6DBJ8 (
	.A(OPB_RE),
	.B(N_4666),
	.C(N_975),
	.Y(STAND_m2_0_a2_0_0)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNI6DBJ8.INIT=8'h80;
// @8:219
  CFG4 GANTRY_96V_IF_RE_0_a2_2 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[17]),
	.C(GANTRY_96V_IF_RE_0_a2_4_0_a2_0_Z),
	.D(OPB_ADDR[14]),
	.Y(GANTRY_96V_IF_RE_0_a2_2_Z)
);
defparam GANTRY_96V_IF_RE_0_a2_2.INIT=16'h0010;
// @8:219
  CFG4 GANTRY_96V_IF_RE_0_a2_1 (
	.A(OPB_ADDR[16]),
	.B(OPB_RE),
	.C(N_981),
	.D(N_642),
	.Y(GANTRY_96V_IF_RE_0_a2_1_Z)
);
defparam GANTRY_96V_IF_RE_0_a2_1.INIT=16'h0080;
// @8:216
  CFG3 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIS8EDI (
	.A(OPB_ADDR_1_rep1),
	.B(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.C(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.Y(GANTRY_m6_e_3)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNIS8EDI.INIT=8'h40;
// @8:246
  CFG4 un3_m2_e_7 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR_3_rep1),
	.C(N_962),
	.D(N_641),
	.Y(un3_m2_e_7_Z)
);
defparam un3_m2_e_7.INIT=16'h0080;
// @8:246
  CFG4 un3_m2_e_3 (
	.A(OPB_ADDR_2_rep1),
	.B(OPB_ADDR[11]),
	.C(OPB_ADDR[18]),
	.D(OPB_ADDR[0]),
	.Y(un3_m2_e_3_Z)
);
defparam un3_m2_e_3.INIT=16'h1000;
// @8:265
  CFG4 un47_DEC_DO_9 (
	.A(EEP_RE_d1_1z),
	.B(SP2_RE_d1_Z),
	.C(SP1_RE_d1_Z),
	.D(un47_DEC_DO_2_Z),
	.Y(un47_DEC_DO_9_Z)
);
defparam un47_DEC_DO_9.INIT=16'h0100;
// @8:193
  CFG4 GANTRY_BRK2_RET_IF_RE_0_a2_6_a2_4 (
	.A(OPB_ADDR[19]),
	.B(OPB_ADDR[13]),
	.C(OPB_ADDR[14]),
	.D(N_1720),
	.Y(N_76_4)
);
defparam GANTRY_BRK2_RET_IF_RE_0_a2_6_a2_4.INIT=16'h0010;
// @8:161
  CFG4 SP1_RE_0_a2_1_a2_0_a2_0 (
	.A(OPB_RE),
	.B(OPB_ADDR[18]),
	.C(N_641),
	.D(OPB_ADDR[16]),
	.Y(N_4663)
);
defparam SP1_RE_0_a2_1_a2_0_a2_0.INIT=16'h0200;
// @8:167
  CFG4 CLOCK_RE_0_a2_0 (
	.A(OPB_ADDR[19]),
	.B(OPB_RE),
	.C(N_5338),
	.D(OPB_ADDR[16]),
	.Y(N_741)
);
defparam CLOCK_RE_0_a2_0.INIT=16'h4000;
// @8:201
  CFG4 LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_1 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[13]),
	.D(OPB_ADDR[14]),
	.Y(N_978)
);
defparam LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_1.INIT=16'h0004;
// @8:211
  CFG2 N_3646_i_0_a2 (
	.A(N_979),
	.B(N_641),
	.Y(N_3646_i)
);
defparam N_3646_i_0_a2.INIT=4'h2;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[3]  (
	.A(un1_OSC_CT_IN_iv_1_Z[3]),
	.B(un1_OSC_CT_IN_iv_0_Z[3]),
	.C(un1_OSC_CT_IN_iv_2_Z[3]),
	.D(un1_OSC_CT_IN_iv_3_Z[3]),
	.Y(un1_OSC_CT_IN_iv_11_Z[3])
);
defparam \un1_OSC_CT_IN_iv_11[3] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[5]  (
	.A(un1_OSC_CT_IN_iv_1_Z[5]),
	.B(un1_OSC_CT_IN_iv_0_Z[5]),
	.C(un1_OSC_CT_IN_iv_2_Z[5]),
	.D(un1_OSC_CT_IN_iv_3_Z[5]),
	.Y(un1_OSC_CT_IN_iv_11_Z[5])
);
defparam \un1_OSC_CT_IN_iv_11[5] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[6]  (
	.A(un1_OSC_CT_IN_iv_1_Z[6]),
	.B(un1_OSC_CT_IN_iv_0_Z[6]),
	.C(un1_OSC_CT_IN_iv_2_Z[6]),
	.D(un1_OSC_CT_IN_iv_3_Z[6]),
	.Y(un1_OSC_CT_IN_iv_11_Z[6])
);
defparam \un1_OSC_CT_IN_iv_11[6] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[4]  (
	.A(un1_OSC_CT_IN_iv_1_Z[4]),
	.B(un1_OSC_CT_IN_iv_0_Z[4]),
	.C(un1_OSC_CT_IN_iv_2_Z[4]),
	.D(un1_OSC_CT_IN_iv_3_Z[4]),
	.Y(un1_OSC_CT_IN_iv_11_Z[4])
);
defparam \un1_OSC_CT_IN_iv_11[4] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[1]  (
	.A(un1_OSC_CT_IN_iv_1_Z[1]),
	.B(un1_OSC_CT_IN_iv_0_Z[1]),
	.C(un1_OSC_CT_IN_iv_2_Z[1]),
	.D(un1_OSC_CT_IN_iv_3_Z[1]),
	.Y(un1_OSC_CT_IN_iv_11_Z[1])
);
defparam \un1_OSC_CT_IN_iv_11[1] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[7]  (
	.A(un1_OSC_CT_IN_iv_1_Z[7]),
	.B(un1_OSC_CT_IN_iv_0_Z[7]),
	.C(un1_OSC_CT_IN_iv_2_Z[7]),
	.D(un1_OSC_CT_IN_iv_3_Z[7]),
	.Y(un1_OSC_CT_IN_iv_11_Z[7])
);
defparam \un1_OSC_CT_IN_iv_11[7] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[0]  (
	.A(un1_OSC_CT_IN_iv_1_Z[0]),
	.B(un1_OSC_CT_IN_iv_0_Z[0]),
	.C(un1_OSC_CT_IN_iv_2_Z[0]),
	.D(un1_OSC_CT_IN_iv_3_Z[0]),
	.Y(un1_OSC_CT_IN_iv_11_Z[0])
);
defparam \un1_OSC_CT_IN_iv_11[0] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_11[2]  (
	.A(un1_OSC_CT_IN_iv_1_Z[2]),
	.B(un1_OSC_CT_IN_iv_0_Z[2]),
	.C(un1_OSC_CT_IN_iv_2_Z[2]),
	.D(un1_OSC_CT_IN_iv_3_Z[2]),
	.Y(un1_OSC_CT_IN_iv_11_Z[2])
);
defparam \un1_OSC_CT_IN_iv_11[2] .INIT=16'hFFFE;
// @8:213
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI7I1IJ (
	.A(OPB_ADDR[0]),
	.B(N_972),
	.C(PWR_m1_0_a2_0_Z),
	.D(N_642),
	.Y(PWR_m1_0_a2_3)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI7I1IJ.INIT=16'h0040;
// @8:234
  CFG4 SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNIA55JH (
	.A(OPB_ADDR[1]),
	.B(N_4668),
	.C(N_975),
	.D(OPB_ADDR[0]),
	.Y(LIFT_m1_0_a2_1)
);
defparam SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNIA55JH.INIT=16'h8000;
// @8:237
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIO6KPK (
	.A(N_972),
	.B(STAND_m2_0_a2_0_0),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[0]),
	.Y(STAND_m2_0_a2_1)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIO6KPK.INIT=16'h0008;
// @8:228
  CFG4 SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNI91GJK (
	.A(OPB_ADDR_1_rep2),
	.B(N_4668),
	.C(OPB_ADDR[0]),
	.D(N_975),
	.Y(SPD_m1_e_0_1)
);
defparam SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNI91GJK.INIT=16'h4000;
// @8:225
  CFG4 SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNI91GJK_0 (
	.A(OPB_ADDR_1_rep2),
	.B(N_4668),
	.C(OPB_ADDR[0]),
	.D(N_975),
	.Y(SPD_m1_e_2_1)
);
defparam SPD_EMOPS_IF_RE_0_a2_0_a2_0_a2_0_RNI91GJK_0.INIT=16'h0400;
// @8:243
  CFG4 MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2_1 (
	.A(N_4666),
	.B(OPB_RE),
	.C(N_981),
	.D(N_975),
	.Y(MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2_1_Z)
);
defparam MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2_1.INIT=16'h8000;
// @8:216
  CFG3 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_RNILBKDI (
	.A(N_972),
	.B(GANTRY_m6_e_2_Z),
	.C(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.Y(GANTRY_m6_e_7)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_RNILBKDI.INIT=8'h80;
// @8:222
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNITVQBR (
	.A(GANTRY_m1_0_a2_1_Z),
	.B(OPB_ADDR_1_rep2),
	.C(N_972),
	.D(OPB_ADDR[0]),
	.Y(GANTRY_m1_0_a2_3)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNITVQBR.INIT=16'h8000;
// @8:238
  CFG4 STAND_IF_WE_i_i_a2_0_a2_0_s_0_0 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR_1_rep1),
	.C(N_975),
	.D(N_972),
	.Y(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z)
);
defparam STAND_IF_WE_i_i_a2_0_a2_0_s_0_0.INIT=16'h1000;
// @8:211
  CFG3 EEP_WE_0_a2_2_a2_3_a2_1 (
	.A(N_973),
	.B(N_977),
	.C(N_979),
	.Y(N_1016)
);
defparam EEP_WE_0_a2_2_a2_3_a2_1.INIT=8'h80;
// @8:197
  CFG4 EEP_RE_0_a2_2_0_a2_0_RNI7469O (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.B(N_5338),
	.C(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.D(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.Y(N_966)
);
defparam EEP_RE_0_a2_2_0_a2_0_RNI7469O.INIT=16'h8000;
// @8:167
  CFG3 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0 (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z),
	.B(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z),
	.C(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z),
	.Y(N_283_i)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0.INIT=8'h80;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[3]  (
	.A(un1_OSC_CT_IN_iv_4_Z[3]),
	.B(un1_OSC_CT_IN_iv_5_Z[3]),
	.C(un1_OSC_CT_IN_iv_11_Z[3]),
	.D(un1_OSC_CT_IN_iv_10_Z[3]),
	.Y(un1_OSC_CT_IN_iv_13_Z[3])
);
defparam \un1_OSC_CT_IN_iv_13[3] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[5]  (
	.A(un1_OSC_CT_IN_iv_4_Z[5]),
	.B(un1_OSC_CT_IN_iv_5_Z[5]),
	.C(un1_OSC_CT_IN_iv_11_Z[5]),
	.D(un1_OSC_CT_IN_iv_10_Z[5]),
	.Y(un1_OSC_CT_IN_iv_13_Z[5])
);
defparam \un1_OSC_CT_IN_iv_13[5] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[6]  (
	.A(un1_OSC_CT_IN_iv_4_Z[6]),
	.B(un1_OSC_CT_IN_iv_5_Z[6]),
	.C(un1_OSC_CT_IN_iv_11_Z[6]),
	.D(un1_OSC_CT_IN_iv_10_Z[6]),
	.Y(un1_OSC_CT_IN_iv_13_Z[6])
);
defparam \un1_OSC_CT_IN_iv_13[6] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[4]  (
	.A(un1_OSC_CT_IN_iv_4_Z[4]),
	.B(un1_OSC_CT_IN_iv_5_Z[4]),
	.C(un1_OSC_CT_IN_iv_11_Z[4]),
	.D(un1_OSC_CT_IN_iv_10_Z[4]),
	.Y(un1_OSC_CT_IN_iv_13_Z[4])
);
defparam \un1_OSC_CT_IN_iv_13[4] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[1]  (
	.A(un1_OSC_CT_IN_iv_4_Z[1]),
	.B(un1_OSC_CT_IN_iv_5_Z[1]),
	.C(un1_OSC_CT_IN_iv_11_Z[1]),
	.D(un1_OSC_CT_IN_iv_10_Z[1]),
	.Y(un1_OSC_CT_IN_iv_13_Z[1])
);
defparam \un1_OSC_CT_IN_iv_13[1] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[7]  (
	.A(un1_OSC_CT_IN_iv_4_Z[7]),
	.B(un1_OSC_CT_IN_iv_5_Z[7]),
	.C(un1_OSC_CT_IN_iv_11_Z[7]),
	.D(un1_OSC_CT_IN_iv_10_Z[7]),
	.Y(un1_OSC_CT_IN_iv_13_Z[7])
);
defparam \un1_OSC_CT_IN_iv_13[7] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[0]  (
	.A(un1_OSC_CT_IN_iv_4_Z[0]),
	.B(un1_OSC_CT_IN_iv_5_Z[0]),
	.C(un1_OSC_CT_IN_iv_11_Z[0]),
	.D(un1_OSC_CT_IN_iv_10_Z[0]),
	.Y(un1_OSC_CT_IN_iv_13_Z[0])
);
defparam \un1_OSC_CT_IN_iv_13[0] .INIT=16'hFFFE;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_13[2]  (
	.A(un1_OSC_CT_IN_iv_4_Z[2]),
	.B(un1_OSC_CT_IN_iv_5_Z[2]),
	.C(un1_OSC_CT_IN_iv_11_Z[2]),
	.D(un1_OSC_CT_IN_iv_10_Z[2]),
	.Y(un1_OSC_CT_IN_iv_13_Z[2])
);
defparam \un1_OSC_CT_IN_iv_13[2] .INIT=16'hFFFE;
// @8:262
  CFG4 SHUNT_EN_CNT_WE_6 (
	.A(SHUNT_EN_CNT_WE_4_Z),
	.B(un3_DEBUG_IF_RE_3),
	.C(OPB_ADDR_1_rep1),
	.D(OPB_ADDR_3_rep1),
	.Y(SHUNT_EN_CNT_WE_6_Z)
);
defparam SHUNT_EN_CNT_WE_6.INIT=16'h0008;
// @8:216
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI4SRS81 (
	.A(GANTRY_m6_e_1_Z),
	.B(N_642),
	.C(GANTRY_m6_e_3),
	.D(N_975),
	.Y(GANTRY_m6_e_8)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNI4SRS81.INIT=16'h2000;
// @8:167
  CFG3 CLOCK_RE_0_a2_1_0_a2_1 (
	.A(OPB_ADDR[18]),
	.B(N_283_i),
	.C(OPB_ADDR[17]),
	.Y(CLOCK_RE_0_a2_1_0_a2_1_Z)
);
defparam CLOCK_RE_0_a2_1_0_a2_1.INIT=8'h40;
// @8:246
  CFG4 EEP_RE_0_a2_2_0_a2_0_RNI3QL581 (
	.A(un3_CCHL_IF_RE_2_0_0_a2_0_a2_0_a2_0),
	.B(N_966),
	.C(OPB_ADDR[19]),
	.D(OPB_RE),
	.Y(EXT_m2_e_1)
);
defparam EEP_RE_0_a2_2_0_a2_0_RNI3QL581.INIT=16'h0800;
// @8:244
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0 (
	.A(N_975),
	.B(N_972),
	.C(N_1242),
	.Y(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0.INIT=8'h80;
// @8:265
  CFG4 un47_DEC_DO (
	.A(un47_DEC_DO_12_Z),
	.B(un47_DEC_DO_11_Z),
	.C(un47_DEC_DO_10_Z),
	.D(un47_DEC_DO_9_Z),
	.Y(un47_DEC_DO_1z)
);
defparam un47_DEC_DO.INIT=16'h8000;
// @8:247
  CFG4 EXT_BRAKE_IF_WE_0 (
	.A(un3_m2_e_4_Z),
	.B(OPB_WE),
	.C(un3_m2_e_7_Z),
	.D(un3_m2_e_3_Z),
	.Y(EXT_BRAKE_IF_WE_0_Z)
);
defparam EXT_BRAKE_IF_WE_0.INIT=16'h8000;
// @8:237
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIOGVIT1 (
	.A(STAND_m2_0_a2_1),
	.B(N_966),
	.C(OPB_ADDR[19]),
	.D(N_1242),
	.Y(STAND_IF_RE)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNIOGVIT1.INIT=16'h0800;
// @8:246
  CFG4 EEP_RE_0_a2_2_0_a2_0_RNIKLJ6B3 (
	.A(un3_m2_e_7_Z),
	.B(EXT_m2_e_1),
	.C(un3_m2_e_4_Z),
	.D(un3_m2_e_3_Z),
	.Y(EXT_BRAKE_IF_RE)
);
defparam EEP_RE_0_a2_2_0_a2_0_RNIKLJ6B3.INIT=16'h8000;
// @8:219
  CFG4 GANTRY_96V_IF_RE_0_a2 (
	.A(N_1689),
	.B(GANTRY_96V_IF_RE_0_a2_1_Z),
	.C(GANTRY_96V_IF_RE_0_a2_2_Z),
	.D(N_1242),
	.Y(GANTRY_96V_IF_RE)
);
defparam GANTRY_96V_IF_RE_0_a2.INIT=16'h8000;
// @8:167
  CFG4 CLOCK_RE_0_a2_1_0_a2 (
	.A(N_1242),
	.B(CLOCK_RE_0_a2_1_0_a2_1_Z),
	.C(OPB_ADDR[13]),
	.D(OPB_ADDR[14]),
	.Y(N_745)
);
defparam CLOCK_RE_0_a2_1_0_a2.INIT=16'h0008;
// @8:222
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIV5E662 (
	.A(GANTRY_m1_0_a2_3),
	.B(N_966),
	.C(N_1242),
	.D(N_975),
	.Y(GANTRY_BRAKE_IF_RE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIV5E662.INIT=16'h8000;
// @8:244
  CFG3 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0 (
	.A(N_966),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.C(OPB_ADDR[19]),
	.Y(N_4657)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0.INIT=8'h08;
// @8:193
  CFG3 GANTRY_BRK2_RET_IF_RE_0_a2_0_0_a2_1 (
	.A(OPB_ADDR[12]),
	.B(N_967),
	.C(N_966),
	.Y(N_1004)
);
defparam GANTRY_BRK2_RET_IF_RE_0_a2_0_0_a2_1.INIT=8'h80;
// @8:211
  CFG3 EEP_WE_0_a2_2_a2_3_a2_0 (
	.A(OPB_ADDR[12]),
	.B(N_967),
	.C(N_966),
	.Y(N_970)
);
defparam EEP_WE_0_a2_2_a2_3_a2_0.INIT=8'h40;
// @8:179
  CFG3 GANTRY_BRK1_IF_RE_0_a2_1 (
	.A(N_1720),
	.B(N_741),
	.C(N_283_i),
	.Y(N_1858)
);
defparam GANTRY_BRK1_IF_RE_0_a2_1.INIT=8'h40;
// @8:182
  CFG4 GANTRY_BRK2_IF_RE_0_a2_1 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[13]),
	.C(N_641),
	.D(N_3765),
	.Y(N_1843)
);
defparam GANTRY_BRK2_IF_RE_0_a2_1.INIT=16'h0400;
// @8:179
  CFG4 GANTRY_BRK1_IF_RE_0_a2_0 (
	.A(un5_GANTRY_BRK1_IF_RElto18_1_0_i_a2_i_a2_0_Z),
	.B(N_967),
	.C(OPB_ADDR[16]),
	.D(N_3634_i),
	.Y(N_717)
);
defparam GANTRY_BRK1_IF_RE_0_a2_0.INIT=16'h008F;
// @8:189
  CFG4 GANTRY_BRK1_RET_IF_RE_0_a2_1 (
	.A(N_3633_i),
	.B(OPB_ADDR[11]),
	.C(N_3765),
	.D(N_641),
	.Y(N_671)
);
defparam GANTRY_BRK1_RET_IF_RE_0_a2_1.INIT=16'h0020;
// @8:259
  CFG3 GPIO_FREE_IF_WE_0_a2_2_a2_0_a2 (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(N_4669),
	.Y(GPIO_FREE_IF_WE)
);
defparam GPIO_FREE_IF_WE_0_a2_2_a2_0_a2.INIT=8'h80;
// @8:258
  CFG3 GPIO_FREE_IF_RE_0_a2_1_a2_1_a2 (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(N_1251),
	.Y(GPIO_FREE_IF_RE)
);
defparam GPIO_FREE_IF_RE_0_a2_1_a2_1_a2.INIT=8'h80;
// @8:214
  CFG4 PWR_IF_WE_0_a2_1_a2_0_a2 (
	.A(N_1689),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.C(OPB_WE),
	.D(N_979),
	.Y(PWR_IF_WE)
);
defparam PWR_IF_WE_0_a2_1_a2_0_a2.INIT=16'h8000;
// @8:223
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_a2 (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(OPB_WE),
	.D(N_642),
	.Y(GANTRY_BRAKE_IF_WE)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_a2.INIT=16'h0080;
// @8:158
  CFG4 COUNTER_RE_0_a3_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR[18]),
	.C(N_680),
	.D(OPB_ADDR[16]),
	.Y(COUNTER_RE)
);
defparam COUNTER_RE_0_a3_0_a2.INIT=16'h0020;
// @8:193
  CFG4 GANTRY_BRK2_RET_IF_RE_0_a2_6_a2 (
	.A(N_973),
	.B(OPB_RE),
	.C(N_1004),
	.D(N_76_4),
	.Y(GANTRY_BRK2_RET_IF_RE)
);
defparam GANTRY_BRK2_RET_IF_RE_0_a2_6_a2.INIT=16'h8000;
// @8:211
  CFG3 EEP_WE_0_a2_2_a2_3_a2 (
	.A(EEP_WE_0_a2_2_a2_3_a2_1_Z),
	.B(N_1016),
	.C(N_970),
	.Y(EEP_WE)
);
defparam EEP_WE_0_a2_2_a2_3_a2.INIT=8'h80;
// @8:210
  CFG3 EEP_RE_0_a2 (
	.A(N_3646_i),
	.B(EEP_RE_0_a2_1_Z),
	.C(N_745),
	.Y(EEP_RE)
);
defparam EEP_RE_0_a2.INIT=8'h80;
// @8:167
  CFG4 CLOCK_RE_0_a2 (
	.A(N_822),
	.B(OPB_ADDR[5]),
	.C(N_745),
	.D(N_741),
	.Y(CLOCK_RE)
);
defparam CLOCK_RE_0_a2.INIT=16'hB000;
// @8:216
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIVEQO22 (
	.A(N_3765),
	.B(OPB_ADDR[11]),
	.C(GANTRY_m6_e_8),
	.D(GANTRY_m6_e_7),
	.Y(GANTRY_EMOPS_IF_RE)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNIVEQO22.INIT=16'h2000;
// @8:213
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIT6KIV1 (
	.A(N_1242),
	.B(N_975),
	.C(PWR_m1_0_a2_3),
	.D(N_1689),
	.Y(PWR_IF_RE)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_1_RNIT6KIV1.INIT=16'h8000;
// @8:228
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI7989U1_0 (
	.A(N_1242),
	.B(N_972),
	.C(N_1689),
	.D(SPD_m1_e_0_1),
	.Y(SPD_EMOPS_IF_RE)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI7989U1_0.INIT=16'h8000;
// @8:225
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI7989U1 (
	.A(N_1242),
	.B(N_972),
	.C(N_1689),
	.D(SPD_m1_e_2_1),
	.Y(SPD_DMD_IF_RE)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI7989U1.INIT=16'h8000;
// @8:234
  CFG4 GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI8DT8R1 (
	.A(N_1242),
	.B(N_972),
	.C(N_1689),
	.D(LIFT_m1_0_a2_1),
	.Y(LIFT_96V_IF_RE)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_0_0_a2_0_RNI8DT8R1.INIT=16'h8000;
// @8:247
  CFG4 EXT_BRAKE_IF_WE (
	.A(un3_CCHL_IF_RE_2_0_0_a2_0_a2_0_a2_0),
	.B(OPB_ADDR[19]),
	.C(N_966),
	.D(EXT_BRAKE_IF_WE_0_Z),
	.Y(EXT_BRAKE_IF_WE_1z)
);
defparam EXT_BRAKE_IF_WE.INIT=16'h2000;
// @8:243
  CFG4 MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2 (
	.A(N_972),
	.B(N_1242),
	.C(N_1689),
	.D(MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2_1_Z),
	.Y(MAINS_LEVEL_IF_RE)
);
defparam MAINS_LEVEL_IF_RE_0_a2_0_a2_1_a2.INIT=16'h8000;
// @8:231
  CFG4 LIFT_MOTOR_SENSOR_IF_RE_0_a2_0_a2_0_a2 (
	.A(N_1026),
	.B(OPB_RE),
	.C(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.D(N_1689),
	.Y(LIFT_MOTOR_SENSOR_IF_RE)
);
defparam LIFT_MOTOR_SENSOR_IF_RE_0_a2_0_a2_0_a2.INIT=16'h8000;
// @8:232
  CFG4 LIFT_MOTOR_SENSOR_IF_WE_0_a2_1_a2_0_a2 (
	.A(N_1689),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.C(OPB_WE),
	.D(N_1026),
	.Y(LIFT_MOTOR_SENSOR_IF_WE)
);
defparam LIFT_MOTOR_SENSOR_IF_WE_0_a2_1_a2_0_a2.INIT=16'h8000;
// @8:238
  CFG4 STAND_IF_WE_i_i_a2_0_a2 (
	.A(N_1242),
	.B(STAND_IF_WE_i_i_a2_0_a2_0),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(STAND_IF_WE_i_i_a2_0_a2_1z)
);
defparam STAND_IF_WE_i_i_a2_0_a2.INIT=16'h8000;
// @8:235
  CFG3 LIFT_96V_IF_WE_0_a2_1_a2_1_a2 (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(N_1250),
	.Y(LIFT_96V_IF_WE)
);
defparam LIFT_96V_IF_WE_0_a2_1_a2_1_a2.INIT=8'h80;
// @8:240
  CFG3 SERVICE_PENDANT_IF_RE_0_a2_0_a2_2_a2 (
	.A(N_4667),
	.B(OPB_RE),
	.C(N_4666),
	.Y(SERVICE_PENDANT_IF_RE)
);
defparam SERVICE_PENDANT_IF_RE_0_a2_0_a2_2_a2.INIT=8'h80;
// @8:162
  CFG2 SP1_WE_0_a2_2_a2_0_a2 (
	.A(N_1016),
	.B(N_680),
	.Y(SP1_WE)
);
defparam SP1_WE_0_a2_2_a2_0_a2.INIT=4'h8;
// @8:250
  CFG4 CCHL_IF_WE_0_a2_2_a2_2_a2 (
	.A(N_1242),
	.B(N_4669),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(CCHL_IF_WE)
);
defparam CCHL_IF_WE_0_a2_2_a2_2_a2.INIT=16'h8000;
// @8:249
  CFG4 CCHL_IF_RE_0_a2_0_a2_2_a2 (
	.A(N_1242),
	.B(N_1251),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(CCHL_IF_RE)
);
defparam CCHL_IF_RE_0_a2_0_a2_2_a2.INIT=16'h8000;
// @8:226
  CFG4 SPD_DMD_IF_WE_i_i_a2_0_a2 (
	.A(N_1242),
	.B(N_1250),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(SPD_DMD_IF_WE_i_i_a2_0_a2_1z)
);
defparam SPD_DMD_IF_WE_i_i_a2_0_a2.INIT=16'h8000;
// @8:252
  CFG2 ADCSELMUX_IF_RE_0_a2_0_a2_0_a2 (
	.A(N_4667),
	.B(N_1251),
	.Y(ADCSELMUX_IF_RE)
);
defparam ADCSELMUX_IF_RE_0_a2_0_a2_0_a2.INIT=4'h8;
// @8:179
  CFG3 GANTRY_BRK1_IF_RE_0_a2 (
	.A(N_741),
	.B(N_717),
	.C(N_285),
	.Y(GANTRY_BRK1_IF_RE)
);
defparam GANTRY_BRK1_IF_RE_0_a2.INIT=8'h08;
  CFG4 GANTRY_96V_IF_WE_0_a2_0_RNIKP3MH (
	.A(GANTRY_96V_IF_WE_0_a2_0_Z),
	.B(GANTRY_96V_IF_RE_0_a2_4_0_a2_0_Z),
	.C(N_680),
	.D(N_723),
	.Y(GANTRY_96V_IF_WE_i)
);
defparam GANTRY_96V_IF_WE_0_a2_0_RNIKP3MH.INIT=16'h7FFF;
  CFG3 GANTRY_96V_IF_WE_0_a2_1_0_a2_RNI34E421 (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(N_1250),
	.Y(LIFT_96V_IF_WE_i)
);
defparam GANTRY_96V_IF_WE_0_a2_1_0_a2_RNI34E421.INIT=8'h7F;
// @8:201
  CFG3 LIFT_MOT_IF_RE_0_a2_2_a2_2_a2 (
	.A(LIFT_MOT_IF_RE_0_a2_2_a2_2_a2_0),
	.B(N_970),
	.C(N_978),
	.Y(LIFT_MOT_IF_RE)
);
defparam LIFT_MOT_IF_RE_0_a2_2_a2_2_a2.INIT=8'h80;
// @8:182
  CFG3 GANTRY_BRK2_IF_RE_0_a2 (
	.A(N_679),
	.B(N_1843),
	.C(N_1858),
	.Y(GANTRY_BRK2_IF_RE)
);
defparam GANTRY_BRK2_IF_RE_0_a2.INIT=8'h80;
// @8:185
  CFG3 GANTRY_BRK3_IF_RE_0_a2 (
	.A(N_719),
	.B(N_1843),
	.C(N_1858),
	.Y(GANTRY_BRK3_IF_RE)
);
defparam GANTRY_BRK3_IF_RE_0_a2.INIT=8'h80;
// @8:164
  CFG4 SP2_RE_0_a2_0_a2_1_a2_0 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[13]),
	.C(OPB_ADDR[14]),
	.D(N_971),
	.Y(N_1006)
);
defparam SP2_RE_0_a2_0_a2_1_a2_0.INIT=16'h0200;
// @8:170
  CFG4 ILIM_DAC_RE_0_a3_0_a2_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR[18]),
	.C(N_680),
	.D(N_1022),
	.Y(ILIM_DAC_RE)
);
defparam ILIM_DAC_RE_0_a3_0_a2_0_a2.INIT=16'h8000;
// @8:255
  CFG2 DEBUG_IF_RE (
	.A(un3_DEBUG_IF_RE),
	.B(OPB_RE),
	.Y(DEBUG_IF_RE_1z)
);
defparam DEBUG_IF_RE.INIT=4'h8;
// @16:242
  CFG3 MSSB_SRV_RE_d1_RNO (
	.A(N_1004),
	.B(N_978),
	.C(N_4663),
	.Y(N_1910_i)
);
defparam MSSB_SRV_RE_d1_RNO.INIT=8'h80;
// @8:204
  CFG3 MSSB_STN_RE_0_a2_5_a2_1_a2 (
	.A(N_4663),
	.B(N_970),
	.C(N_978),
	.Y(MSSB_STN_RE)
);
defparam MSSB_STN_RE_0_a2_5_a2_1_a2.INIT=8'h80;
// @8:176
  CFG3 GANTRY_MOT_IF_RE_0_a2 (
	.A(N_741),
	.B(N_1833_1),
	.C(N_1720),
	.Y(GANTRY_MOT_IF_RE)
);
defparam GANTRY_MOT_IF_RE_0_a2.INIT=8'h08;
// @8:161
  CFG3 SP1_RE_0_a2_1_a2_0_a2 (
	.A(N_4663),
	.B(N_680),
	.C(N_979),
	.Y(SP1_RE)
);
defparam SP1_RE_0_a2_1_a2_0_a2.INIT=8'h80;
// @15:410
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_RNIUOFQ11 (
	.A(N_1689),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.C(OPB_WE),
	.D(N_1026),
	.Y(LIFT_MOTOR_SENSOR_IF_WE_i)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_RNIUOFQ11.INIT=16'h7FFF;
// @15:376
  CFG4 STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_RNINRFDF1 (
	.A(N_1242),
	.B(N_1250),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(N_3744_i)
);
defparam STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_RNINRFDF1.INIT=16'h7FFF;
// @15:443
  CFG4 STAND_IF_WE_i_i_a2_0_a2_0_s_0_RNINRFDF1_1 (
	.A(N_1242),
	.B(STAND_IF_WE_i_i_a2_0_a2_0),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(N_3746_i)
);
defparam STAND_IF_WE_i_i_a2_0_a2_0_s_0_RNINRFDF1_1.INIT=16'h7FFF;
// @15:464
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_RNI6CLUE (
	.A(N_4666),
	.B(OPB_WE),
	.C(N_4657),
	.D(N_981),
	.Y(MAINS_LEVEL_IF_WE_i)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_RNI6CLUE.INIT=16'h7FFF;
// @15:484
  CFG4 STAND_IF_WE_i_i_a2_0_a2_0_s_0_RNINRFDF1_0 (
	.A(N_1242),
	.B(N_4669),
	.C(STAND_IF_WE_i_i_a2_0_a2_0_s_0_0_Z),
	.D(N_1689),
	.Y(CCHL_IF_WE_i)
);
defparam STAND_IF_WE_i_i_a2_0_a2_0_s_0_RNINRFDF1_0.INIT=16'h7FFF;
// @15:281
  CFG4 MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_RNIUIND31 (
	.A(N_1689),
	.B(MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_Z),
	.C(OPB_WE),
	.D(N_979),
	.Y(PWR_IF_WE_i)
);
defparam MAINS_LEVEL_IF_WE_0_a2_0_a2_0_a2_0_0_RNIUIND31.INIT=16'h7FFF;
// @15:362
  CFG4 GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNINOAST (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680),
	.C(OPB_WE),
	.D(N_642),
	.Y(GANTRY_BRAKE_IF_WE_i)
);
defparam GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_o2_RNINOAST.INIT=16'hFF7F;
// @8:165
  CFG3 SP2_WE_0_a2_3_a2_2_a2 (
	.A(N_1006),
	.B(N_979),
	.C(N_4664),
	.Y(dev_sp14)
);
defparam SP2_WE_0_a2_3_a2_2_a2.INIT=8'h80;
// @8:164
  CFG4 SP2_RE_0_a2_0_a2_1_a2 (
	.A(N_3646_i),
	.B(N_1006),
	.C(OPB_ADDR[16]),
	.D(N_989),
	.Y(SP2_RE)
);
defparam SP2_RE_0_a2_0_a2_1_a2.INIT=16'h0800;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[0]  (
	.A(CLK_GEN_DO_2_iv_1[0]),
	.B(CLK_GEN_DO_2_iv_0[0]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[0]),
	.Y(CLK_GEN_IN_m[0])
);
defparam \un1_OSC_CT_IN_iv_RNO[0] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[2]  (
	.A(CLK_GEN_DO_2_iv_1[2]),
	.B(CLK_GEN_DO_2_iv_0[2]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[2]),
	.Y(CLK_GEN_IN_m[2])
);
defparam \un1_OSC_CT_IN_iv_RNO[2] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[3]  (
	.A(CLK_GEN_DO_2_iv_1[3]),
	.B(CLK_GEN_DO_2_iv_0[3]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[3]),
	.Y(CLK_GEN_IN_m[3])
);
defparam \un1_OSC_CT_IN_iv_RNO[3] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[4]  (
	.A(CLK_GEN_DO_2_iv_1[4]),
	.B(CLK_GEN_DO_2_iv_0[4]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[4]),
	.Y(CLK_GEN_IN_m[4])
);
defparam \un1_OSC_CT_IN_iv_RNO[4] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[5]  (
	.A(CLK_GEN_DO_2_iv_1[5]),
	.B(CLK_GEN_DO_2_iv_0[5]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[5]),
	.Y(CLK_GEN_IN_m[5])
);
defparam \un1_OSC_CT_IN_iv_RNO[5] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[6]  (
	.A(CLK_GEN_DO_2_iv_1[6]),
	.B(CLK_GEN_DO_2_iv_0[6]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[6]),
	.Y(CLK_GEN_IN_m[6])
);
defparam \un1_OSC_CT_IN_iv_RNO[6] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[7]  (
	.A(CLK_GEN_DO_2_iv_1[7]),
	.B(CLK_GEN_DO_2_iv_0[7]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[7]),
	.Y(CLK_GEN_IN_m[7])
);
defparam \un1_OSC_CT_IN_iv_RNO[7] .INIT=16'hF0E0;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv_RNO[1]  (
	.A(CLK_GEN_DO_2_iv_1[1]),
	.B(CLK_GEN_DO_2_iv_0[1]),
	.C(CLOCK_RE_d1_1z),
	.D(pulse50us_div_m[1]),
	.Y(CLK_GEN_IN_m[1])
);
defparam \un1_OSC_CT_IN_iv_RNO[1] .INIT=16'hF0E0;
// @8:197
  CFG4 GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2 (
	.A(GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z),
	.B(N_971),
	.C(OPB_ADDR[17]),
	.D(OPB_RE),
	.Y(GANTRY_BRK3_RET_IF_RE)
);
defparam GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2.INIT=16'h8000;
// @8:189
  CFG4 GANTRY_BRK1_RET_IF_RE_0_a2 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[15]),
	.C(N_1858),
	.D(N_671),
	.Y(GANTRY_BRK1_RET_IF_RE)
);
defparam GANTRY_BRK1_RET_IF_RE_0_a2.INIT=16'h2000;
// @15:508
  CFG2 CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNI57TQ83 (
	.A(un3_DEBUG_IF_RE),
	.B(OPB_WE),
	.Y(DEBUG_IF_WE_i)
);
defparam CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_RNI57TQ83.INIT=4'h7;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[0]  (
	.A(un1_OSC_CT_IN_iv_13_Z[0]),
	.B(GPIO_IN[0]),
	.C(CLK_GEN_IN_m[0]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[0])
);
defparam \un1_OSC_CT_IN_iv[0] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[7]  (
	.A(un1_OSC_CT_IN_iv_13_Z[7]),
	.B(GPIO_IN[7]),
	.C(CLK_GEN_IN_m[7]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[7])
);
defparam \un1_OSC_CT_IN_iv[7] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[6]  (
	.A(un1_OSC_CT_IN_iv_13_Z[6]),
	.B(GPIO_IN[6]),
	.C(CLK_GEN_IN_m[6]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[6])
);
defparam \un1_OSC_CT_IN_iv[6] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[5]  (
	.A(un1_OSC_CT_IN_iv_13_Z[5]),
	.B(GPIO_IN[5]),
	.C(CLK_GEN_IN_m[5]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[5])
);
defparam \un1_OSC_CT_IN_iv[5] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[4]  (
	.A(un1_OSC_CT_IN_iv_13_Z[4]),
	.B(GPIO_IN[4]),
	.C(CLK_GEN_IN_m[4]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[4])
);
defparam \un1_OSC_CT_IN_iv[4] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[3]  (
	.A(un1_OSC_CT_IN_iv_13_Z[3]),
	.B(GPIO_IN[3]),
	.C(CLK_GEN_IN_m[3]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[3])
);
defparam \un1_OSC_CT_IN_iv[3] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[2]  (
	.A(un1_OSC_CT_IN_iv_13_Z[2]),
	.B(GPIO_IN[2]),
	.C(CLK_GEN_IN_m[2]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[2])
);
defparam \un1_OSC_CT_IN_iv[2] .INIT=16'hFEFA;
// @8:341
  CFG4 \un1_OSC_CT_IN_iv[1]  (
	.A(un1_OSC_CT_IN_iv_13_Z[1]),
	.B(GPIO_IN[1]),
	.C(CLK_GEN_IN_m[1]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[1])
);
defparam \un1_OSC_CT_IN_iv[1] .INIT=16'hFEFA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* AdderDecode */

module CLOCK_DIV_2 (
  pulse50us_div,
  DBUG_HEADER8_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] pulse50us_div ;
output DBUG_HEADER8_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire DBUG_HEADER8_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_0;
wire VCC ;
wire un5_cntr_cry_4_S_0 ;
wire GND ;
wire clkout_1_sqmuxa_Z ;
wire un5_cntr_cry_3_S_0 ;
wire un5_cntr_cry_2_S_0 ;
wire un5_cntr_cry_1_S_0 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_0 ;
wire un5_cntr_cry_14_S_0 ;
wire un5_cntr_cry_13_S_0 ;
wire un5_cntr_cry_12_S_0 ;
wire un5_cntr_cry_11_S_0 ;
wire un5_cntr_cry_10_S_0 ;
wire un5_cntr_cry_9_S_0 ;
wire un5_cntr_cry_8_S_0 ;
wire un5_cntr_cry_7_S_0 ;
wire un5_cntr_cry_6_S_0 ;
wire un5_cntr_cry_5_S_0 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_3 ;
wire un1_cntr_cry_0_Y_3 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_3 ;
wire un1_cntr_cry_1_Y_3 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_3 ;
wire un1_cntr_cry_2_Y_3 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_3 ;
wire un1_cntr_cry_3_Y_3 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_3 ;
wire un1_cntr_cry_4_Y_3 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_3 ;
wire un1_cntr_cry_5_Y_3 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_3 ;
wire un1_cntr_cry_6_Y_3 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_3 ;
wire un1_cntr_cry_7_Y_3 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_3 ;
wire un1_cntr_cry_8_Y_3 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_3 ;
wire un1_cntr_cry_9_Y_3 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_3 ;
wire un1_cntr_cry_10_Y_3 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_3 ;
wire un1_cntr_cry_11_Y_3 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_3 ;
wire un1_cntr_cry_12_Y_3 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_3 ;
wire un1_cntr_cry_13_Y_3 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_3 ;
wire un1_cntr_cry_14_Y_3 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_3 ;
wire un1_cntr_cry_15_Y_3 ;
wire un5_cntr_s_1_4407_FCO ;
wire un5_cntr_s_1_4407_S ;
wire un5_cntr_s_1_4407_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_0 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_0 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_0 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_0 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_0 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_0 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_0 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_0 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_0 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_0 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_0 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_0 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_0 ;
wire un5_cntr_s_15_FCO_0 ;
wire un5_cntr_s_15_Y_0 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_0 ;
wire N_6 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_0[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_3),
	.Y(un1_cntr_cry_0_Y_3),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_3),
	.Y(un1_cntr_cry_1_Y_3),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_3),
	.Y(un1_cntr_cry_2_Y_3),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_3),
	.Y(un1_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_3),
	.Y(un1_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_3),
	.Y(un1_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_3),
	.Y(un1_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_3),
	.Y(un1_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_3),
	.Y(un1_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_3),
	.Y(un1_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_3),
	.Y(un1_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_3),
	.Y(un1_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_3),
	.Y(un1_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_3),
	.Y(un1_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_3),
	.Y(un1_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_3),
	.Y(un1_cntr_cry_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(pulse50us_div[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4407 (
	.FCO(un5_cntr_s_1_4407_FCO),
	.S(un5_cntr_s_1_4407_S),
	.Y(un5_cntr_s_1_4407_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4407.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_0),
	.Y(un5_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4407_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_0),
	.Y(un5_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_0),
	.Y(un5_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_0),
	.Y(un5_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_0),
	.Y(un5_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_0),
	.Y(un5_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_0),
	.Y(un5_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_0),
	.Y(un5_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_0),
	.Y(un5_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_0),
	.Y(un5_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_0),
	.Y(un5_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_0),
	.Y(un5_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_0),
	.Y(un5_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_0),
	.S(un5_cntr_s_15_S_0),
	.Y(un5_cntr_s_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_0),
	.Y(un5_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_6),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hB;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(pulse50us_div[7]),
	.B(pulse50us_div[6]),
	.C(pulse50us_div[5]),
	.D(pulse50us_div[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(pulse50us_div[3]),
	.B(pulse50us_div[2]),
	.C(pulse50us_div[1]),
	.D(pulse50us_div[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(pulse50us_div[15]),
	.B(pulse50us_div[14]),
	.C(pulse50us_div[13]),
	.D(pulse50us_div[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(pulse50us_div[11]),
	.B(pulse50us_div[10]),
	.C(pulse50us_div[9]),
	.D(pulse50us_div[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_6)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_6),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_Z)
);
defparam clkout_1_sqmuxa.INIT=4'h4;
// @5:38
  CFG2 clkout_4 (
	.A(N_6),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(N_6),
	.C(FPGA_100M_CLK),
	.Y(DBUG_HEADER8_c)
);
defparam CLK_OUT.INIT=8'hE2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_2 */

module CLOCK_DIV (
  pulse500us_div,
  DBUG_HEADER6_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] pulse500us_div ;
output DBUG_HEADER6_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire DBUG_HEADER6_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_1;
wire VCC ;
wire un5_cntr_cry_3_S_1 ;
wire GND ;
wire clkout_1_sqmuxa_0 ;
wire un5_cntr_cry_2_S_1 ;
wire un5_cntr_cry_1_S_1 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_1 ;
wire un5_cntr_cry_14_S_1 ;
wire un5_cntr_cry_13_S_1 ;
wire un5_cntr_cry_12_S_1 ;
wire un5_cntr_cry_11_S_1 ;
wire un5_cntr_cry_10_S_1 ;
wire un5_cntr_cry_9_S_1 ;
wire un5_cntr_cry_8_S_1 ;
wire un5_cntr_cry_7_S_1 ;
wire un5_cntr_cry_6_S_1 ;
wire un5_cntr_cry_5_S_1 ;
wire un5_cntr_cry_4_S_1 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_2 ;
wire un1_cntr_cry_0_Y_2 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_2 ;
wire un1_cntr_cry_1_Y_2 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_2 ;
wire un1_cntr_cry_2_Y_2 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_2 ;
wire un1_cntr_cry_3_Y_2 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_2 ;
wire un1_cntr_cry_4_Y_2 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_2 ;
wire un1_cntr_cry_5_Y_2 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_2 ;
wire un1_cntr_cry_6_Y_2 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_2 ;
wire un1_cntr_cry_7_Y_2 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_2 ;
wire un1_cntr_cry_8_Y_2 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_2 ;
wire un1_cntr_cry_9_Y_2 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_2 ;
wire un1_cntr_cry_10_Y_2 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_2 ;
wire un1_cntr_cry_11_Y_2 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_2 ;
wire un1_cntr_cry_12_Y_2 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_2 ;
wire un1_cntr_cry_13_Y_2 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_2 ;
wire un1_cntr_cry_14_Y_2 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_2 ;
wire un1_cntr_cry_15_Y_2 ;
wire un5_cntr_s_1_4408_FCO ;
wire un5_cntr_s_1_4408_S ;
wire un5_cntr_s_1_4408_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_1 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_1 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_1 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_1 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_1 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_1 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_1 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_1 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_1 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_1 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_1 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_1 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_1 ;
wire un5_cntr_s_15_FCO_1 ;
wire un5_cntr_s_15_Y_1 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_1 ;
wire N_7 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
wire CLK_OUT_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_1[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_2),
	.Y(un1_cntr_cry_0_Y_2),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_2),
	.Y(un1_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_2),
	.Y(un1_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_2),
	.Y(un1_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_2),
	.Y(un1_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_2),
	.Y(un1_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_2),
	.Y(un1_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_2),
	.Y(un1_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_2),
	.Y(un1_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_2),
	.Y(un1_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_2),
	.Y(un1_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_2),
	.Y(un1_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_2),
	.Y(un1_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_2),
	.Y(un1_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_2),
	.Y(un1_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_2),
	.Y(un1_cntr_cry_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(pulse500us_div[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4408 (
	.FCO(un5_cntr_s_1_4408_FCO),
	.S(un5_cntr_s_1_4408_S),
	.Y(un5_cntr_s_1_4408_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4408.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_1),
	.Y(un5_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4408_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_1),
	.Y(un5_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_1),
	.Y(un5_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_1),
	.Y(un5_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_1),
	.Y(un5_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_1),
	.Y(un5_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_1),
	.Y(un5_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_1),
	.Y(un5_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_1),
	.Y(un5_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_1),
	.Y(un5_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_1),
	.Y(un5_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_1),
	.Y(un5_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_1),
	.Y(un5_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_1),
	.S(un5_cntr_s_15_S_1),
	.Y(un5_cntr_s_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_1),
	.Y(un5_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hB;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(pulse500us_div[7]),
	.B(pulse500us_div[6]),
	.C(pulse500us_div[5]),
	.D(pulse500us_div[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(pulse500us_div[3]),
	.B(pulse500us_div[2]),
	.C(pulse500us_div[1]),
	.D(pulse500us_div[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(pulse500us_div[15]),
	.B(pulse500us_div[14]),
	.C(pulse500us_div[13]),
	.D(pulse500us_div[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(pulse500us_div[11]),
	.B(pulse500us_div[10]),
	.C(pulse500us_div[9]),
	.D(pulse500us_div[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_7)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_0)
);
defparam clkout_1_sqmuxa.INIT=4'h4;
// @5:38
  CFG2 clkout_4 (
	.A(N_7),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(N_7),
	.C(FPGA_100M_CLK),
	.Y(CLK_OUT_Z)
);
defparam CLK_OUT.INIT=8'hE2;
// @10:93
  CLKINT CLK_OUT_RNIP6F97 (
	.Y(DBUG_HEADER6_c),
	.A(CLK_OUT_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV */

module CLOCK_DIV_3 (
  pulse100us_div,
  PULSE_100US,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] pulse100us_div ;
output PULSE_100US ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire PULSE_100US ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_2;
wire VCC ;
wire un5_cntr_cry_3_S_2 ;
wire GND ;
wire clkout_1_sqmuxa_1 ;
wire un5_cntr_cry_2_S_2 ;
wire un5_cntr_cry_1_S_2 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_2 ;
wire un5_cntr_cry_14_S_2 ;
wire un5_cntr_cry_13_S_2 ;
wire un5_cntr_cry_12_S_2 ;
wire un5_cntr_cry_11_S_2 ;
wire un5_cntr_cry_10_S_2 ;
wire un5_cntr_cry_9_S_2 ;
wire un5_cntr_cry_8_S_2 ;
wire un5_cntr_cry_7_S_2 ;
wire un5_cntr_cry_6_S_2 ;
wire un5_cntr_cry_5_S_2 ;
wire un5_cntr_cry_4_S_2 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_1 ;
wire un1_cntr_cry_0_Y_1 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_1 ;
wire un1_cntr_cry_1_Y_1 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_1 ;
wire un1_cntr_cry_2_Y_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_1 ;
wire un1_cntr_cry_3_Y_1 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_1 ;
wire un1_cntr_cry_4_Y_1 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_1 ;
wire un1_cntr_cry_5_Y_1 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_1 ;
wire un1_cntr_cry_6_Y_1 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_1 ;
wire un1_cntr_cry_7_Y_1 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_1 ;
wire un1_cntr_cry_8_Y_1 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_1 ;
wire un1_cntr_cry_9_Y_1 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_1 ;
wire un1_cntr_cry_10_Y_1 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_1 ;
wire un1_cntr_cry_11_Y_1 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_1 ;
wire un1_cntr_cry_12_Y_1 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_1 ;
wire un1_cntr_cry_13_Y_1 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_1 ;
wire un1_cntr_cry_14_Y_1 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_1 ;
wire un1_cntr_cry_15_Y_1 ;
wire un5_cntr_s_1_4409_FCO ;
wire un5_cntr_s_1_4409_S ;
wire un5_cntr_s_1_4409_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_2 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_2 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_2 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_2 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_2 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_2 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_2 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_2 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_2 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_2 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_2 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_2 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_2 ;
wire un5_cntr_s_15_FCO_2 ;
wire un5_cntr_s_15_Y_2 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_2 ;
wire N_7 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
wire CLK_OUT_0 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_2[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_1),
	.Y(un1_cntr_cry_0_Y_1),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_1),
	.Y(un1_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_1),
	.Y(un1_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_1),
	.Y(un1_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_1),
	.Y(un1_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_1),
	.Y(un1_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_1),
	.Y(un1_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_1),
	.Y(un1_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_1),
	.Y(un1_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_1),
	.Y(un1_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_1),
	.Y(un1_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_1),
	.Y(un1_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_1),
	.Y(un1_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_1),
	.Y(un1_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_1),
	.Y(un1_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_1),
	.Y(un1_cntr_cry_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(pulse100us_div[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4409 (
	.FCO(un5_cntr_s_1_4409_FCO),
	.S(un5_cntr_s_1_4409_S),
	.Y(un5_cntr_s_1_4409_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4409.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_2),
	.Y(un5_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4409_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_2),
	.Y(un5_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_2),
	.Y(un5_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_2),
	.Y(un5_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_2),
	.Y(un5_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_2),
	.Y(un5_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_2),
	.Y(un5_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_2),
	.Y(un5_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_2),
	.Y(un5_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_2),
	.Y(un5_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_2),
	.Y(un5_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_2),
	.Y(un5_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_2),
	.Y(un5_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_2),
	.S(un5_cntr_s_15_S_2),
	.Y(un5_cntr_s_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_2),
	.Y(un5_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hB;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(pulse100us_div[7]),
	.B(pulse100us_div[6]),
	.C(pulse100us_div[5]),
	.D(pulse100us_div[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(pulse100us_div[3]),
	.B(pulse100us_div[2]),
	.C(pulse100us_div[1]),
	.D(pulse100us_div[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(pulse100us_div[15]),
	.B(pulse100us_div[14]),
	.C(pulse100us_div[13]),
	.D(pulse100us_div[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(pulse100us_div[11]),
	.B(pulse100us_div[10]),
	.C(pulse100us_div[9]),
	.D(pulse100us_div[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_7)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_1)
);
defparam clkout_1_sqmuxa.INIT=4'h4;
// @5:38
  CFG2 clkout_4 (
	.A(N_7),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(N_7),
	.C(FPGA_100M_CLK),
	.Y(CLK_OUT_0)
);
defparam CLK_OUT.INIT=8'hE2;
// @10:108
  CLKINT CLK_OUT_RNI6ELQ2 (
	.Y(PULSE_100US),
	.A(CLK_OUT_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_3 */

module ClkGen (
  OPB_ADDR_4,
  OPB_ADDR_5,
  OPB_ADDR_0,
  OPB_ADDR_1,
  OPB_ADDR_16,
  CLK_GEN_DO_2_t,
  CLK_GEN_DO_2_iv_0,
  CLK_GEN_DO_2_iv_1,
  pulse50us_div_m,
  OPB_DO,
  PULSE_100US,
  DBUG_HEADER6_c,
  DBUG_HEADER8_c,
  N_977,
  N_1006,
  N_755,
  N_642,
  N_1262,
  N_723,
  CLOCK_RE,
  N_1026,
  OPB_ADDR_2_rep1,
  OPB_ADDR_1_rep1,
  OPB_ADDR_3_rep1,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input OPB_ADDR_4 ;
input OPB_ADDR_5 ;
input OPB_ADDR_0 ;
input OPB_ADDR_1 ;
input OPB_ADDR_16 ;
output [15:8] CLK_GEN_DO_2_t ;
output [7:0] CLK_GEN_DO_2_iv_0 ;
output [7:0] CLK_GEN_DO_2_iv_1 ;
output [7:0] pulse50us_div_m ;
input [15:0] OPB_DO ;
output PULSE_100US ;
output DBUG_HEADER6_c ;
output DBUG_HEADER8_c ;
input N_977 ;
input N_1006 ;
input N_755 ;
input N_642 ;
input N_1262 ;
input N_723 ;
input CLOCK_RE ;
output N_1026 ;
input OPB_ADDR_2_rep1 ;
input OPB_ADDR_1_rep1 ;
input OPB_ADDR_3_rep1 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire OPB_ADDR_4 ;
wire OPB_ADDR_5 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_16 ;
wire PULSE_100US ;
wire DBUG_HEADER6_c ;
wire DBUG_HEADER8_c ;
wire N_977 ;
wire N_1006 ;
wire N_755 ;
wire N_642 ;
wire N_1262 ;
wire N_723 ;
wire CLOCK_RE ;
wire N_1026 ;
wire OPB_ADDR_2_rep1 ;
wire OPB_ADDR_1_rep1 ;
wire OPB_ADDR_3_rep1 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] clk16khz_div_Z;
wire [15:0] pulse5us_div_Z;
wire [15:0] pulse50us_div_Z;
wire [15:0] pulse100us_div_Z;
wire [15:0] pulse500us_div_Z;
wire [15:8] CLK_GEN_DO_2_iv_1_Z;
wire [15:8] CLK_GEN_DO_2_iv_0_Z;
wire GND ;
wire clk16khz_div_1_sqmuxa ;
wire VCC ;
wire pulse5us_div_0_sqmuxa ;
wire pulse50us_div_1_sqmuxa ;
wire pulse100us_div_1_sqmuxa ;
wire pulse500us_div_1_sqmuxa ;
wire N_4590 ;
wire un11_CLK_GEN_DO ;
wire un33_CLK_GEN_DO ;
wire un44_CLK_GEN_DO ;
wire un22_CLK_GEN_DO ;
wire CLK_GEN_DO_1 ;
wire N_1053 ;
// @10:152
  SLE \clk16khz_div[6]  (
	.Q(clk16khz_div_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[5]  (
	.Q(clk16khz_div_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[4]  (
	.Q(clk16khz_div_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[3]  (
	.Q(clk16khz_div_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[2]  (
	.Q(clk16khz_div_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[1]  (
	.Q(clk16khz_div_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[0]  (
	.Q(clk16khz_div_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[5]  (
	.Q(pulse5us_div_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[4]  (
	.Q(pulse5us_div_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[3]  (
	.Q(pulse5us_div_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[2]  (
	.Q(pulse5us_div_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[1]  (
	.Q(pulse5us_div_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[0]  (
	.Q(pulse5us_div_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[15]  (
	.Q(clk16khz_div_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[14]  (
	.Q(clk16khz_div_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[13]  (
	.Q(clk16khz_div_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[12]  (
	.Q(clk16khz_div_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[11]  (
	.Q(clk16khz_div_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[10]  (
	.Q(clk16khz_div_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[9]  (
	.Q(clk16khz_div_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[8]  (
	.Q(clk16khz_div_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \clk16khz_div[7]  (
	.Q(clk16khz_div_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(clk16khz_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[4]  (
	.Q(pulse50us_div_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[3]  (
	.Q(pulse50us_div_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[2]  (
	.Q(pulse50us_div_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[1]  (
	.Q(pulse50us_div_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[0]  (
	.Q(pulse50us_div_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[15]  (
	.Q(pulse5us_div_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[14]  (
	.Q(pulse5us_div_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[13]  (
	.Q(pulse5us_div_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[12]  (
	.Q(pulse5us_div_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[11]  (
	.Q(pulse5us_div_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[10]  (
	.Q(pulse5us_div_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[9]  (
	.Q(pulse5us_div_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[8]  (
	.Q(pulse5us_div_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[7]  (
	.Q(pulse5us_div_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse5us_div[6]  (
	.Q(pulse5us_div_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pulse5us_div_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[3]  (
	.Q(pulse100us_div_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[2]  (
	.Q(pulse100us_div_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[1]  (
	.Q(pulse100us_div_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[0]  (
	.Q(pulse100us_div_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[15]  (
	.Q(pulse50us_div_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[14]  (
	.Q(pulse50us_div_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[13]  (
	.Q(pulse50us_div_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[12]  (
	.Q(pulse50us_div_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[11]  (
	.Q(pulse50us_div_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[10]  (
	.Q(pulse50us_div_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[9]  (
	.Q(pulse50us_div_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[8]  (
	.Q(pulse50us_div_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[7]  (
	.Q(pulse50us_div_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[6]  (
	.Q(pulse50us_div_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse50us_div[5]  (
	.Q(pulse50us_div_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pulse50us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[2]  (
	.Q(pulse500us_div_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[1]  (
	.Q(pulse500us_div_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[0]  (
	.Q(pulse500us_div_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[15]  (
	.Q(pulse100us_div_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[14]  (
	.Q(pulse100us_div_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[13]  (
	.Q(pulse100us_div_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[12]  (
	.Q(pulse100us_div_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[11]  (
	.Q(pulse100us_div_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[10]  (
	.Q(pulse100us_div_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[9]  (
	.Q(pulse100us_div_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[8]  (
	.Q(pulse100us_div_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[7]  (
	.Q(pulse100us_div_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[6]  (
	.Q(pulse100us_div_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[5]  (
	.Q(pulse100us_div_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse100us_div[4]  (
	.Q(pulse100us_div_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pulse100us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[15]  (
	.Q(pulse500us_div_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[14]  (
	.Q(pulse500us_div_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[13]  (
	.Q(pulse500us_div_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[12]  (
	.Q(pulse500us_div_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[11]  (
	.Q(pulse500us_div_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[10]  (
	.Q(pulse500us_div_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[9]  (
	.Q(pulse500us_div_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[8]  (
	.Q(pulse500us_div_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[7]  (
	.Q(pulse500us_div_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[6]  (
	.Q(pulse500us_div_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[5]  (
	.Q(pulse500us_div_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[4]  (
	.Q(pulse500us_div_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:152
  SLE \pulse500us_div[3]  (
	.Q(pulse500us_div_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pulse500us_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:131
  CFG2 clk16khz_div_1_sqmuxa_0_a2_3_o2 (
	.A(OPB_ADDR_4),
	.B(OPB_ADDR_5),
	.Y(N_4590)
);
defparam clk16khz_div_1_sqmuxa_0_a2_3_o2.INIT=4'h7;
// @10:131
  CFG4 clk16khz_div_1_sqmuxa_0_a2_3_a2_0 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_ADDR_0),
	.C(OPB_ADDR_1_rep1),
	.D(OPB_ADDR_2_rep1),
	.Y(N_1026)
);
defparam clk16khz_div_1_sqmuxa_0_a2_3_a2_0.INIT=16'h1000;
// @10:143
  CFG2 un11_CLK_GEN_DO_0_a2_0_a2_0_a2 (
	.A(CLOCK_RE),
	.B(N_723),
	.Y(un11_CLK_GEN_DO)
);
defparam un11_CLK_GEN_DO_0_a2_0_a2_0_a2.INIT=4'h8;
// @10:145
  CFG2 un33_CLK_GEN_DO_0_a2_0_a2_0_a2 (
	.A(CLOCK_RE),
	.B(N_1262),
	.Y(un33_CLK_GEN_DO)
);
defparam un33_CLK_GEN_DO_0_a2_0_a2_0_a2.INIT=4'h8;
// @10:149
  CFG2 un44_CLK_GEN_DO_0_a2_0_a2 (
	.A(CLOCK_RE),
	.B(N_1026),
	.Y(un44_CLK_GEN_DO)
);
defparam un44_CLK_GEN_DO_0_a2_0_a2.INIT=4'h8;
// @10:144
  CFG4 un22_CLK_GEN_DO_0_a2_1_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(N_642),
	.C(CLOCK_RE),
	.D(OPB_ADDR_0),
	.Y(un22_CLK_GEN_DO)
);
defparam un22_CLK_GEN_DO_0_a2_1_a2_0_a2.INIT=16'h2000;
// @25:518
  CFG3 \pulse50us_div_RNI7TNBE[7]  (
	.A(pulse50us_div_Z[7]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[7])
);
defparam \pulse50us_div_RNI7TNBE[7] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI6SNBE[6]  (
	.A(pulse50us_div_Z[6]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[6])
);
defparam \pulse50us_div_RNI6SNBE[6] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI5RNBE[5]  (
	.A(pulse50us_div_Z[5]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[5])
);
defparam \pulse50us_div_RNI5RNBE[5] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI4QNBE[4]  (
	.A(pulse50us_div_Z[4]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[4])
);
defparam \pulse50us_div_RNI4QNBE[4] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI3PNBE[3]  (
	.A(pulse50us_div_Z[3]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[3])
);
defparam \pulse50us_div_RNI3PNBE[3] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI2ONBE[2]  (
	.A(pulse50us_div_Z[2]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[2])
);
defparam \pulse50us_div_RNI2ONBE[2] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI0MNBE[0]  (
	.A(pulse50us_div_Z[0]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[0])
);
defparam \pulse50us_div_RNI0MNBE[0] .INIT=8'h80;
// @25:518
  CFG3 \pulse50us_div_RNI1NNBE[1]  (
	.A(pulse50us_div_Z[1]),
	.B(N_723),
	.C(CLOCK_RE),
	.Y(pulse50us_div_m[1])
);
defparam \pulse50us_div_RNI1NNBE[1] .INIT=8'h80;
// @10:142
  CFG2 CLK_GEN_DO_1_0_a2_0_a2_0_a2 (
	.A(CLOCK_RE),
	.B(N_755),
	.Y(CLK_GEN_DO_1)
);
defparam CLK_GEN_DO_1_0_a2_0_a2_0_a2.INIT=4'h8;
// @25:518
  CFG4 \clk16khz_div_RNIV5H0L[7]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[7]),
	.D(clk16khz_div_Z[7]),
	.Y(CLK_GEN_DO_2_iv_1[7])
);
defparam \clk16khz_div_RNIV5H0L[7] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNI97P7E[7]  (
	.A(pulse500us_div_Z[7]),
	.B(pulse100us_div_Z[7]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[7])
);
defparam \pulse100us_div_RNI97P7E[7] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNIJC1HI[10]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[10]),
	.D(clk16khz_div_Z[10]),
	.Y(CLK_GEN_DO_2_iv_1_Z[10])
);
defparam \pulse5us_div_RNIJC1HI[10] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNIT1I89[10]  (
	.A(pulse500us_div_Z[10]),
	.B(pulse100us_div_Z[10]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[10])
);
defparam \pulse500us_div_RNIT1I89[10] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNINTG0L[3]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[3]),
	.D(clk16khz_div_Z[3]),
	.Y(CLK_GEN_DO_2_iv_1[3])
);
defparam \clk16khz_div_RNINTG0L[3] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNI1VO7E[3]  (
	.A(pulse500us_div_Z[3]),
	.B(pulse100us_div_Z[3]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[3])
);
defparam \pulse100us_div_RNI1VO7E[3] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNIHNG0L[0]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[0]),
	.D(clk16khz_div_Z[0]),
	.Y(CLK_GEN_DO_2_iv_1[0])
);
defparam \clk16khz_div_RNIHNG0L[0] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNIROO7E[0]  (
	.A(pulse500us_div_Z[0]),
	.B(pulse100us_div_Z[0]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[0])
);
defparam \pulse100us_div_RNIROO7E[0] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNI3AH0L[9]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[9]),
	.D(clk16khz_div_Z[9]),
	.Y(CLK_GEN_DO_2_iv_1_Z[9])
);
defparam \clk16khz_div_RNI3AH0L[9] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNIDBP7E[9]  (
	.A(pulse500us_div_Z[9]),
	.B(pulse100us_div_Z[9]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[9])
);
defparam \pulse100us_div_RNIDBP7E[9] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNILE1HI[11]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[11]),
	.D(clk16khz_div_Z[11]),
	.Y(CLK_GEN_DO_2_iv_1_Z[11])
);
defparam \pulse5us_div_RNILE1HI[11] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNIV3I89[11]  (
	.A(pulse500us_div_Z[11]),
	.B(pulse100us_div_Z[11]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[11])
);
defparam \pulse500us_div_RNIV3I89[11] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNIPVG0L[4]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[4]),
	.D(clk16khz_div_Z[4]),
	.Y(CLK_GEN_DO_2_iv_1[4])
);
defparam \clk16khz_div_RNIPVG0L[4] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNI31P7E[4]  (
	.A(pulse500us_div_Z[4]),
	.B(pulse100us_div_Z[4]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[4])
);
defparam \pulse100us_div_RNI31P7E[4] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNIR1H0L[5]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[5]),
	.D(clk16khz_div_Z[5]),
	.Y(CLK_GEN_DO_2_iv_1[5])
);
defparam \clk16khz_div_RNIR1H0L[5] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNI53P7E[5]  (
	.A(pulse500us_div_Z[5]),
	.B(pulse100us_div_Z[5]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[5])
);
defparam \pulse100us_div_RNI53P7E[5] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNI18H0L[8]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[8]),
	.D(clk16khz_div_Z[8]),
	.Y(CLK_GEN_DO_2_iv_1_Z[8])
);
defparam \clk16khz_div_RNI18H0L[8] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNIB9P7E[8]  (
	.A(pulse500us_div_Z[8]),
	.B(pulse100us_div_Z[8]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[8])
);
defparam \pulse100us_div_RNIB9P7E[8] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNILRG0L[2]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[2]),
	.D(clk16khz_div_Z[2]),
	.Y(CLK_GEN_DO_2_iv_1[2])
);
defparam \clk16khz_div_RNILRG0L[2] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNIVSO7E[2]  (
	.A(pulse500us_div_Z[2]),
	.B(pulse100us_div_Z[2]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[2])
);
defparam \pulse100us_div_RNIVSO7E[2] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNIPI1HI[13]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[13]),
	.D(clk16khz_div_Z[13]),
	.Y(CLK_GEN_DO_2_iv_1_Z[13])
);
defparam \pulse5us_div_RNIPI1HI[13] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNI38I89[13]  (
	.A(pulse500us_div_Z[13]),
	.B(pulse100us_div_Z[13]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[13])
);
defparam \pulse500us_div_RNI38I89[13] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNITM1HI[15]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[15]),
	.D(clk16khz_div_Z[15]),
	.Y(CLK_GEN_DO_2_iv_1_Z[15])
);
defparam \pulse5us_div_RNITM1HI[15] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNI7CI89[15]  (
	.A(pulse500us_div_Z[15]),
	.B(pulse100us_div_Z[15]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[15])
);
defparam \pulse500us_div_RNI7CI89[15] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNIJPG0L[1]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[1]),
	.D(clk16khz_div_Z[1]),
	.Y(CLK_GEN_DO_2_iv_1[1])
);
defparam \clk16khz_div_RNIJPG0L[1] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNITQO7E[1]  (
	.A(pulse500us_div_Z[1]),
	.B(pulse100us_div_Z[1]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[1])
);
defparam \pulse100us_div_RNITQO7E[1] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNING1HI[12]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[12]),
	.D(clk16khz_div_Z[12]),
	.Y(CLK_GEN_DO_2_iv_1_Z[12])
);
defparam \pulse5us_div_RNING1HI[12] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNI16I89[12]  (
	.A(pulse500us_div_Z[12]),
	.B(pulse100us_div_Z[12]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[12])
);
defparam \pulse500us_div_RNI16I89[12] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse5us_div_RNIRK1HI[14]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[14]),
	.D(clk16khz_div_Z[14]),
	.Y(CLK_GEN_DO_2_iv_1_Z[14])
);
defparam \pulse5us_div_RNIRK1HI[14] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse500us_div_RNI5AI89[14]  (
	.A(pulse500us_div_Z[14]),
	.B(pulse100us_div_Z[14]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0_Z[14])
);
defparam \pulse500us_div_RNI5AI89[14] .INIT=16'hEAC0;
// @25:518
  CFG4 \clk16khz_div_RNIT3H0L[6]  (
	.A(un44_CLK_GEN_DO),
	.B(CLK_GEN_DO_1),
	.C(pulse5us_div_Z[6]),
	.D(clk16khz_div_Z[6]),
	.Y(CLK_GEN_DO_2_iv_1[6])
);
defparam \clk16khz_div_RNIT3H0L[6] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse100us_div_RNI75P7E[6]  (
	.A(pulse500us_div_Z[6]),
	.B(pulse100us_div_Z[6]),
	.C(un33_CLK_GEN_DO),
	.D(un22_CLK_GEN_DO),
	.Y(CLK_GEN_DO_2_iv_0[6])
);
defparam \pulse100us_div_RNI75P7E[6] .INIT=16'hEAC0;
// @25:518
  CFG4 \pulse50us_div_RNI0P06A1[8]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[8]),
	.C(CLK_GEN_DO_2_iv_0_Z[8]),
	.D(CLK_GEN_DO_2_iv_1_Z[8]),
	.Y(CLK_GEN_DO_2_t[8])
);
defparam \pulse50us_div_RNI0P06A1[8] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNIIPSNT[11]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[11]),
	.C(CLK_GEN_DO_2_iv_0_Z[11]),
	.D(CLK_GEN_DO_2_iv_1_Z[11]),
	.Y(CLK_GEN_DO_2_t[11])
);
defparam \pulse50us_div_RNIIPSNT[11] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNIDKSNT[10]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[10]),
	.C(CLK_GEN_DO_2_iv_0_Z[10]),
	.D(CLK_GEN_DO_2_iv_1_Z[10]),
	.Y(CLK_GEN_DO_2_t[10])
);
defparam \pulse50us_div_RNIDKSNT[10] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNIS3TNT[13]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[13]),
	.C(CLK_GEN_DO_2_iv_0_Z[13]),
	.D(CLK_GEN_DO_2_iv_1_Z[13]),
	.Y(CLK_GEN_DO_2_t[13])
);
defparam \pulse50us_div_RNIS3TNT[13] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNINUSNT[12]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[12]),
	.C(CLK_GEN_DO_2_iv_0_Z[12]),
	.D(CLK_GEN_DO_2_iv_1_Z[12]),
	.Y(CLK_GEN_DO_2_t[12])
);
defparam \pulse50us_div_RNINUSNT[12] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNI6ETNT[15]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[15]),
	.C(CLK_GEN_DO_2_iv_0_Z[15]),
	.D(CLK_GEN_DO_2_iv_1_Z[15]),
	.Y(CLK_GEN_DO_2_t[15])
);
defparam \pulse50us_div_RNI6ETNT[15] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNI5U06A1[9]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[9]),
	.C(CLK_GEN_DO_2_iv_0_Z[9]),
	.D(CLK_GEN_DO_2_iv_1_Z[9]),
	.Y(CLK_GEN_DO_2_t[9])
);
defparam \pulse50us_div_RNI5U06A1[9] .INIT=16'hFFF8;
// @25:518
  CFG4 \pulse50us_div_RNI19TNT[14]  (
	.A(un11_CLK_GEN_DO),
	.B(pulse50us_div_Z[14]),
	.C(CLK_GEN_DO_2_iv_0_Z[14]),
	.D(CLK_GEN_DO_2_iv_1_Z[14]),
	.Y(CLK_GEN_DO_2_t[14])
);
defparam \pulse50us_div_RNI19TNT[14] .INIT=16'hFFF8;
// @10:131
  CFG4 clk16khz_div_1_sqmuxa_0_a2_3_a2_1 (
	.A(N_4590),
	.B(OPB_ADDR_16),
	.C(N_1006),
	.D(N_977),
	.Y(N_1053)
);
defparam clk16khz_div_1_sqmuxa_0_a2_3_a2_1.INIT=16'h8000;
// @10:131
  CFG4 pulse500us_div_1_sqmuxa_0_a2_1_a2_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1053),
	.C(N_642),
	.D(OPB_ADDR_1),
	.Y(pulse500us_div_1_sqmuxa)
);
defparam pulse500us_div_1_sqmuxa_0_a2_1_a2_0_a2.INIT=16'h0800;
// @10:131
  CFG2 pulse5us_div_0_sqmuxa_0_a2_0_a2_1_a2 (
	.A(N_1053),
	.B(N_755),
	.Y(pulse5us_div_0_sqmuxa)
);
defparam pulse5us_div_0_sqmuxa_0_a2_0_a2_1_a2.INIT=4'h8;
// @10:131
  CFG2 pulse50us_div_1_sqmuxa_0_a2_0_a2_0_a2 (
	.A(N_1053),
	.B(N_723),
	.Y(pulse50us_div_1_sqmuxa)
);
defparam pulse50us_div_1_sqmuxa_0_a2_0_a2_0_a2.INIT=4'h8;
// @10:131
  CFG2 pulse100us_div_1_sqmuxa_0_a2_0_a2_0_a2 (
	.A(N_1053),
	.B(N_1262),
	.Y(pulse100us_div_1_sqmuxa)
);
defparam pulse100us_div_1_sqmuxa_0_a2_0_a2_0_a2.INIT=4'h8;
// @10:131
  CFG2 clk16khz_div_1_sqmuxa_0_a2_3_a2 (
	.A(N_1053),
	.B(N_1026),
	.Y(clk16khz_div_1_sqmuxa)
);
defparam clk16khz_div_1_sqmuxa_0_a2_3_a2.INIT=4'h8;
// @10:86
  CLOCK_DIV_2 pulse20khz_div (
	.pulse50us_div(pulse50us_div_Z[15:0]),
	.DBUG_HEADER8_c(DBUG_HEADER8_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @10:93
  CLOCK_DIV pulse2khz_div (
	.pulse500us_div(pulse500us_div_Z[15:0]),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @10:108
  CLOCK_DIV_3 wdclk_div (
	.pulse100us_div(pulse100us_div_Z[15:0]),
	.PULSE_100US(PULSE_100US),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClkGen */

module afifo_8s_2s_8s_2s (
  startb,
  FPGA_100M_CLK,
  DBUG_HEADER10,
  RESET_N_arst,
  afifo_rempty_i
)
;
input startb ;
input FPGA_100M_CLK ;
input DBUG_HEADER10 ;
input RESET_N_arst ;
output afifo_rempty_i ;
wire startb ;
wire FPGA_100M_CLK ;
wire DBUG_HEADER10 ;
wire RESET_N_arst ;
wire afifo_rempty_i ;
wire [2:0] rq1_wgray_Z;
wire [1:0] wgray_Z;
wire [2:0] wq1_rgray_Z;
wire [2:0] rbin_Z;
wire [1:0] rgray_Z;
wire [2:0] rq2_wgray_Z;
wire [2:0] wq2_rgray_Z;
wire [1:1] rgraynext_Z;
wire [1:0] wgraynext_Z;
wire [2:2] rbin_RNIBC3R9_Z;
wire [1:1] rbin_RNI6EMO8_Z;
wire [2:0] wbin_Z;
wire afifo_rempty ;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire o_wfull_Z ;
wire wfull_next_NE_i ;
wire N_500_i ;
wire N_501_i ;
wire un8_wbinnext_RNIK7N3R_Z ;
wire o_wfull_RNIA7CBN_Z ;
wire un8_wbinnext_RNI1G5IC_Z ;
wire wfull_next_NE_0_Z ;
wire un8_wbinnext_Z ;
wire rempty_next_NE_0_Z ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
  CFG1 o_rempty_RNIVKSJ6 (
	.A(afifo_rempty),
	.Y(afifo_rempty_i)
);
defparam o_rempty_RNIVKSJ6.INIT=2'h1;
// @11:199
  SLE o_rempty (
	.Q(afifo_rempty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(o_wfull_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rgraynext_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(N_500_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rbin_RNIBC3R9_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rbin_RNI6EMO8_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(N_501_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un8_wbinnext_RNIK7N3R_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(o_wfull_RNIA7CBN_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un8_wbinnext_RNI1G5IC_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wbin_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  CFG4 o_wfull_RNO (
	.A(un8_wbinnext_RNIK7N3R_Z),
	.B(wfull_next_NE_0_Z),
	.C(wq2_rgray_Z[1]),
	.D(o_wfull_RNIA7CBN_Z),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h2112;
// @11:120
  CFG4 o_wfull_RNIA7CBN (
	.A(startb),
	.B(wbin_Z[0]),
	.C(o_wfull_Z),
	.D(wbin_Z[1]),
	.Y(o_wfull_RNIA7CBN_Z)
);
defparam o_wfull_RNIA7CBN.INIT=16'hF708;
// @11:180
  CFG3 \rgraynext[0]  (
	.A(afifo_rempty),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.Y(N_500_i)
);
defparam \rgraynext[0] .INIT=8'h39;
// @11:120
  CFG2 un8_wbinnext (
	.A(startb),
	.B(o_wfull_Z),
	.Y(un8_wbinnext_Z)
);
defparam un8_wbinnext.INIT=4'h2;
// @11:120
  CFG2 un8_wbinnext_RNI1G5IC (
	.A(un8_wbinnext_Z),
	.B(wbin_Z[0]),
	.Y(un8_wbinnext_RNI1G5IC_Z)
);
defparam un8_wbinnext_RNI1G5IC.INIT=4'h6;
// @11:178
  CFG3 \rbin_RNI6EMO8[1]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(afifo_rempty),
	.Y(rbin_RNI6EMO8_Z[1])
);
defparam \rbin_RNI6EMO8[1] .INIT=8'hA6;
// @11:186
  CFG2 \rbin_RNO[0]  (
	.A(afifo_rempty),
	.B(rbin_Z[0]),
	.Y(N_501_i)
);
defparam \rbin_RNO[0] .INIT=4'h9;
// @11:178
  CFG4 \rbin_RNIBC3R9[2]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(afifo_rempty),
	.Y(rbin_RNIBC3R9_Z[2])
);
defparam \rbin_RNIBC3R9[2] .INIT=16'hAA6A;
// @11:120
  CFG4 un8_wbinnext_RNIK7N3R (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(un8_wbinnext_Z),
	.Y(un8_wbinnext_RNIK7N3R_Z)
);
defparam un8_wbinnext_RNIK7N3R.INIT=16'h6AAA;
// @11:121
  CFG2 \wgraynext[0]  (
	.A(o_wfull_RNIA7CBN_Z),
	.B(un8_wbinnext_RNI1G5IC_Z),
	.Y(wgraynext_Z[0])
);
defparam \wgraynext[0] .INIT=4'h6;
// @11:180
  CFG2 \rgraynext[1]  (
	.A(rbin_RNIBC3R9_Z[2]),
	.B(rbin_RNI6EMO8_Z[1]),
	.Y(rgraynext_Z[1])
);
defparam \rgraynext[1] .INIT=4'h6;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[2]),
	.C(rbin_RNIBC3R9_Z[2]),
	.D(N_500_i),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG2 \wgraynext[1]  (
	.A(un8_wbinnext_RNIK7N3R_Z),
	.B(o_wfull_RNIA7CBN_Z),
	.Y(wgraynext_Z[1])
);
defparam \wgraynext[1] .INIT=4'h6;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[2]),
	.B(wq2_rgray_Z[0]),
	.C(wgraynext_Z[0]),
	.D(un8_wbinnext_RNIK7N3R_Z),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'hBE7D;
// @11:199
  CFG3 o_rempty_RNO (
	.A(rq2_wgray_Z[1]),
	.B(rgraynext_Z[1]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=8'h09;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_2s_8s_2s */

module OSCILLATOR_COUNTER (
  OPB_ADDR_0,
  OPB_ADDR_11,
  OPB_ADDR_16,
  OPB_ADDR_6,
  OPB_ADDR_8,
  OPB_ADDR_7,
  OPB_ADDR_13,
  OPB_ADDR_14,
  OPB_ADDR_fast_0,
  OSC_CT_IN,
  OPB_DO,
  COUNTER_RE,
  N_3646_i,
  N_680,
  N_723,
  N_755,
  N_283_i,
  N_1833_1,
  N_1242,
  N_966,
  N_3765,
  un1_OPB_ADDR_3_0_a2_0_a2_0_0,
  N_4664,
  N_977,
  N_641,
  N_3634_i,
  N_979,
  N_642,
  DBUG_HEADER10,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input OPB_ADDR_0 ;
input OPB_ADDR_11 ;
input OPB_ADDR_16 ;
input OPB_ADDR_6 ;
input OPB_ADDR_8 ;
input OPB_ADDR_7 ;
input OPB_ADDR_13 ;
input OPB_ADDR_14 ;
input OPB_ADDR_fast_0 ;
output [15:0] OSC_CT_IN ;
input [15:0] OPB_DO ;
input COUNTER_RE ;
input N_3646_i ;
input N_680 ;
input N_723 ;
input N_755 ;
input N_283_i ;
output N_1833_1 ;
input N_1242 ;
input N_966 ;
output N_3765 ;
input un1_OPB_ADDR_3_0_a2_0_a2_0_0 ;
output N_4664 ;
input N_977 ;
input N_641 ;
input N_3634_i ;
output N_979 ;
input N_642 ;
input DBUG_HEADER10 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_11 ;
wire OPB_ADDR_16 ;
wire OPB_ADDR_6 ;
wire OPB_ADDR_8 ;
wire OPB_ADDR_7 ;
wire OPB_ADDR_13 ;
wire OPB_ADDR_14 ;
wire OPB_ADDR_fast_0 ;
wire COUNTER_RE ;
wire N_3646_i ;
wire N_680 ;
wire N_723 ;
wire N_755 ;
wire N_283_i ;
wire N_1833_1 ;
wire N_1242 ;
wire N_966 ;
wire N_3765 ;
wire un1_OPB_ADDR_3_0_a2_0_a2_0_0 ;
wire N_4664 ;
wire N_977 ;
wire N_641 ;
wire N_3634_i ;
wire N_979 ;
wire N_642 ;
wire DBUG_HEADER10 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] count_data_Z;
wire [15:15] count_data_s_Z;
wire [14:0] count_data_s;
wire [15:0] sp_Z;
wire [15:0] OSC_CT_DO_4_Z;
wire [0:0] count_data_cry_cy_S;
wire [0:0] count_data_cry_cy_Y;
wire [14:0] count_data_cry_Z;
wire [14:0] count_data_cry_Y;
wire [15:15] count_data_s_FCO;
wire [15:15] count_data_s_Y;
wire VCC ;
wire N_1831_i ;
wire GND ;
wire cntr_trig_Z ;
wire afifo_rempty_i ;
wire sp_1_sqmuxa ;
wire resetb_Z ;
wire resetb_4_Z ;
wire N_274 ;
wire startb_Z ;
wire startb_4_Z ;
wire N_203 ;
wire un1_OSC_CT_DO10_0_Z ;
wire count_data_cry_cy ;
wire N_4623 ;
wire un1_OSC_CT_DO10_0_a2_0_4_1_Z ;
wire un1_OSC_CT_DO10_0_a2_1_0_0_Z ;
wire un1_OSC_CT_DO10_0_a2_0_4_Z ;
wire N_4654 ;
wire N_824 ;
// @17:65
  SLE \count_data[15]  (
	.Q(count_data_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s_Z[15]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[14]  (
	.Q(count_data_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[14]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[13]  (
	.Q(count_data_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[13]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[12]  (
	.Q(count_data_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[12]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[11]  (
	.Q(count_data_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[11]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[10]  (
	.Q(count_data_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[10]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[9]  (
	.Q(count_data_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[9]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[8]  (
	.Q(count_data_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[8]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[7]  (
	.Q(count_data_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[7]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[6]  (
	.Q(count_data_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[6]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[5]  (
	.Q(count_data_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[5]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[4]  (
	.Q(count_data_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[4]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[3]  (
	.Q(count_data_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[3]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[2]  (
	.Q(count_data_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[2]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[1]  (
	.Q(count_data_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[1]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[0]  (
	.Q(count_data_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[0]),
	.EN(N_1831_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:98
  SLE cntr_trig (
	.Q(cntr_trig_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(afifo_rempty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[4]  (
	.Q(sp_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[3]  (
	.Q(sp_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE resetb (
	.Q(resetb_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(resetb_4_Z),
	.EN(N_274),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE startb (
	.Q(startb_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(startb_4_Z),
	.EN(N_203),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[15]  (
	.Q(sp_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[14]  (
	.Q(sp_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[13]  (
	.Q(sp_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[12]  (
	.Q(sp_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[11]  (
	.Q(sp_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[10]  (
	.Q(sp_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[9]  (
	.Q(sp_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[7]  (
	.Q(sp_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[6]  (
	.Q(sp_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[12]  (
	.Q(OSC_CT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[12]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[11]  (
	.Q(OSC_CT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[11]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[10]  (
	.Q(OSC_CT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[10]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[9]  (
	.Q(OSC_CT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[9]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[8]  (
	.Q(OSC_CT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[8]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[7]  (
	.Q(OSC_CT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[7]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[6]  (
	.Q(OSC_CT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[6]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[5]  (
	.Q(OSC_CT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[5]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[4]  (
	.Q(OSC_CT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[4]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[3]  (
	.Q(OSC_CT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[3]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[2]  (
	.Q(OSC_CT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[2]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[1]  (
	.Q(OSC_CT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[1]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[0]  (
	.Q(OSC_CT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[0]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[15]  (
	.Q(OSC_CT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[15]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[14]  (
	.Q(OSC_CT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[14]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[13]  (
	.Q(OSC_CT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[13]),
	.EN(un1_OSC_CT_DO10_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  ARI1 \count_data_cry_cy[0]  (
	.FCO(count_data_cry_cy),
	.S(count_data_cry_cy_S[0]),
	.Y(count_data_cry_cy_Y[0]),
	.B(resetb_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \count_data_cry_cy[0] .INIT=20'h45500;
// @17:65
  ARI1 \count_data_cry[0]  (
	.FCO(count_data_cry_Z[0]),
	.S(count_data_s[0]),
	.Y(count_data_cry_Y[0]),
	.B(count_data_Z[0]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_cy)
);
defparam \count_data_cry[0] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[1]  (
	.FCO(count_data_cry_Z[1]),
	.S(count_data_s[1]),
	.Y(count_data_cry_Y[1]),
	.B(count_data_Z[1]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[0])
);
defparam \count_data_cry[1] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[2]  (
	.FCO(count_data_cry_Z[2]),
	.S(count_data_s[2]),
	.Y(count_data_cry_Y[2]),
	.B(count_data_Z[2]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[1])
);
defparam \count_data_cry[2] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[3]  (
	.FCO(count_data_cry_Z[3]),
	.S(count_data_s[3]),
	.Y(count_data_cry_Y[3]),
	.B(count_data_Z[3]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[2])
);
defparam \count_data_cry[3] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[4]  (
	.FCO(count_data_cry_Z[4]),
	.S(count_data_s[4]),
	.Y(count_data_cry_Y[4]),
	.B(count_data_Z[4]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[3])
);
defparam \count_data_cry[4] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[5]  (
	.FCO(count_data_cry_Z[5]),
	.S(count_data_s[5]),
	.Y(count_data_cry_Y[5]),
	.B(count_data_Z[5]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[4])
);
defparam \count_data_cry[5] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[6]  (
	.FCO(count_data_cry_Z[6]),
	.S(count_data_s[6]),
	.Y(count_data_cry_Y[6]),
	.B(count_data_Z[6]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[5])
);
defparam \count_data_cry[6] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[7]  (
	.FCO(count_data_cry_Z[7]),
	.S(count_data_s[7]),
	.Y(count_data_cry_Y[7]),
	.B(count_data_Z[7]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[6])
);
defparam \count_data_cry[7] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[8]  (
	.FCO(count_data_cry_Z[8]),
	.S(count_data_s[8]),
	.Y(count_data_cry_Y[8]),
	.B(count_data_Z[8]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[7])
);
defparam \count_data_cry[8] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[9]  (
	.FCO(count_data_cry_Z[9]),
	.S(count_data_s[9]),
	.Y(count_data_cry_Y[9]),
	.B(count_data_Z[9]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[8])
);
defparam \count_data_cry[9] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[10]  (
	.FCO(count_data_cry_Z[10]),
	.S(count_data_s[10]),
	.Y(count_data_cry_Y[10]),
	.B(count_data_Z[10]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[9])
);
defparam \count_data_cry[10] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[11]  (
	.FCO(count_data_cry_Z[11]),
	.S(count_data_s[11]),
	.Y(count_data_cry_Y[11]),
	.B(count_data_Z[11]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[10])
);
defparam \count_data_cry[11] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[12]  (
	.FCO(count_data_cry_Z[12]),
	.S(count_data_s[12]),
	.Y(count_data_cry_Y[12]),
	.B(count_data_Z[12]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[11])
);
defparam \count_data_cry[12] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[13]  (
	.FCO(count_data_cry_Z[13]),
	.S(count_data_s[13]),
	.Y(count_data_cry_Y[13]),
	.B(count_data_Z[13]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[12])
);
defparam \count_data_cry[13] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_s[15]  (
	.FCO(count_data_s_FCO[15]),
	.S(count_data_s_Z[15]),
	.Y(count_data_s_Y[15]),
	.B(count_data_Z[15]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[14])
);
defparam \count_data_s[15] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[14]  (
	.FCO(count_data_cry_Z[14]),
	.S(count_data_s[14]),
	.Y(count_data_cry_Y[14]),
	.B(count_data_Z[14]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[13])
);
defparam \count_data_cry[14] .INIT=20'h42200;
// @17:112
  CFG3 \OSC_CT_DO_4[0]  (
	.A(sp_Z[0]),
	.B(count_data_Z[0]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[0])
);
defparam \OSC_CT_DO_4[0] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[1]  (
	.A(sp_Z[1]),
	.B(count_data_Z[1]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[1])
);
defparam \OSC_CT_DO_4[1] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[8]  (
	.A(sp_Z[8]),
	.B(count_data_Z[8]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[8])
);
defparam \OSC_CT_DO_4[8] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[9]  (
	.A(sp_Z[9]),
	.B(count_data_Z[9]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[9])
);
defparam \OSC_CT_DO_4[9] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[11]  (
	.A(sp_Z[11]),
	.B(count_data_Z[11]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[11])
);
defparam \OSC_CT_DO_4[11] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[12]  (
	.A(sp_Z[12]),
	.B(count_data_Z[12]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[12])
);
defparam \OSC_CT_DO_4[12] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[13]  (
	.A(sp_Z[13]),
	.B(count_data_Z[13]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[13])
);
defparam \OSC_CT_DO_4[13] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[10]  (
	.A(sp_Z[10]),
	.B(count_data_Z[10]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[10])
);
defparam \OSC_CT_DO_4[10] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[7]  (
	.A(sp_Z[7]),
	.B(count_data_Z[7]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[7])
);
defparam \OSC_CT_DO_4[7] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[6]  (
	.A(sp_Z[6]),
	.B(count_data_Z[6]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[6])
);
defparam \OSC_CT_DO_4[6] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[5]  (
	.A(sp_Z[5]),
	.B(count_data_Z[5]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[5])
);
defparam \OSC_CT_DO_4[5] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[4]  (
	.A(sp_Z[4]),
	.B(count_data_Z[4]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[4])
);
defparam \OSC_CT_DO_4[4] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[3]  (
	.A(sp_Z[3]),
	.B(count_data_Z[3]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[3])
);
defparam \OSC_CT_DO_4[3] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[15]  (
	.A(sp_Z[15]),
	.B(count_data_Z[15]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[15])
);
defparam \OSC_CT_DO_4[15] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[14]  (
	.A(sp_Z[14]),
	.B(count_data_Z[14]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[14])
);
defparam \OSC_CT_DO_4[14] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[2]  (
	.A(sp_Z[2]),
	.B(count_data_Z[2]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[2])
);
defparam \OSC_CT_DO_4[2] .INIT=8'hCA;
// @17:65
  CFG2 cntr_trig_RNIJLG59 (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.Y(N_1831_i)
);
defparam cntr_trig_RNIJLG59.INIT=4'hE;
// @17:125
  CFG3 un1_startb16_i_0_0_0_a2_1 (
	.A(OPB_ADDR_0),
	.B(OPB_ADDR_fast_0),
	.C(N_642),
	.Y(N_979)
);
defparam un1_startb16_i_0_0_0_a2_1.INIT=8'h01;
// @17:125
  CFG3 un1_startb16_i_0_0_0_o2 (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.C(startb_Z),
	.Y(N_4623)
);
defparam un1_startb16_i_0_0_0_o2.INIT=8'hE2;
// @17:115
  CFG3 un1_OSC_CT_DO10_0_a2_0_4_1 (
	.A(OPB_ADDR_11),
	.B(N_3634_i),
	.C(N_641),
	.Y(un1_OSC_CT_DO10_0_a2_0_4_1_Z)
);
defparam un1_OSC_CT_DO10_0_a2_0_4_1.INIT=8'h04;
// @17:125
  CFG3 un1_startb16_i_0_0_0_a2_2 (
	.A(N_977),
	.B(OPB_ADDR_16),
	.C(N_641),
	.Y(N_4664)
);
defparam un1_startb16_i_0_0_0_a2_2.INIT=8'h02;
// @17:115
  CFG4 un1_OSC_CT_DO10_0_a2_2_0_a2_0_0_a2 (
	.A(OPB_ADDR_6),
	.B(un1_OPB_ADDR_3_0_a2_0_a2_0_0),
	.C(OPB_ADDR_8),
	.D(OPB_ADDR_7),
	.Y(N_3765)
);
defparam un1_OSC_CT_DO10_0_a2_2_0_a2_0_0_a2.INIT=16'h0004;
// @17:115
  CFG2 un1_OSC_CT_DO10_0_a2_1_0_0 (
	.A(N_966),
	.B(N_641),
	.Y(un1_OSC_CT_DO10_0_a2_1_0_0_Z)
);
defparam un1_OSC_CT_DO10_0_a2_1_0_0.INIT=4'h2;
// @17:115
  CFG4 un1_OSC_CT_DO10_0_a2_1_0 (
	.A(N_1242),
	.B(un1_OSC_CT_DO10_0_a2_1_0_0_Z),
	.C(OPB_ADDR_13),
	.D(OPB_ADDR_14),
	.Y(N_1833_1)
);
defparam un1_OSC_CT_DO10_0_a2_1_0.INIT=16'h0008;
// @17:115
  CFG4 un1_OSC_CT_DO10_0_a2_0_4 (
	.A(N_3765),
	.B(un1_OSC_CT_DO10_0_a2_0_4_1_Z),
	.C(N_283_i),
	.D(N_755),
	.Y(un1_OSC_CT_DO10_0_a2_0_4_Z)
);
defparam un1_OSC_CT_DO10_0_a2_0_4.INIT=16'h8000;
// @17:81
  CFG3 sp_1_sqmuxa_0_a2_0_a2_3_a2 (
	.A(N_4664),
	.B(N_723),
	.C(N_680),
	.Y(sp_1_sqmuxa)
);
defparam sp_1_sqmuxa_0_a2_0_a2_3_a2.INIT=8'h80;
// @17:125
  CFG4 resetb_4 (
	.A(OPB_DO[1]),
	.B(OPB_ADDR_16),
	.C(N_680),
	.D(N_977),
	.Y(resetb_4_Z)
);
defparam resetb_4.INIT=16'h2000;
// @17:125
  CFG4 startb_4 (
	.A(OPB_DO[0]),
	.B(OPB_ADDR_16),
	.C(N_680),
	.D(N_977),
	.Y(startb_4_Z)
);
defparam startb_4.INIT=16'h2000;
// @17:125
  CFG4 un1_startb16_i_0_0_0_a2_4 (
	.A(N_977),
	.B(OPB_ADDR_16),
	.C(N_3646_i),
	.D(N_680),
	.Y(N_4654)
);
defparam un1_startb16_i_0_0_0_a2_4.INIT=16'h0200;
// @17:125
  CFG3 un1_startb16_i_0_0_0_a2_0 (
	.A(N_4664),
	.B(N_680),
	.C(N_979),
	.Y(N_824)
);
defparam un1_startb16_i_0_0_0_a2_0.INIT=8'h80;
// @17:115
  CFG4 un1_OSC_CT_DO10_0 (
	.A(N_723),
	.B(un1_OSC_CT_DO10_0_a2_0_4_Z),
	.C(COUNTER_RE),
	.D(N_1833_1),
	.Y(un1_OSC_CT_DO10_0_Z)
);
defparam un1_OSC_CT_DO10_0.INIT=16'hE0C0;
// @17:125
  CFG3 un1_startb16_i_0_0_0 (
	.A(N_824),
	.B(N_4654),
	.C(N_4623),
	.Y(N_203)
);
defparam un1_startb16_i_0_0_0.INIT=8'hBA;
// @17:125
  CFG4 un1_startb14_i_o2_0_0 (
	.A(cntr_trig_Z),
	.B(resetb_Z),
	.C(N_824),
	.D(N_4654),
	.Y(N_274)
);
defparam un1_startb14_i_o2_0_0.INIT=16'hF0F4;
// @17:81
  afifo_8s_2s_8s_2s opb_fifo_inst (
	.startb(startb_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.DBUG_HEADER10(DBUG_HEADER10),
	.RESET_N_arst(RESET_N_arst),
	.afifo_rempty_i(afifo_rempty_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_COUNTER */

module SCRATCH_PAD_REGISTER (
  OPB_ADDR,
  SP_IN,
  OPB_DO,
  SP1_RE,
  N_3646_i,
  N_989,
  OPB_RE,
  N_971,
  N_967,
  N_966,
  dev_sp14,
  SP1_WE,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [19:12] OPB_ADDR ;
output [31:0] SP_IN ;
input [31:0] OPB_DO ;
input SP1_RE ;
input N_3646_i ;
output N_989 ;
input OPB_RE ;
output N_971 ;
input N_967 ;
input N_966 ;
input dev_sp14 ;
input SP1_WE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire SP1_RE ;
wire N_3646_i ;
wire N_989 ;
wire OPB_RE ;
wire N_971 ;
wire N_967 ;
wire N_966 ;
wire dev_sp14 ;
wire SP1_WE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [31:0] dev_sp1_Z;
wire [31:0] dev_sp2_Z;
wire [31:0] SP_DO_4_Z;
wire VCC ;
wire GND ;
wire un1_SP1_RE_0_a2_0_a2_0_a2_Z ;
wire un1_SP1_RE_0_a2_0_a2_0_a2_0_Z ;
wire un1_SP1_RE_0_a2_0_a2_0_a2_1_Z ;
// @18:39
  SLE \dev_sp1[1]  (
	.Q(dev_sp1_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[0]  (
	.Q(dev_sp1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[16]  (
	.Q(dev_sp1_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[15]  (
	.Q(dev_sp1_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[14]  (
	.Q(dev_sp1_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[13]  (
	.Q(dev_sp1_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[12]  (
	.Q(dev_sp1_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[11]  (
	.Q(dev_sp1_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[10]  (
	.Q(dev_sp1_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[9]  (
	.Q(dev_sp1_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[8]  (
	.Q(dev_sp1_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[7]  (
	.Q(dev_sp1_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[6]  (
	.Q(dev_sp1_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[5]  (
	.Q(dev_sp1_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[4]  (
	.Q(dev_sp1_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[3]  (
	.Q(dev_sp1_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[2]  (
	.Q(dev_sp1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[31]  (
	.Q(dev_sp1_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[30]  (
	.Q(dev_sp1_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[29]  (
	.Q(dev_sp1_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[28]  (
	.Q(dev_sp1_Z[28]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[27]  (
	.Q(dev_sp1_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[26]  (
	.Q(dev_sp1_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[25]  (
	.Q(dev_sp1_Z[25]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[24]  (
	.Q(dev_sp1_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[23]  (
	.Q(dev_sp1_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[22]  (
	.Q(dev_sp1_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[21]  (
	.Q(dev_sp1_Z[21]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[20]  (
	.Q(dev_sp1_Z[20]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[19]  (
	.Q(dev_sp1_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[18]  (
	.Q(dev_sp1_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[17]  (
	.Q(dev_sp1_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[14]  (
	.Q(dev_sp2_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[13]  (
	.Q(dev_sp2_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[12]  (
	.Q(dev_sp2_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[11]  (
	.Q(dev_sp2_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[10]  (
	.Q(dev_sp2_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[9]  (
	.Q(dev_sp2_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[8]  (
	.Q(dev_sp2_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[7]  (
	.Q(dev_sp2_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[6]  (
	.Q(dev_sp2_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[5]  (
	.Q(dev_sp2_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[4]  (
	.Q(dev_sp2_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[3]  (
	.Q(dev_sp2_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[2]  (
	.Q(dev_sp2_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[1]  (
	.Q(dev_sp2_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[0]  (
	.Q(dev_sp2_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[29]  (
	.Q(dev_sp2_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[28]  (
	.Q(dev_sp2_Z[28]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[27]  (
	.Q(dev_sp2_Z[27]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[26]  (
	.Q(dev_sp2_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[25]  (
	.Q(dev_sp2_Z[25]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[24]  (
	.Q(dev_sp2_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[23]  (
	.Q(dev_sp2_Z[23]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[22]  (
	.Q(dev_sp2_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[21]  (
	.Q(dev_sp2_Z[21]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[20]  (
	.Q(dev_sp2_Z[20]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[19]  (
	.Q(dev_sp2_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[18]  (
	.Q(dev_sp2_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[17]  (
	.Q(dev_sp2_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[16]  (
	.Q(dev_sp2_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[15]  (
	.Q(dev_sp2_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[31]  (
	.Q(dev_sp2_Z[31]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[30]  (
	.Q(dev_sp2_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[8]  (
	.Q(SP_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[8]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[7]  (
	.Q(SP_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[7]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[6]  (
	.Q(SP_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[6]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[5]  (
	.Q(SP_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[5]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[4]  (
	.Q(SP_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[4]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[3]  (
	.Q(SP_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[3]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[2]  (
	.Q(SP_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[2]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[1]  (
	.Q(SP_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[1]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[0]  (
	.Q(SP_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[0]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[23]  (
	.Q(SP_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[23]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[22]  (
	.Q(SP_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[22]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[21]  (
	.Q(SP_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[21]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[20]  (
	.Q(SP_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[20]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[19]  (
	.Q(SP_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[19]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[18]  (
	.Q(SP_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[18]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[17]  (
	.Q(SP_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[17]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[16]  (
	.Q(SP_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[16]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[15]  (
	.Q(SP_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[15]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[14]  (
	.Q(SP_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[14]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[13]  (
	.Q(SP_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[13]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[12]  (
	.Q(SP_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[12]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[11]  (
	.Q(SP_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[11]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[10]  (
	.Q(SP_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[10]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[9]  (
	.Q(SP_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[9]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[31]  (
	.Q(SP_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[31]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[30]  (
	.Q(SP_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[30]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[29]  (
	.Q(SP_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[29]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[28]  (
	.Q(SP_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[28]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[27]  (
	.Q(SP_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[27]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[26]  (
	.Q(SP_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[26]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[25]  (
	.Q(SP_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[25]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[24]  (
	.Q(SP_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[24]),
	.EN(un1_SP1_RE_0_a2_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:24
  CFG4 un1_SP1_RE_0_a2_0_a2_0_a2_0 (
	.A(OPB_ADDR[19]),
	.B(OPB_ADDR[12]),
	.C(N_966),
	.D(N_967),
	.Y(N_971)
);
defparam un1_SP1_RE_0_a2_0_a2_0_a2_0.INIT=16'h1000;
// @18:24
  CFG2 un1_SP1_RE_0_a2_0_a2_0_a2_1 (
	.A(OPB_RE),
	.B(OPB_ADDR[18]),
	.Y(N_989)
);
defparam un1_SP1_RE_0_a2_0_a2_0_a2_1.INIT=4'h2;
// @18:24
  CFG3 un1_SP1_RE_0_a2_0_a2_0_a2_0_1 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[16]),
	.C(N_989),
	.Y(un1_SP1_RE_0_a2_0_a2_0_a2_0_Z)
);
defparam un1_SP1_RE_0_a2_0_a2_0_a2_0_1.INIT=8'h60;
// @18:24
  CFG3 un1_SP1_RE_0_a2_0_a2_0_a2_1_0 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.C(un1_SP1_RE_0_a2_0_a2_0_a2_0_Z),
	.Y(un1_SP1_RE_0_a2_0_a2_0_a2_1_Z)
);
defparam un1_SP1_RE_0_a2_0_a2_0_a2_1_0.INIT=8'h10;
// @18:24
  CFG3 un1_SP1_RE_0_a2_0_a2_0_a2 (
	.A(un1_SP1_RE_0_a2_0_a2_0_a2_1_Z),
	.B(N_3646_i),
	.C(N_971),
	.Y(un1_SP1_RE_0_a2_0_a2_0_a2_Z)
);
defparam un1_SP1_RE_0_a2_0_a2_0_a2.INIT=8'h80;
// @18:53
  CFG3 \SP_DO_4[31]  (
	.A(dev_sp2_Z[31]),
	.B(dev_sp1_Z[31]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[31])
);
defparam \SP_DO_4[31] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[30]  (
	.A(dev_sp2_Z[30]),
	.B(dev_sp1_Z[30]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[30])
);
defparam \SP_DO_4[30] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[29]  (
	.A(dev_sp2_Z[29]),
	.B(dev_sp1_Z[29]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[29])
);
defparam \SP_DO_4[29] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[28]  (
	.A(dev_sp2_Z[28]),
	.B(dev_sp1_Z[28]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[28])
);
defparam \SP_DO_4[28] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[27]  (
	.A(dev_sp2_Z[27]),
	.B(dev_sp1_Z[27]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[27])
);
defparam \SP_DO_4[27] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[26]  (
	.A(dev_sp2_Z[26]),
	.B(dev_sp1_Z[26]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[26])
);
defparam \SP_DO_4[26] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[25]  (
	.A(dev_sp2_Z[25]),
	.B(dev_sp1_Z[25]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[25])
);
defparam \SP_DO_4[25] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[24]  (
	.A(dev_sp2_Z[24]),
	.B(dev_sp1_Z[24]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[24])
);
defparam \SP_DO_4[24] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[23]  (
	.A(dev_sp2_Z[23]),
	.B(dev_sp1_Z[23]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[23])
);
defparam \SP_DO_4[23] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[22]  (
	.A(dev_sp2_Z[22]),
	.B(dev_sp1_Z[22]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[22])
);
defparam \SP_DO_4[22] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[21]  (
	.A(dev_sp2_Z[21]),
	.B(dev_sp1_Z[21]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[21])
);
defparam \SP_DO_4[21] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[20]  (
	.A(dev_sp2_Z[20]),
	.B(dev_sp1_Z[20]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[20])
);
defparam \SP_DO_4[20] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[19]  (
	.A(dev_sp2_Z[19]),
	.B(dev_sp1_Z[19]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[19])
);
defparam \SP_DO_4[19] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[18]  (
	.A(dev_sp2_Z[18]),
	.B(dev_sp1_Z[18]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[18])
);
defparam \SP_DO_4[18] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[17]  (
	.A(dev_sp2_Z[17]),
	.B(dev_sp1_Z[17]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[17])
);
defparam \SP_DO_4[17] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[16]  (
	.A(dev_sp2_Z[16]),
	.B(dev_sp1_Z[16]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[16])
);
defparam \SP_DO_4[16] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[15]  (
	.A(dev_sp2_Z[15]),
	.B(dev_sp1_Z[15]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[15])
);
defparam \SP_DO_4[15] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[14]  (
	.A(dev_sp2_Z[14]),
	.B(dev_sp1_Z[14]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[14])
);
defparam \SP_DO_4[14] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[13]  (
	.A(dev_sp2_Z[13]),
	.B(dev_sp1_Z[13]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[13])
);
defparam \SP_DO_4[13] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[12]  (
	.A(dev_sp2_Z[12]),
	.B(dev_sp1_Z[12]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[12])
);
defparam \SP_DO_4[12] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[11]  (
	.A(dev_sp2_Z[11]),
	.B(dev_sp1_Z[11]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[11])
);
defparam \SP_DO_4[11] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[10]  (
	.A(dev_sp2_Z[10]),
	.B(dev_sp1_Z[10]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[10])
);
defparam \SP_DO_4[10] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[9]  (
	.A(dev_sp2_Z[9]),
	.B(dev_sp1_Z[9]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[9])
);
defparam \SP_DO_4[9] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[8]  (
	.A(dev_sp2_Z[8]),
	.B(dev_sp1_Z[8]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[8])
);
defparam \SP_DO_4[8] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[7]  (
	.A(dev_sp2_Z[7]),
	.B(dev_sp1_Z[7]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[7])
);
defparam \SP_DO_4[7] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[6]  (
	.A(dev_sp2_Z[6]),
	.B(dev_sp1_Z[6]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[6])
);
defparam \SP_DO_4[6] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[5]  (
	.A(dev_sp2_Z[5]),
	.B(dev_sp1_Z[5]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[5])
);
defparam \SP_DO_4[5] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[4]  (
	.A(dev_sp2_Z[4]),
	.B(dev_sp1_Z[4]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[4])
);
defparam \SP_DO_4[4] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[3]  (
	.A(dev_sp2_Z[3]),
	.B(dev_sp1_Z[3]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[3])
);
defparam \SP_DO_4[3] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[2]  (
	.A(dev_sp2_Z[2]),
	.B(dev_sp1_Z[2]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[2])
);
defparam \SP_DO_4[2] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[1]  (
	.A(dev_sp2_Z[1]),
	.B(dev_sp1_Z[1]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[1])
);
defparam \SP_DO_4[1] .INIT=8'hCA;
// @18:53
  CFG3 \SP_DO_4[0]  (
	.A(dev_sp2_Z[0]),
	.B(dev_sp1_Z[0]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[0])
);
defparam \SP_DO_4[0] .INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SCRATCH_PAD_REGISTER */

module serial_eeprom_if (
  eeprom_addr,
  eeprom_wrdata,
  eeprom_inst,
  eep_rddata,
  eeprom_start,
  strobe_1us,
  EEP_SO_c,
  EEP_SCK_c,
  EEP_CS_N_c,
  EEP_SI_c,
  eep_done,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] eeprom_addr ;
input [7:0] eeprom_wrdata ;
input [1:0] eeprom_inst ;
output [7:0] eep_rddata ;
input eeprom_start ;
input strobe_1us ;
input EEP_SO_c ;
output EEP_SCK_c ;
output EEP_CS_N_c ;
output EEP_SI_c ;
output eep_done ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire eeprom_start ;
wire strobe_1us ;
wire EEP_SO_c ;
wire EEP_SCK_c ;
wire EEP_CS_N_c ;
wire EEP_SI_c ;
wire eep_done ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [11:0] eeprom_cycle_state_Z;
wire [9:6] eeprom_cycle_state_i;
wire [10:0] eeprom_cycle_state_ns;
wire [3:3] eeprom_cycle_state_ns_i_i_a2_Z;
wire [7:0] TYPE_DATA_Z;
wire [7:0] TYPE_DATA_8;
wire [2:0] sTYPE_DATA_Z;
wire [2:2] sTYPE_DATA_1;
wire [7:7] eeprom_cycle_state_RNI5LBOE_Z;
wire [7:0] eeprom_wrdata_reg_Z;
wire [7:0] eeprom_wrdata_reg_9;
wire [15:0] eeprom_addr_reg_Z;
wire [15:0] eeprom_addr_reg_7;
wire [1:0] eeprom_cycle_type_Z;
wire [3:0] bit_cntr_Z;
wire [3:3] bit_cntr_12;
wire [2:0] bit_cntr_12_0_iv_i_Z;
wire [9:9] eeprom_cycle_state_ns_0_a2_0_0_Z;
wire VCC ;
wire GND ;
wire N_181_i_0 ;
wire N_2454_i ;
wire N_175_i ;
wire N_144_i ;
wire N_152_i ;
wire N_2447_i ;
wire un1_eeprom_cycle_state_8_0_0_Z ;
wire N_2464 ;
wire N_2445_i ;
wire N_16_i ;
wire un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z ;
wire un1_eeprom_cycle_state_10_0_0_Z ;
wire N_431_i ;
wire N_22 ;
wire eeprom_rddata_reg_1_sqmuxa ;
wire un1_SDI_0_sqmuxa_i_i_Z ;
wire N_58 ;
wire N_174_i_0 ;
wire N_2451 ;
wire N_173_i_i_o2_2 ;
wire N_247_i ;
wire N_223_i ;
wire N_5337 ;
wire N_2494 ;
wire N_2457 ;
wire un1_eeprom_cycle_state_10_0_0_0_Z ;
wire N_2496 ;
wire N_2474 ;
wire N_36_mux ;
wire N_2472_3 ;
wire N_2452 ;
wire bit_cntr_1_sqmuxa ;
wire N_2453 ;
wire N_168_i ;
wire N_160_i ;
wire N_15_0 ;
wire N_2455 ;
wire N_2461 ;
wire N_24 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 eeprom_cs_n_RNO (
	.A(eeprom_cycle_state_Z[6]),
	.Y(eeprom_cycle_state_i[6])
);
defparam eeprom_cs_n_RNO.INIT=2'h1;
  CFG1 \sTYPE_DATA_RNO[1]  (
	.A(eeprom_cycle_state_Z[9]),
	.Y(eeprom_cycle_state_i[9])
);
defparam \sTYPE_DATA_RNO[1] .INIT=2'h1;
// @35:100
  SLE \eeprom_cycle_state[2]  (
	.Q(eeprom_cycle_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[3]  (
	.Q(eeprom_cycle_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_181_i_0),
	.EN(N_2454_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[4]  (
	.Q(eeprom_cycle_state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_175_i),
	.EN(N_2454_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[5]  (
	.Q(eeprom_cycle_state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_144_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[6]  (
	.Q(eeprom_cycle_state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[7]  (
	.Q(eeprom_cycle_state_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[8]  (
	.Q(eeprom_cycle_state_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns_i_i_a2_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[9]  (
	.Q(eeprom_cycle_state_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[10]  (
	.Q(eeprom_cycle_state_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[11]  (
	.Q(eeprom_cycle_state_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE eeprom_done (
	.Q(eep_done),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[0]  (
	.Q(eeprom_cycle_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_152_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[1]  (
	.Q(eeprom_cycle_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[2]  (
	.Q(TYPE_DATA_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2447_i),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[1]  (
	.Q(TYPE_DATA_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2464),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[0]  (
	.Q(TYPE_DATA_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[0]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[2]  (
	.Q(sTYPE_DATA_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(sTYPE_DATA_1[2]),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[1]  (
	.Q(sTYPE_DATA_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_i[9]),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[0]  (
	.Q(sTYPE_DATA_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2445_i),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE SDI (
	.Q(EEP_SI_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_16_i),
	.EN(un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE eeprom_cs_n (
	.Q(EEP_CS_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_i[6]),
	.EN(un1_eeprom_cycle_state_10_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE sclk (
	.Q(EEP_SCK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_431_i),
	.EN(N_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[7]  (
	.Q(TYPE_DATA_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[7]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[6]  (
	.Q(TYPE_DATA_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[6]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[5]  (
	.Q(TYPE_DATA_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[5]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[4]  (
	.Q(TYPE_DATA_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[4]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[3]  (
	.Q(TYPE_DATA_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[3]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[0]  (
	.Q(eep_rddata[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_SO_c),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[7]  (
	.Q(eeprom_wrdata_reg_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[7]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[6]  (
	.Q(eeprom_wrdata_reg_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[6]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[5]  (
	.Q(eeprom_wrdata_reg_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[5]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[4]  (
	.Q(eeprom_wrdata_reg_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[4]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[3]  (
	.Q(eeprom_wrdata_reg_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[3]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[2]  (
	.Q(eeprom_wrdata_reg_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[2]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[1]  (
	.Q(eeprom_wrdata_reg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[1]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[0]  (
	.Q(eeprom_wrdata_reg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[0]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[7]  (
	.Q(eep_rddata[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[6]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[6]  (
	.Q(eep_rddata[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[5]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[5]  (
	.Q(eep_rddata[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[4]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[4]  (
	.Q(eep_rddata[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[3]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[3]  (
	.Q(eep_rddata[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[2]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[2]  (
	.Q(eep_rddata[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[1]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[1]  (
	.Q(eep_rddata[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[0]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[6]  (
	.Q(eeprom_addr_reg_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[6]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[5]  (
	.Q(eeprom_addr_reg_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[5]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[4]  (
	.Q(eeprom_addr_reg_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[4]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[3]  (
	.Q(eeprom_addr_reg_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[3]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[2]  (
	.Q(eeprom_addr_reg_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[2]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[1]  (
	.Q(eeprom_addr_reg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[1]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[0]  (
	.Q(eeprom_addr_reg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[0]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_type[1]  (
	.Q(eeprom_cycle_type_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_inst[1]),
	.EN(N_174_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_type[0]  (
	.Q(eeprom_cycle_type_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_inst[0]),
	.EN(N_174_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[15]  (
	.Q(eeprom_addr_reg_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[15]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[14]  (
	.Q(eeprom_addr_reg_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[14]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[13]  (
	.Q(eeprom_addr_reg_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[13]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[12]  (
	.Q(eeprom_addr_reg_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[12]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[11]  (
	.Q(eeprom_addr_reg_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[11]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[10]  (
	.Q(eeprom_addr_reg_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[10]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[9]  (
	.Q(eeprom_addr_reg_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[9]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[8]  (
	.Q(eeprom_addr_reg_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[8]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[7]  (
	.Q(eeprom_addr_reg_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[7]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[3]  (
	.Q(bit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[2]  (
	.Q(bit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[1]  (
	.Q(bit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[0]  (
	.Q(bit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:119
  CFG4 un1_bit_cntr_4_sqmuxa_1_i_a2 (
	.A(EEP_SCK_c),
	.B(N_2451),
	.C(strobe_1us),
	.D(N_173_i_i_o2_2),
	.Y(N_247_i)
);
defparam un1_bit_cntr_4_sqmuxa_1_i_a2.INIT=16'h0010;
  CFG4 \eeprom_cycle_state_RNI5LBOE[7]  (
	.A(eeprom_cycle_state_Z[7]),
	.B(eeprom_cycle_state_Z[10]),
	.C(eeprom_cycle_state_Z[8]),
	.D(eeprom_cycle_state_Z[9]),
	.Y(eeprom_cycle_state_RNI5LBOE_Z[7])
);
defparam \eeprom_cycle_state_RNI5LBOE[7] .INIT=16'hFFFE;
// @35:119
  CFG2 un1_bit_cntr_4_sqmuxa_1_i_a2_RNIU8MMN (
	.A(N_223_i),
	.B(N_247_i),
	.Y(N_5337)
);
defparam un1_bit_cntr_4_sqmuxa_1_i_a2_RNIU8MMN.INIT=4'h1;
// @35:119
  CFG2 un1_eeprom_cycle_state_10_0_0_a2_0 (
	.A(EEP_SCK_c),
	.B(strobe_1us),
	.Y(N_2494)
);
defparam un1_eeprom_cycle_state_10_0_0_a2_0.INIT=4'h8;
// @35:100
  CFG2 \eeprom_cycle_state_ns_0_o2[10]  (
	.A(eeprom_cycle_state_Z[3]),
	.B(eeprom_cycle_state_Z[2]),
	.Y(N_2457)
);
defparam \eeprom_cycle_state_ns_0_o2[10] .INIT=4'hE;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[0]  (
	.A(EEP_SCK_c),
	.B(eeprom_wrdata[0]),
	.Y(eeprom_wrdata_reg_9[0])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[0] .INIT=4'h4;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[6]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[5]),
	.Y(TYPE_DATA_8[6])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[6] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[7]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[6]),
	.Y(TYPE_DATA_8[7])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[7] .INIT=4'h8;
// @35:119
  CFG2 \TYPE_DATA_cnst_0_o2[2]  (
	.A(eeprom_cycle_state_Z[9]),
	.B(eeprom_cycle_state_Z[8]),
	.Y(sTYPE_DATA_1[2])
);
defparam \TYPE_DATA_cnst_0_o2[2] .INIT=4'hE;
  CFG2 \eeprom_cycle_state_RNIT68Q4[7]  (
	.A(eeprom_cycle_state_Z[8]),
	.B(eeprom_cycle_state_Z[7]),
	.Y(N_2445_i)
);
defparam \eeprom_cycle_state_RNIT68Q4[7] .INIT=4'h1;
  CFG2 \eeprom_cycle_state_RNI3M77E[11]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_start),
	.Y(N_174_i_0)
);
defparam \eeprom_cycle_state_RNI3M77E[11] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[5]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[4]),
	.Y(TYPE_DATA_8[5])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[5] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[4]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[3]),
	.Y(TYPE_DATA_8[4])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[4] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[3]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[2]),
	.Y(TYPE_DATA_8[3])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[3] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[0]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_addr[0]),
	.Y(eeprom_addr_reg_7[0])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[0] .INIT=4'h8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[7]  (
	.A(eeprom_wrdata[7]),
	.B(eeprom_wrdata_reg_Z[6]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[7])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[7] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[6]  (
	.A(eeprom_wrdata[6]),
	.B(eeprom_wrdata_reg_Z[5]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[6])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[6] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[5]  (
	.A(eeprom_wrdata[5]),
	.B(eeprom_wrdata_reg_Z[4]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[5])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[5] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[4]  (
	.A(eeprom_wrdata[4]),
	.B(eeprom_wrdata_reg_Z[3]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[4])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[4] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[3]  (
	.A(eeprom_wrdata[3]),
	.B(eeprom_wrdata_reg_Z[2]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[3])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[3] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[2]  (
	.A(eeprom_wrdata[2]),
	.B(eeprom_wrdata_reg_Z[1]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[2])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[2] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[1]  (
	.A(eeprom_wrdata[1]),
	.B(eeprom_wrdata_reg_Z[0]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[1])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[1] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.TYPE_DATA_8_i_m2[1]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[0]),
	.C(eeprom_cycle_state_Z[9]),
	.Y(N_2464)
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8_i_m2[1] .INIT=8'h8D;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[15]  (
	.A(eeprom_addr[15]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[14]),
	.Y(eeprom_addr_reg_7[15])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[15] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[14]  (
	.A(eeprom_addr[14]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[13]),
	.Y(eeprom_addr_reg_7[14])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[14] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[13]  (
	.A(eeprom_addr[13]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[12]),
	.Y(eeprom_addr_reg_7[13])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[13] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[12]  (
	.A(eeprom_addr[12]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[11]),
	.Y(eeprom_addr_reg_7[12])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[12] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[11]  (
	.A(eeprom_addr[11]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[10]),
	.Y(eeprom_addr_reg_7[11])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[11] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[10]  (
	.A(eeprom_addr[10]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[9]),
	.Y(eeprom_addr_reg_7[10])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[10] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[9]  (
	.A(eeprom_addr[9]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[8]),
	.Y(eeprom_addr_reg_7[9])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[9] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[8]  (
	.A(eeprom_addr[8]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[7]),
	.Y(eeprom_addr_reg_7[8])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[8] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[7]  (
	.A(eeprom_addr[7]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[6]),
	.Y(eeprom_addr_reg_7[7])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[7] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[6]  (
	.A(eeprom_addr[6]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[5]),
	.Y(eeprom_addr_reg_7[6])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[6] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[5]  (
	.A(eeprom_addr[5]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[4]),
	.Y(eeprom_addr_reg_7[5])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[5] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[4]  (
	.A(eeprom_addr[4]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[3]),
	.Y(eeprom_addr_reg_7[4])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[4] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[3]  (
	.A(eeprom_addr[3]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[2]),
	.Y(eeprom_addr_reg_7[3])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[3] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[2]  (
	.A(eeprom_addr[2]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[1]),
	.Y(eeprom_addr_reg_7[2])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[2] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[1]  (
	.A(eeprom_addr[1]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[0]),
	.Y(eeprom_addr_reg_7[1])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[1] .INIT=8'hB8;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0_a2_0_0[9]  (
	.A(eeprom_cycle_type_Z[1]),
	.B(eeprom_cycle_type_Z[0]),
	.C(eeprom_cycle_state_Z[4]),
	.Y(eeprom_cycle_state_ns_0_a2_0_0_Z[9])
);
defparam \eeprom_cycle_state_ns_0_a2_0_0[9] .INIT=8'h10;
// @35:100
  CFG4 \bit_cntr_RNIQGFQU[3]  (
	.A(bit_cntr_Z[3]),
	.B(bit_cntr_Z[2]),
	.C(bit_cntr_Z[1]),
	.D(bit_cntr_Z[0]),
	.Y(N_173_i_i_o2_2)
);
defparam \bit_cntr_RNIQGFQU[3] .INIT=16'hFFFE;
// @35:119
  CFG3 un1_eeprom_cycle_state_10_0_0_0 (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_cycle_state_Z[6]),
	.C(strobe_1us),
	.Y(un1_eeprom_cycle_state_10_0_0_0_Z)
);
defparam un1_eeprom_cycle_state_10_0_0_0.INIT=8'hEA;
  CFG4 \eeprom_cycle_state_RNIL4BOE[0]  (
	.A(eeprom_cycle_state_Z[0]),
	.B(eeprom_cycle_state_Z[1]),
	.C(eeprom_cycle_state_Z[6]),
	.D(eeprom_cycle_state_Z[11]),
	.Y(N_2451)
);
defparam \eeprom_cycle_state_RNIL4BOE[0] .INIT=16'hFFFE;
// @35:100
  CFG3 \eeprom_cycle_state_ns_i_0_a2[11]  (
	.A(sTYPE_DATA_Z[2]),
	.B(sTYPE_DATA_Z[1]),
	.C(sTYPE_DATA_Z[0]),
	.Y(N_2496)
);
defparam \eeprom_cycle_state_ns_i_0_a2[11] .INIT=8'h08;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_0_a2[1]  (
	.A(eeprom_inst[1]),
	.B(eeprom_inst[0]),
	.C(N_174_i_0),
	.Y(eeprom_cycle_state_ns[1])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[1] .INIT=8'h10;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_0_a2[2]  (
	.A(eeprom_inst[1]),
	.B(eeprom_inst[0]),
	.C(N_174_i_0),
	.Y(eeprom_cycle_state_ns[2])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[2] .INIT=8'h20;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0_a2_0[10]  (
	.A(strobe_1us),
	.B(EEP_SCK_c),
	.C(eeprom_cycle_state_Z[1]),
	.Y(N_2474)
);
defparam \eeprom_cycle_state_ns_0_a2_0[10] .INIT=8'hD0;
// @35:258
  CFG3 eeprom_rddata_reg_1_sqmuxa_0_a3_0_a2 (
	.A(strobe_1us),
	.B(EEP_SCK_c),
	.C(eeprom_cycle_state_Z[2]),
	.Y(eeprom_rddata_reg_1_sqmuxa)
);
defparam eeprom_rddata_reg_1_sqmuxa_0_a3_0_a2.INIT=8'h20;
// @35:100
  CFG3 \eeprom_cycle_type_RNICSK9C[0]  (
	.A(eeprom_cycle_type_Z[1]),
	.B(eeprom_cycle_type_Z[0]),
	.C(eeprom_cycle_state_Z[4]),
	.Y(N_181_i_0)
);
defparam \eeprom_cycle_type_RNICSK9C[0] .INIT=8'hE0;
// @35:100
  CFG2 \eeprom_cycle_state_ns_i_i_a2[3]  (
	.A(N_174_i_0),
	.B(eeprom_inst[0]),
	.Y(eeprom_cycle_state_ns_i_i_a2_Z[3])
);
defparam \eeprom_cycle_state_ns_i_i_a2[3] .INIT=4'h8;
  CFG2 \TYPE_DATA_RNO[0]  (
	.A(N_2445_i),
	.B(eeprom_cycle_state_Z[5]),
	.Y(TYPE_DATA_8[0])
);
defparam \TYPE_DATA_RNO[0] .INIT=4'h2;
// @35:100
  CFG2 sclk_RNO (
	.A(EEP_SCK_c),
	.B(eeprom_cycle_state_Z[11]),
	.Y(N_431_i)
);
defparam sclk_RNO.INIT=4'hD;
  CFG4 \eeprom_cycle_state_ns_0_o2_RNI6MSH8[10]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2457),
	.C(eeprom_cycle_state_Z[4]),
	.D(eeprom_cycle_state_Z[1]),
	.Y(N_36_mux)
);
defparam \eeprom_cycle_state_ns_0_o2_RNI6MSH8[10] .INIT=16'h0001;
// @35:100
  CFG3 sclk_RNIBF7H31 (
	.A(strobe_1us),
	.B(N_173_i_i_o2_2),
	.C(EEP_SCK_c),
	.Y(N_2454_i)
);
defparam sclk_RNIBF7H31.INIT=8'h02;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0_a2_1_3[9]  (
	.A(sTYPE_DATA_Z[2]),
	.B(sTYPE_DATA_Z[1]),
	.C(sTYPE_DATA_Z[0]),
	.D(eeprom_cycle_state_Z[5]),
	.Y(N_2472_3)
);
defparam \eeprom_cycle_state_ns_0_a2_1_3[9] .INIT=16'h2000;
// @35:119
  CFG4 un1_eeprom_cycle_type_0_sqmuxa_i_i (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_cycle_state_Z[4]),
	.C(N_2494),
	.D(N_174_i_0),
	.Y(N_58)
);
defparam un1_eeprom_cycle_type_0_sqmuxa_i_i.INIT=16'hFFC8;
// @35:119
  CFG4 un1_bit_cntr_0_sqmuxa_1_i_i_a2 (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2494),
	.C(eeprom_cycle_state_Z[3]),
	.D(eeprom_cycle_state_Z[4]),
	.Y(un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z)
);
defparam un1_bit_cntr_0_sqmuxa_1_i_i_a2.INIT=16'hCCC8;
// @35:119
  CFG3 un1_eeprom_cycle_state_8_0_0 (
	.A(eeprom_cycle_state_Z[5]),
	.B(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.C(N_2494),
	.Y(un1_eeprom_cycle_state_8_0_0_Z)
);
defparam un1_eeprom_cycle_state_8_0_0.INIT=8'hEC;
// @35:119
  CFG3 \bit_cntr_12_0_iv_0_o2[0]  (
	.A(N_2451),
	.B(strobe_1us),
	.C(EEP_SCK_c),
	.Y(N_2452)
);
defparam \bit_cntr_12_0_iv_0_o2[0] .INIT=8'hFB;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0[5]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.C(eeprom_cycle_state_Z[6]),
	.Y(eeprom_cycle_state_ns[5])
);
defparam \eeprom_cycle_state_ns_0[5] .INIT=8'hDC;
// @35:119
  CFG4 un1_eeprom_cycle_state_10_0_0 (
	.A(un1_eeprom_cycle_state_10_0_0_0_Z),
	.B(eeprom_cycle_state_Z[1]),
	.C(N_2494),
	.D(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.Y(un1_eeprom_cycle_state_10_0_0_Z)
);
defparam un1_eeprom_cycle_state_10_0_0.INIT=16'hFFEA;
// @35:100
  CFG4 \eeprom_cycle_state_ns_a3_0_a2[4]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[1]),
	.C(EEP_SCK_c),
	.D(N_2496),
	.Y(eeprom_cycle_state_ns[4])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[4] .INIT=16'h0800;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_1_0_a2[10]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2496),
	.C(N_2454_i),
	.Y(bit_cntr_1_sqmuxa)
);
defparam \eeprom_cycle_state_ns_a3_1_0_a2[10] .INIT=8'h80;
  CFG4 \eeprom_cycle_state_RNI3U3TK[0]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(N_36_mux),
	.C(eeprom_cycle_state_Z[0]),
	.D(eeprom_cycle_state_Z[6]),
	.Y(N_223_i)
);
defparam \eeprom_cycle_state_RNI3U3TK[0] .INIT=16'h0004;
// @35:119
  CFG2 \bit_cntr_12_0_iv_0_o2[1]  (
	.A(N_2452),
	.B(bit_cntr_Z[0]),
	.Y(N_2453)
);
defparam \bit_cntr_12_0_iv_0_o2[1] .INIT=4'hE;
// @35:193
  CFG3 eeprom_cycle_state_2_sqmuxa_i_0 (
	.A(N_168_i),
	.B(N_2454_i),
	.C(N_2496),
	.Y(N_160_i)
);
defparam eeprom_cycle_state_2_sqmuxa_i_0.INIT=8'hFB;
// @35:119
  CFG2 un1_bit_cntr_1_sqmuxa_1_0_o2 (
	.A(N_2472_3),
	.B(eeprom_cycle_state_Z[5]),
	.Y(N_168_i)
);
defparam un1_bit_cntr_1_sqmuxa_1_0_o2.INIT=4'hB;
// @35:100
  CFG2 \eeprom_cycle_state_RNO[4]  (
	.A(N_168_i),
	.B(N_2496),
	.Y(N_175_i)
);
defparam \eeprom_cycle_state_RNO[4] .INIT=4'h1;
// @35:100
  CFG3 \TYPE_DATA_RNO[2]  (
	.A(TYPE_DATA_Z[1]),
	.B(eeprom_cycle_state_Z[5]),
	.C(sTYPE_DATA_1[2]),
	.Y(N_2447_i)
);
defparam \TYPE_DATA_RNO[2] .INIT=8'hB8;
  CFG4 SDI_RNO_0 (
	.A(TYPE_DATA_Z[7]),
	.B(eeprom_addr_reg_Z[15]),
	.C(eeprom_cycle_state_Z[5]),
	.D(eeprom_cycle_state_Z[4]),
	.Y(N_15_0)
);
defparam SDI_RNO_0.INIT=16'h135F;
// @35:119
  CFG2 \bit_cntr_12_0_iv_0_o2_RNIABROA[1]  (
	.A(N_2453),
	.B(bit_cntr_Z[1]),
	.Y(N_2455)
);
defparam \bit_cntr_12_0_iv_0_o2_RNIABROA[1] .INIT=4'hE;
// @35:119
  CFG4 un1_SDI_0_sqmuxa_i_i (
	.A(eeprom_cycle_state_Z[3]),
	.B(N_181_i_0),
	.C(N_2494),
	.D(N_2454_i),
	.Y(un1_SDI_0_sqmuxa_i_i_Z)
);
defparam un1_SDI_0_sqmuxa_i_i.INIT=16'hECA0;
// @35:100
  CFG4 \eeprom_cycle_state_RNO[0]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[1]),
	.C(EEP_SCK_c),
	.D(N_2496),
	.Y(N_152_i)
);
defparam \eeprom_cycle_state_RNO[0] .INIT=16'h0008;
  CFG4 sclk_RNO_0 (
	.A(strobe_1us),
	.B(eeprom_start),
	.C(N_36_mux),
	.D(eeprom_cycle_state_Z[11]),
	.Y(N_22)
);
defparam sclk_RNO_0.INIT=16'hCF0A;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0[10]  (
	.A(N_2454_i),
	.B(bit_cntr_1_sqmuxa),
	.C(N_2457),
	.D(N_2474),
	.Y(eeprom_cycle_state_ns[10])
);
defparam \eeprom_cycle_state_ns_0[10] .INIT=16'hFFEC;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0[9]  (
	.A(eeprom_cycle_state_ns_0_a2_0_0_Z[9]),
	.B(eeprom_cycle_state_Z[2]),
	.C(N_2454_i),
	.D(N_2472_3),
	.Y(eeprom_cycle_state_ns[9])
);
defparam \eeprom_cycle_state_ns_0[9] .INIT=16'hFCAC;
// @35:119
  CFG2 \bit_cntr_12_0_iv_RNO[3]  (
	.A(N_2455),
	.B(bit_cntr_Z[2]),
	.Y(N_2461)
);
defparam \bit_cntr_12_0_iv_RNO[3] .INIT=4'hE;
// @35:100
  CFG4 \eeprom_cycle_state_RNO[5]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[6]),
	.C(N_2454_i),
	.D(eeprom_cycle_state_Z[5]),
	.Y(N_144_i)
);
defparam \eeprom_cycle_state_RNO[5] .INIT=16'hCF88;
  CFG4 \eeprom_cycle_state_RNO_0[11]  (
	.A(eeprom_start),
	.B(eeprom_cycle_state_Z[0]),
	.C(N_2445_i),
	.D(N_36_mux),
	.Y(N_24)
);
defparam \eeprom_cycle_state_RNO_0[11] .INIT=16'hD0C0;
// @35:100
  CFG3 SDI_RNO (
	.A(eeprom_wrdata_reg_Z[7]),
	.B(eeprom_cycle_state_Z[3]),
	.C(N_15_0),
	.Y(N_16_i)
);
defparam SDI_RNO.INIT=8'h8F;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[0]  (
	.A(N_2452),
	.B(bit_cntr_Z[0]),
	.C(bit_cntr_1_sqmuxa),
	.D(N_5337),
	.Y(bit_cntr_12_0_iv_i_Z[0])
);
defparam \bit_cntr_12_0_iv_i[0] .INIT=16'h090F;
  CFG4 \eeprom_cycle_state_RNO[11]  (
	.A(eeprom_cycle_state_Z[10]),
	.B(eeprom_cycle_state_Z[9]),
	.C(eeprom_cycle_state_Z[6]),
	.D(N_24),
	.Y(eeprom_cycle_state_ns[0])
);
defparam \eeprom_cycle_state_RNO[11] .INIT=16'h0100;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[1]  (
	.A(N_2453),
	.B(bit_cntr_Z[1]),
	.C(bit_cntr_1_sqmuxa),
	.D(N_5337),
	.Y(bit_cntr_12_0_iv_i_Z[1])
);
defparam \bit_cntr_12_0_iv_i[1] .INIT=16'h090F;
// @35:119
  CFG4 \bit_cntr_12_0_iv[3]  (
	.A(N_160_i),
	.B(N_5337),
	.C(bit_cntr_Z[3]),
	.D(N_2461),
	.Y(bit_cntr_12[3])
);
defparam \bit_cntr_12_0_iv[3] .INIT=16'hD55D;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[2]  (
	.A(N_2455),
	.B(bit_cntr_Z[2]),
	.C(bit_cntr_1_sqmuxa),
	.D(N_5337),
	.Y(bit_cntr_12_0_iv_i_Z[2])
);
defparam \bit_cntr_12_0_iv_i[2] .INIT=16'h090F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* serial_eeprom_if */

module EEPROM_OPB_IF (
  EEP_IN_31,
  EEP_IN_7,
  EEP_IN_6,
  EEP_IN_5,
  EEP_IN_4,
  EEP_IN_3,
  EEP_IN_2,
  EEP_IN_1,
  EEP_IN_0,
  OPB_DO,
  EEP_SI_c,
  EEP_CS_N_c,
  EEP_SCK_c,
  EEP_SO_c,
  EEP_WE_i,
  EEP_WE,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output EEP_IN_31 ;
output EEP_IN_7 ;
output EEP_IN_6 ;
output EEP_IN_5 ;
output EEP_IN_4 ;
output EEP_IN_3 ;
output EEP_IN_2 ;
output EEP_IN_1 ;
output EEP_IN_0 ;
input [29:0] OPB_DO ;
output EEP_SI_c ;
output EEP_CS_N_c ;
output EEP_SCK_c ;
input EEP_SO_c ;
input EEP_WE_i ;
input EEP_WE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire EEP_IN_31 ;
wire EEP_IN_7 ;
wire EEP_IN_6 ;
wire EEP_IN_5 ;
wire EEP_IN_4 ;
wire EEP_IN_3 ;
wire EEP_IN_2 ;
wire EEP_IN_1 ;
wire EEP_IN_0 ;
wire EEP_SI_c ;
wire EEP_CS_N_c ;
wire EEP_SCK_c ;
wire EEP_SO_c ;
wire EEP_WE_i ;
wire EEP_WE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] clk_cnt_Z;
wire [0:0] clk_cnt_i;
wire [15:0] eeprom_addr_Z;
wire [7:0] eeprom_wrdata_Z;
wire [6:2] clk_cnt_3_Z;
wire [1:0] eeprom_inst_Z;
wire [7:0] eep_rddata;
wire strobe_1us_Z ;
wire VCC ;
wire clk_cnt8_Z ;
wire GND ;
wire eeprom_start_Z ;
wire un1_EEP_WE_Z ;
wire un3_clk_cnt_cry_3_S ;
wire un3_clk_cnt_cry_1_S ;
wire eep_done ;
wire un3_clk_cnt_s_7_S ;
wire un3_clk_cnt_cry_4_S ;
wire un3_clk_cnt_s_1_4410_FCO ;
wire un3_clk_cnt_s_1_4410_S ;
wire un3_clk_cnt_s_1_4410_Y ;
wire un3_clk_cnt_cry_1_Z ;
wire un3_clk_cnt_cry_1_Y ;
wire un3_clk_cnt_cry_2_Z ;
wire un3_clk_cnt_cry_2_S ;
wire un3_clk_cnt_cry_2_Y ;
wire un3_clk_cnt_cry_3_Z ;
wire un3_clk_cnt_cry_3_Y ;
wire un3_clk_cnt_cry_4_Z ;
wire un3_clk_cnt_cry_4_Y ;
wire un3_clk_cnt_cry_5_Z ;
wire un3_clk_cnt_cry_5_S ;
wire un3_clk_cnt_cry_5_Y ;
wire un3_clk_cnt_s_7_FCO ;
wire un3_clk_cnt_s_7_Y ;
wire un3_clk_cnt_cry_6_Z ;
wire un3_clk_cnt_cry_6_S ;
wire un3_clk_cnt_cry_6_Y ;
wire clk_cnt8_3_Z ;
wire clk_cnt8_4_Z ;
  CFG1 \clk_cnt_RNO[0]  (
	.A(clk_cnt_Z[0]),
	.Y(clk_cnt_i[0])
);
defparam \clk_cnt_RNO[0] .INIT=2'h1;
// @13:48
  SLE strobe_1us (
	.Q(strobe_1us_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE eeprom_start (
	.Q(eeprom_start_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_WE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:59
  SLE eep_done_reg (
	.Q(EEP_IN_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_WE_i),
	.EN(un1_EEP_WE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[9]  (
	.Q(eeprom_addr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[8]  (
	.Q(eeprom_addr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[7]  (
	.Q(eeprom_addr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[6]  (
	.Q(eeprom_addr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[5]  (
	.Q(eeprom_addr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[4]  (
	.Q(eeprom_addr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[3]  (
	.Q(eeprom_addr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[2]  (
	.Q(eeprom_addr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[1]  (
	.Q(eeprom_addr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[0]  (
	.Q(eeprom_addr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[7]  (
	.Q(eeprom_wrdata_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[6]  (
	.Q(eeprom_wrdata_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[5]  (
	.Q(eeprom_wrdata_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[4]  (
	.Q(eeprom_wrdata_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[3]  (
	.Q(eeprom_wrdata_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[2]  (
	.Q(eeprom_wrdata_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[1]  (
	.Q(eeprom_wrdata_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[0]  (
	.Q(eeprom_wrdata_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[15]  (
	.Q(eeprom_addr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[14]  (
	.Q(eeprom_addr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[13]  (
	.Q(eeprom_addr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[12]  (
	.Q(eeprom_addr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[11]  (
	.Q(eeprom_addr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[10]  (
	.Q(eeprom_addr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[3]  (
	.Q(clk_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[2]  (
	.Q(clk_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[1]  (
	.Q(clk_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[0]  (
	.Q(clk_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_inst[1]  (
	.Q(eeprom_inst_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_inst[0]  (
	.Q(eeprom_inst_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[7]  (
	.Q(EEP_IN_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[7]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[6]  (
	.Q(EEP_IN_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[6]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[5]  (
	.Q(EEP_IN_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[5]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[4]  (
	.Q(EEP_IN_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[4]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[3]  (
	.Q(EEP_IN_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[3]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[2]  (
	.Q(EEP_IN_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[2]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[1]  (
	.Q(EEP_IN_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[1]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[0]  (
	.Q(EEP_IN_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[0]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[7]  (
	.Q(clk_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_s_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[6]  (
	.Q(clk_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[5]  (
	.Q(clk_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[4]  (
	.Q(clk_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:43
  ARI1 un3_clk_cnt_s_1_4410 (
	.FCO(un3_clk_cnt_s_1_4410_FCO),
	.S(un3_clk_cnt_s_1_4410_S),
	.Y(un3_clk_cnt_s_1_4410_Y),
	.B(clk_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un3_clk_cnt_s_1_4410.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_1 (
	.FCO(un3_clk_cnt_cry_1_Z),
	.S(un3_clk_cnt_cry_1_S),
	.Y(un3_clk_cnt_cry_1_Y),
	.B(clk_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_s_1_4410_FCO)
);
defparam un3_clk_cnt_cry_1.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_2 (
	.FCO(un3_clk_cnt_cry_2_Z),
	.S(un3_clk_cnt_cry_2_S),
	.Y(un3_clk_cnt_cry_2_Y),
	.B(clk_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_1_Z)
);
defparam un3_clk_cnt_cry_2.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_3 (
	.FCO(un3_clk_cnt_cry_3_Z),
	.S(un3_clk_cnt_cry_3_S),
	.Y(un3_clk_cnt_cry_3_Y),
	.B(clk_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_2_Z)
);
defparam un3_clk_cnt_cry_3.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_4 (
	.FCO(un3_clk_cnt_cry_4_Z),
	.S(un3_clk_cnt_cry_4_S),
	.Y(un3_clk_cnt_cry_4_Y),
	.B(clk_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_3_Z)
);
defparam un3_clk_cnt_cry_4.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_5 (
	.FCO(un3_clk_cnt_cry_5_Z),
	.S(un3_clk_cnt_cry_5_S),
	.Y(un3_clk_cnt_cry_5_Y),
	.B(clk_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_4_Z)
);
defparam un3_clk_cnt_cry_5.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_s_7 (
	.FCO(un3_clk_cnt_s_7_FCO),
	.S(un3_clk_cnt_s_7_S),
	.Y(un3_clk_cnt_s_7_Y),
	.B(clk_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_6_Z)
);
defparam un3_clk_cnt_s_7.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_6 (
	.FCO(un3_clk_cnt_cry_6_Z),
	.S(un3_clk_cnt_cry_6_S),
	.Y(un3_clk_cnt_cry_6_Y),
	.B(clk_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_5_Z)
);
defparam un3_clk_cnt_cry_6.INIT=20'h4AA00;
// @13:40
  CFG2 clk_cnt8_3 (
	.A(clk_cnt_Z[3]),
	.B(clk_cnt_Z[4]),
	.Y(clk_cnt8_3_Z)
);
defparam clk_cnt8_3.INIT=4'h1;
// @13:40
  CFG4 clk_cnt8_4 (
	.A(clk_cnt_Z[6]),
	.B(clk_cnt_Z[5]),
	.C(clk_cnt_Z[1]),
	.D(clk_cnt_Z[0]),
	.Y(clk_cnt8_4_Z)
);
defparam clk_cnt8_4.INIT=16'h8000;
// @13:40
  CFG4 clk_cnt8 (
	.A(clk_cnt_Z[2]),
	.B(clk_cnt_Z[7]),
	.C(clk_cnt8_4_Z),
	.D(clk_cnt8_3_Z),
	.Y(clk_cnt8_Z)
);
defparam clk_cnt8.INIT=16'h1000;
// @13:38
  CFG2 \clk_cnt_3[6]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_6_S),
	.Y(clk_cnt_3_Z[6])
);
defparam \clk_cnt_3[6] .INIT=4'h4;
// @13:38
  CFG2 \clk_cnt_3[5]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_5_S),
	.Y(clk_cnt_3_Z[5])
);
defparam \clk_cnt_3[5] .INIT=4'h4;
// @13:38
  CFG2 \clk_cnt_3[2]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_2_S),
	.Y(clk_cnt_3_Z[2])
);
defparam \clk_cnt_3[2] .INIT=4'h4;
// @13:9
  CFG2 un1_EEP_WE (
	.A(EEP_WE),
	.B(eep_done),
	.Y(un1_EEP_WE_Z)
);
defparam un1_EEP_WE.INIT=4'hE;
// @13:99
  serial_eeprom_if eeprom_if_0 (
	.eeprom_addr(eeprom_addr_Z[15:0]),
	.eeprom_wrdata(eeprom_wrdata_Z[7:0]),
	.eeprom_inst(eeprom_inst_Z[1:0]),
	.eep_rddata(eep_rddata[7:0]),
	.eeprom_start(eeprom_start_Z),
	.strobe_1us(strobe_1us_Z),
	.EEP_SO_c(EEP_SO_c),
	.EEP_SCK_c(EEP_SCK_c),
	.EEP_CS_N_c(EEP_CS_N_c),
	.EEP_SI_c(EEP_SI_c),
	.eep_done(eep_done),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EEPROM_OPB_IF */

module CLOCK_DIV_2_0 (
  clk_div_aq,
  N_1710,
  clkout_1z,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] clk_div_aq ;
output N_1710 ;
output clkout_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire N_1710 ;
wire clkout_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_3;
wire VCC ;
wire un5_cntr_cry_4_S_3 ;
wire GND ;
wire clkout_1_sqmuxa_2 ;
wire un5_cntr_cry_3_S_3 ;
wire un5_cntr_cry_2_S_3 ;
wire un5_cntr_cry_1_S_3 ;
wire clkout_4_i_i_a2_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_3 ;
wire un5_cntr_cry_14_S_3 ;
wire un5_cntr_cry_13_S_3 ;
wire un5_cntr_cry_12_S_3 ;
wire un5_cntr_cry_11_S_3 ;
wire un5_cntr_cry_10_S_3 ;
wire un5_cntr_cry_9_S_3 ;
wire un5_cntr_cry_8_S_3 ;
wire un5_cntr_cry_7_S_3 ;
wire un5_cntr_cry_6_S_3 ;
wire un5_cntr_cry_5_S_3 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_0 ;
wire un1_cntr_cry_0_Y_0 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_0 ;
wire un1_cntr_cry_1_Y_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_0 ;
wire un1_cntr_cry_2_Y_0 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_0 ;
wire un1_cntr_cry_3_Y_0 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_0 ;
wire un1_cntr_cry_4_Y_0 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_0 ;
wire un1_cntr_cry_5_Y_0 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_0 ;
wire un1_cntr_cry_6_Y_0 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_0 ;
wire un1_cntr_cry_7_Y_0 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_0 ;
wire un1_cntr_cry_8_Y_0 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_0 ;
wire un1_cntr_cry_9_Y_0 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_0 ;
wire un1_cntr_cry_10_Y_0 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_0 ;
wire un1_cntr_cry_11_Y_0 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_0 ;
wire un1_cntr_cry_12_Y_0 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_0 ;
wire un1_cntr_cry_13_Y_0 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_0 ;
wire un1_cntr_cry_14_Y_0 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_0 ;
wire un1_cntr_cry_15_Y_0 ;
wire un5_cntr_s_1_4411_FCO ;
wire un5_cntr_s_1_4411_S ;
wire un5_cntr_s_1_4411_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_3 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_3 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_3 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_3 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_3 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_3 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_3 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_3 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_3 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_3 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_3 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_3 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_3 ;
wire un5_cntr_s_15_FCO_3 ;
wire un5_cntr_s_15_Y_3 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_3 ;
wire N_6_i_i_o3_11_Z ;
wire N_6_i_i_o3_10_Z ;
wire N_6_i_i_o3_9_Z ;
wire N_6_i_i_o3_8_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_3[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE clkout (
	.Q(clkout_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_i_i_a2_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_0),
	.Y(un1_cntr_cry_0_Y_0),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_0),
	.Y(un1_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_0),
	.Y(un1_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_0),
	.Y(un1_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_0),
	.Y(un1_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_0),
	.Y(un1_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_0),
	.Y(un1_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_0),
	.Y(un1_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_0),
	.Y(un1_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_0),
	.Y(un1_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_0),
	.Y(un1_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_0),
	.Y(un1_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_0),
	.Y(un1_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_0),
	.Y(un1_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_0),
	.Y(un1_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_0),
	.Y(un1_cntr_cry_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4411 (
	.FCO(un5_cntr_s_1_4411_FCO),
	.S(un5_cntr_s_1_4411_S),
	.Y(un5_cntr_s_1_4411_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4411.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_3),
	.Y(un5_cntr_cry_1_Y_3),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4411_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_3),
	.Y(un5_cntr_cry_2_Y_3),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_3),
	.Y(un5_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_3),
	.Y(un5_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_3),
	.Y(un5_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_3),
	.Y(un5_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_3),
	.Y(un5_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_3),
	.Y(un5_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_3),
	.Y(un5_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_3),
	.Y(un5_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_3),
	.Y(un5_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_3),
	.Y(un5_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_3),
	.Y(un5_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_3),
	.S(un5_cntr_s_15_S_3),
	.Y(un5_cntr_s_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_3),
	.Y(un5_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_1710),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:38
  CFG4 N_6_i_i_o3_11 (
	.A(clk_div_aq[8]),
	.B(clk_div_aq[7]),
	.C(clk_div_aq[5]),
	.D(clk_div_aq[0]),
	.Y(N_6_i_i_o3_11_Z)
);
defparam N_6_i_i_o3_11.INIT=16'hFFFE;
// @5:38
  CFG4 N_6_i_i_o3_10 (
	.A(clk_div_aq[13]),
	.B(clk_div_aq[12]),
	.C(clk_div_aq[11]),
	.D(clk_div_aq[10]),
	.Y(N_6_i_i_o3_10_Z)
);
defparam N_6_i_i_o3_10.INIT=16'hFFFE;
// @5:38
  CFG4 N_6_i_i_o3_9 (
	.A(clk_div_aq[15]),
	.B(clk_div_aq[14]),
	.C(clk_div_aq[2]),
	.D(clk_div_aq[1]),
	.Y(N_6_i_i_o3_9_Z)
);
defparam N_6_i_i_o3_9.INIT=16'hFFFE;
// @5:38
  CFG4 N_6_i_i_o3_8 (
	.A(clk_div_aq[9]),
	.B(clk_div_aq[6]),
	.C(clk_div_aq[4]),
	.D(clk_div_aq[3]),
	.Y(N_6_i_i_o3_8_Z)
);
defparam N_6_i_i_o3_8.INIT=16'hFFFE;
// @5:38
  CFG4 N_6_i_i_o3 (
	.A(N_6_i_i_o3_11_Z),
	.B(N_6_i_i_o3_10_Z),
	.C(N_6_i_i_o3_9_Z),
	.D(N_6_i_i_o3_8_Z),
	.Y(N_1710)
);
defparam N_6_i_i_o3.INIT=16'hFFFE;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_1710),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_2)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:38
  CFG2 clkout_4_i_i_a2 (
	.A(N_1710),
	.B(clkout_1z),
	.Y(clkout_4_i_i_a2_Z)
);
defparam clkout_4_i_i_a2.INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_2_0 */

module CLOCK_DIV_4 (
  clk_div_sd,
  clk_sd,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] clk_div_sd ;
output clk_sd ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire clk_sd ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_4;
wire VCC ;
wire un5_cntr_cry_3_S_4 ;
wire GND ;
wire clkout_1_sqmuxa_3 ;
wire un5_cntr_cry_2_S_4 ;
wire un5_cntr_cry_1_S_4 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_4 ;
wire un5_cntr_cry_14_S_4 ;
wire un5_cntr_cry_13_S_4 ;
wire un5_cntr_cry_12_S_4 ;
wire un5_cntr_cry_11_S_4 ;
wire un5_cntr_cry_10_S_4 ;
wire un5_cntr_cry_9_S_4 ;
wire un5_cntr_cry_8_S_4 ;
wire un5_cntr_cry_7_S_4 ;
wire un5_cntr_cry_6_S_4 ;
wire un5_cntr_cry_5_S_4 ;
wire un5_cntr_cry_4_S_4 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S ;
wire un1_cntr_cry_0_Y ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S ;
wire un1_cntr_cry_1_Y ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S ;
wire un1_cntr_cry_2_Y ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S ;
wire un1_cntr_cry_3_Y ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S ;
wire un1_cntr_cry_4_Y ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S ;
wire un1_cntr_cry_5_Y ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S ;
wire un1_cntr_cry_6_Y ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S ;
wire un1_cntr_cry_7_Y ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S ;
wire un1_cntr_cry_8_Y ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S ;
wire un1_cntr_cry_9_Y ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S ;
wire un1_cntr_cry_10_Y ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S ;
wire un1_cntr_cry_11_Y ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S ;
wire un1_cntr_cry_12_Y ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S ;
wire un1_cntr_cry_13_Y ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S ;
wire un1_cntr_cry_14_Y ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S ;
wire un1_cntr_cry_15_Y ;
wire un5_cntr_s_1_4412_FCO ;
wire un5_cntr_s_1_4412_S ;
wire un5_cntr_s_1_4412_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_4 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_4 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_4 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_4 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_4 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_4 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_4 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_4 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_4 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_4 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_4 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_4 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_4 ;
wire un5_cntr_s_15_FCO_4 ;
wire un5_cntr_s_15_Y_4 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_4 ;
wire N_7 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
wire CLK_OUT_1 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_4[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S),
	.Y(un1_cntr_cry_0_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S),
	.Y(un1_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S),
	.Y(un1_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S),
	.Y(un1_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S),
	.Y(un1_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S),
	.Y(un1_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S),
	.Y(un1_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S),
	.Y(un1_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S),
	.Y(un1_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S),
	.Y(un1_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S),
	.Y(un1_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S),
	.Y(un1_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S),
	.Y(un1_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S),
	.Y(un1_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S),
	.Y(un1_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S),
	.Y(un1_cntr_cry_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4412 (
	.FCO(un5_cntr_s_1_4412_FCO),
	.S(un5_cntr_s_1_4412_S),
	.Y(un5_cntr_s_1_4412_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4412.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_4),
	.Y(un5_cntr_cry_1_Y_4),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4412_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_4),
	.Y(un5_cntr_cry_2_Y_4),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_4),
	.Y(un5_cntr_cry_3_Y_4),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_4),
	.Y(un5_cntr_cry_4_Y_4),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_4),
	.Y(un5_cntr_cry_5_Y_4),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_4),
	.Y(un5_cntr_cry_6_Y_4),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_4),
	.Y(un5_cntr_cry_7_Y_4),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_4),
	.Y(un5_cntr_cry_8_Y_4),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_4),
	.Y(un5_cntr_cry_9_Y_4),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_4),
	.Y(un5_cntr_cry_10_Y_4),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_4),
	.Y(un5_cntr_cry_11_Y_4),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_4),
	.Y(un5_cntr_cry_12_Y_4),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_4),
	.Y(un5_cntr_cry_13_Y_4),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_4),
	.S(un5_cntr_s_15_S_4),
	.Y(un5_cntr_s_15_Y_4),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_4),
	.Y(un5_cntr_cry_14_Y_4),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hB;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(clk_div_sd[7]),
	.B(clk_div_sd[6]),
	.C(clk_div_sd[5]),
	.D(clk_div_sd[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(clk_div_sd[3]),
	.B(clk_div_sd[2]),
	.C(clk_div_sd[1]),
	.D(clk_div_sd[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(clk_div_sd[15]),
	.B(clk_div_sd[14]),
	.C(clk_div_sd[13]),
	.D(clk_div_sd[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(clk_div_sd[11]),
	.B(clk_div_sd[10]),
	.C(clk_div_sd[9]),
	.D(clk_div_sd[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_7)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_7),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_3)
);
defparam clkout_1_sqmuxa.INIT=4'h4;
// @5:38
  CFG2 clkout_4 (
	.A(N_7),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(N_7),
	.C(FPGA_100M_CLK),
	.Y(CLK_OUT_1)
);
defparam CLK_OUT.INIT=8'hE2;
// @7:106
  CLKINT CLK_OUT_RNIHMSU6 (
	.Y(clk_sd),
	.A(CLK_OUT_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_4 */

module DP_RAM_2R_1W_16s_10s (
  sdout_buf,
  ram_wr_pt,
  ram_opb_do,
  OPB_ADDR,
  ram_wr_clk,
  FPGA_100M_CLK
)
;
input [15:0] sdout_buf ;
input [9:0] ram_wr_pt ;
output [15:0] ram_opb_do ;
input [9:0] OPB_ADDR ;
input ram_wr_clk ;
input FPGA_100M_CLK ;
wire ram_wr_clk ;
wire FPGA_100M_CLK ;
wire [19:16] ram_ram_0_0_A_DOUT;
wire [19:0] ram_ram_0_0_B_DOUT;
wire GND ;
wire VCC ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @6:53
  RAM1K20 ram_ram_0_0 (
	.A_ADDR({OPB_ADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(FPGA_100M_CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({ram_ram_0_0_A_DOUT[19:16], ram_opb_do[15:0]}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ram_wr_pt[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(ram_wr_clk),
	.B_DIN({GND, GND, GND, GND, sdout_buf[15:0]}),
	.B_DOUT(ram_ram_0_0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC0),
	.DB_DETECT(NC1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC2)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%1024-1024%16-16%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DP_RAM_2R_1W_16s_10s */

module ADC_ADS8864_IF (
  OPB_ADDR_0_0,
  OPB_ADDR,
  OPB_ADDR_fast,
  ADC_IN_31,
  ADC_IN_10,
  ADC_IN_9,
  ADC_IN_8,
  ADC_IN_7,
  ADC_IN_6,
  ADC_IN_5,
  ADC_IN_4,
  ADC_IN_3,
  ADC_IN_2,
  ADC_IN_1,
  ADC_IN_0,
  ADC_IN_15,
  ADC_IN_14,
  ADC_IN_13,
  ADC_IN_12,
  ADC_IN_11,
  control_4,
  OPB_DO,
  N_663,
  OPB_RE,
  data_length_1_sqmuxa_i_o2_1z,
  N_146,
  OPB_WE,
  N_1026,
  N_642,
  N_285,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4,
  CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6,
  N_3765,
  N_979,
  N_1262,
  N_1720,
  N_641,
  N_4666,
  OPB_ADDR_2_rep1,
  OPB_ADDR_3_rep1,
  ST_ADC_CLK_c,
  N_981,
  un1_OPB_ADDR_3_0_a2_0_a2_0_0_1z,
  N_962,
  N_723,
  ADC_SDOUT_c,
  FPGA_100M_CLK,
  ADC_CNVST_c,
  RESET_N_arst
)
;
input OPB_ADDR_0_0 ;
input [18:0] OPB_ADDR ;
input [3:1] OPB_ADDR_fast ;
output ADC_IN_31 ;
output ADC_IN_10 ;
output ADC_IN_9 ;
output ADC_IN_8 ;
output ADC_IN_7 ;
output ADC_IN_6 ;
output ADC_IN_5 ;
output ADC_IN_4 ;
output ADC_IN_3 ;
output ADC_IN_2 ;
output ADC_IN_1 ;
output ADC_IN_0 ;
output ADC_IN_15 ;
output ADC_IN_14 ;
output ADC_IN_13 ;
output ADC_IN_12 ;
output ADC_IN_11 ;
input [2:0] control_4 ;
input [15:0] OPB_DO ;
output N_663 ;
input OPB_RE ;
output data_length_1_sqmuxa_i_o2_1z ;
input N_146 ;
input OPB_WE ;
input N_1026 ;
input N_642 ;
output N_285 ;
input CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5 ;
input CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4 ;
input CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6 ;
input N_3765 ;
input N_979 ;
output N_1262 ;
output N_1720 ;
output N_641 ;
output N_4666 ;
input OPB_ADDR_2_rep1 ;
input OPB_ADDR_3_rep1 ;
output ST_ADC_CLK_c ;
output N_981 ;
output un1_OPB_ADDR_3_0_a2_0_a2_0_0_1z ;
output N_962 ;
output N_723 ;
input ADC_SDOUT_c ;
input FPGA_100M_CLK ;
output ADC_CNVST_c ;
input RESET_N_arst ;
wire OPB_ADDR_0_0 ;
wire ADC_IN_31 ;
wire ADC_IN_10 ;
wire ADC_IN_9 ;
wire ADC_IN_8 ;
wire ADC_IN_7 ;
wire ADC_IN_6 ;
wire ADC_IN_5 ;
wire ADC_IN_4 ;
wire ADC_IN_3 ;
wire ADC_IN_2 ;
wire ADC_IN_1 ;
wire ADC_IN_0 ;
wire ADC_IN_15 ;
wire ADC_IN_14 ;
wire ADC_IN_13 ;
wire ADC_IN_12 ;
wire ADC_IN_11 ;
wire N_663 ;
wire OPB_RE ;
wire data_length_1_sqmuxa_i_o2_1z ;
wire N_146 ;
wire OPB_WE ;
wire N_1026 ;
wire N_642 ;
wire N_285 ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5 ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4 ;
wire CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6 ;
wire N_3765 ;
wire N_979 ;
wire N_1262 ;
wire N_1720 ;
wire N_641 ;
wire N_4666 ;
wire OPB_ADDR_2_rep1 ;
wire OPB_ADDR_3_rep1 ;
wire ST_ADC_CLK_c ;
wire N_981 ;
wire un1_OPB_ADDR_3_0_a2_0_a2_0_0_1z ;
wire N_962 ;
wire N_723 ;
wire ADC_SDOUT_c ;
wire FPGA_100M_CLK ;
wire ADC_CNVST_c ;
wire RESET_N_arst ;
wire [22:0] state_Z;
wire [2:2] state_i;
wire [2:0] control_Z;
wire [2:2] control_i;
wire [5:0] conv_count_Z;
wire [5:5] conv_count_s_Z;
wire [4:0] conv_count_s;
wire [10:0] data_count_Z;
wire [10:0] data_count_s;
wire [22:1] state_ns;
wire [5:0] status_Z;
wire [4:1] status_ns;
wire [15:0] clk_div_aq_Z;
wire [11:0] data_length_Z;
wire [15:0] clk_div_sd_Z;
wire [8:0] sp_Z;
wire [2:2] sp;
wire [15:0] sdout_buf_Z;
wire [15:0] OPB_DO_10;
wire [9:0] ram_wr_pt_Z;
wire [7:7] ram_wr_pt_RNIOPILT_S;
wire [6:6] ram_wr_pt_RNIPEF1R_S;
wire [5:5] ram_wr_pt_RNIR4CDO_S;
wire [4:4] ram_wr_pt_RNIUR8PL_S;
wire [3:3] ram_wr_pt_RNI2K55J_S;
wire [2:2] ram_wr_pt_RNI7D2HG_S;
wire [1:1] ram_wr_pt_RNID7VSD_S;
wire [0:0] ram_wr_pt_RNIK2S8B_S;
wire [1:0] clk_aq_low_Z;
wire [1:0] clk_aq_high_Z;
wire [1:0] clk_aq_high_6_i_i_a2_Z;
wire [9:9] ram_wr_pt_RNO_S;
wire [8:8] ram_wr_pt_RNIO5M901_S;
wire [0:0] ram_wr_pt_RNIK2S8B_Y;
wire [1:1] ram_wr_pt_RNID7VSD_Y;
wire [2:2] ram_wr_pt_RNI7D2HG_Y;
wire [3:3] ram_wr_pt_RNI2K55J_Y;
wire [4:4] ram_wr_pt_RNIUR8PL_Y;
wire [5:5] ram_wr_pt_RNIR4CDO_Y;
wire [6:6] ram_wr_pt_RNIPEF1R_Y;
wire [7:7] ram_wr_pt_RNIOPILT_Y;
wire [9:9] ram_wr_pt_RNO_FCO;
wire [9:9] ram_wr_pt_RNO_Y;
wire [8:8] ram_wr_pt_RNIO5M901_Y;
wire [0:0] un34_i_a2_RNI3536E_S;
wire [0:0] un34_i_a2_RNI3536E_Y;
wire [9:0] data_count_cry;
wire [0:0] data_count_RNISD4KJ_Y;
wire [1:1] data_count_RNIMN52P_Y;
wire [2:2] data_count_RNIH27GU_Y;
wire [3:3] data_count_RNIDE8U31_Y;
wire [4:4] data_count_RNIAR9C91_Y;
wire [5:5] data_count_RNI89BQE1_Y;
wire [6:6] data_count_RNI7OC8K1_Y;
wire [7:7] data_count_RNI78EMP1_Y;
wire [8:8] data_count_RNI8PF4V1_Y;
wire [10:10] data_count_RNO_FCO;
wire [10:10] data_count_RNO_Y;
wire [9:9] data_count_RNIABHI42_Y;
wire [4:0] conv_count_cry_Z;
wire [4:0] conv_count_cry_Y;
wire [5:5] conv_count_s_FCO;
wire [5:5] conv_count_s_Y;
wire [15:0] ram_opb_do;
wire [2:2] OPB_DO_10_iv_0_0_Z;
wire [6:3] OPB_DO_10_0_iv_0_Z;
wire [15:5] OPB_DO_10_0_iv_0_0_Z;
wire [0:0] un36_i_a2_5_a2_0_a2_0_Z;
wire [1:1] un36_i_a2_4_a2_6_a2_0_Z;
wire [2:2] sp_m;
wire [4:0] un36_li;
wire [2:2] OPB_DO_10_iv_0_3_Z;
wire [2:2] OPB_DO_10_iv_0_1_Z;
wire [1:0] OPB_DO_10_iv_1_Z;
wire [1:0] OPB_DO_10_iv_0_Z;
wire [1:1] OPB_DO_10_iv_2_Z;
wire [4:4] OPB_DO_10_0_iv_2_Z;
wire [6:3] OPB_DO_10_0_iv_1_Z;
wire [8:5] OPB_DO_10_0_iv_0_2_Z;
wire [13:9] OPB_DO_10_0_iv_0_1_Z;
wire [0:0] un36_i_a2_5_a2_0_a2_4_Z;
wire [3:3] un36_i_a2_3_a2_5_a2_2_Z;
wire [2:2] un36_i_a2_5_a2_0_a2_2_Z;
wire [1:1] un36_i_a2_4_a2_6_a2_4_Z;
wire [4:4] un36_i_a2_1_a2_0_a2_3_Z;
wire [1:1] un34_m;
wire [0:0] OPB_DO_10_iv_3_Z;
wire [0:0] status_ns_i_0_a2_0_0_a2_2_Z;
wire [2:2] OPB_DO_10_iv_0_2_Z;
wire [1:0] OPB_DO_10_iv_5_Z;
wire un1_control_4_0_o2_0_o2_Z ;
wire N_682_i ;
wire VCC ;
wire clk_sd ;
wire GND ;
wire data_counte ;
wire N_228 ;
wire N_874_i ;
wire N_871_i ;
wire N_869_i ;
wire N_866_i ;
wire ADC_SCLK_en_Z ;
wire N_25_i_0 ;
wire N_660 ;
wire ADC_CNVSTce_Z ;
wire ram_wr_clk_Z ;
wire N_1041 ;
wire un1_control_16_i ;
wire N_184_i ;
wire N_178_i ;
wire N_1053_i ;
wire un1_OPB_ADDR_7_i ;
wire N_182_i ;
wire un1_control_7_i ;
wire un1_control_9_i ;
wire N_684_i ;
wire N_1876_i ;
wire N_166_i ;
wire N_168_i ;
wire un1_ram_wr_pt_cry_0_cy ;
wire status65_i_RNISUOK8_S ;
wire status65_i_RNISUOK8_Y ;
wire un1_ram_wr_pt_cry_0 ;
wire un1_ram_wr_pt_cry_1 ;
wire un1_ram_wr_pt_cry_2 ;
wire un1_ram_wr_pt_cry_3 ;
wire un1_ram_wr_pt_cry_4 ;
wire un1_ram_wr_pt_cry_5 ;
wire un1_ram_wr_pt_cry_6 ;
wire un1_ram_wr_pt_cry_7 ;
wire un1_ram_wr_pt_cry_8 ;
wire data_count_cry_cy ;
wire status31 ;
wire un1_data_count_cry_0_Z ;
wire un1_data_count_cry_0_S ;
wire un1_data_count_cry_0_Y ;
wire un1_data_count_cry_1_Z ;
wire un1_data_count_cry_1_S ;
wire un1_data_count_cry_1_Y ;
wire un1_data_count_cry_2_Z ;
wire un1_data_count_cry_2_S ;
wire un1_data_count_cry_2_Y ;
wire un1_data_count_cry_3_Z ;
wire un1_data_count_cry_3_S ;
wire un1_data_count_cry_3_Y ;
wire un1_data_count_cry_4_Z ;
wire un1_data_count_cry_4_S ;
wire un1_data_count_cry_4_Y ;
wire un1_data_count_cry_5_Z ;
wire un1_data_count_cry_5_S ;
wire un1_data_count_cry_5_Y ;
wire un1_data_count_cry_6_Z ;
wire un1_data_count_cry_6_S ;
wire un1_data_count_cry_6_Y ;
wire un1_data_count_cry_7_Z ;
wire un1_data_count_cry_7_S ;
wire un1_data_count_cry_7_Y ;
wire un1_data_count_cry_8_Z ;
wire un1_data_count_cry_8_S ;
wire un1_data_count_cry_8_Y ;
wire un1_data_count_cry_9_Z ;
wire un1_data_count_cry_9_S ;
wire un1_data_count_cry_9_Y ;
wire un1_data_count_cry_10_Z ;
wire un1_data_count_cry_10_S ;
wire un1_data_count_cry_10_Y ;
wire un1_data_count_i_0 ;
wire un1_data_count_cry_11_S ;
wire un1_data_count_cry_11_Y ;
wire conv_count_s_4403_FCO ;
wire conv_count_s_4403_S ;
wire conv_count_s_4403_Y ;
wire state_1_sqmuxa_i_i_a2_Z ;
wire N_1781 ;
wire N_892 ;
wire N_98_mux ;
wire N_3759_1 ;
wire N_902 ;
wire un1_OPB_ADDR_3_i ;
wire un1_OPB_ADDR_4_i ;
wire state8 ;
wire m22_0_0_1 ;
wire N_3780 ;
wire N_6 ;
wire control5 ;
wire N_488 ;
wire N_494 ;
wire N_1776 ;
wire N_1780 ;
wire N_880 ;
wire N_1867 ;
wire N_3651 ;
wire control6 ;
wire control4 ;
wire un1_OPB_ADDR_1_i ;
wire control7 ;
wire un1_OPB_ADDR_7_0_a2_5_Z ;
wire un1_OPB_ADDR_7_0_a2_1_Z ;
wire m31_0_0_o2_0_1 ;
wire N_517 ;
wire N_516 ;
wire N_667 ;
wire N_1869 ;
wire N_506_1 ;
wire un1_OPB_ADDR_2_i ;
wire N_1002 ;
wire N_506 ;
wire N_3644 ;
wire N_892_1 ;
wire N_3649 ;
wire N_5347 ;
wire N_1012 ;
wire un51_0_Z ;
wire un1_control_8_Z ;
wire N_1710 ;
wire clkout ;
wire N_3631 ;
wire N_876 ;
wire N_3754 ;
wire N_3680_1 ;
wire N_3654 ;
wire N_3664 ;
wire m90_0_0_0 ;
wire N_3678 ;
wire N_523 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
  CFG1 ADC_CNVST_RNO (
	.A(state_Z[2]),
	.Y(state_i[2])
);
defparam ADC_CNVST_RNO.INIT=2'h1;
  CFG1 \control_RNIGRDH2[2]  (
	.A(control_Z[2]),
	.Y(control_i[2])
);
defparam \control_RNIGRDH2[2] .INIT=2'h1;
  CFG1 un1_control_4_0_o2_0_o2_RNIAEVC1 (
	.A(un1_control_4_0_o2_0_o2_Z),
	.Y(N_682_i)
);
defparam un1_control_4_0_o2_0_o2_RNIAEVC1.INIT=2'h1;
// @7:130
  SLE \conv_count[5]  (
	.Q(conv_count_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[4]  (
	.Q(conv_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[3]  (
	.Q(conv_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[2]  (
	.Q(conv_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[1]  (
	.Q(conv_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[0]  (
	.Q(conv_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[10]  (
	.Q(data_count_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[10]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[9]  (
	.Q(data_count_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[9]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[8]  (
	.Q(data_count_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[8]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[7]  (
	.Q(data_count_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[7]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[6]  (
	.Q(data_count_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[6]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[5]  (
	.Q(data_count_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[5]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[4]  (
	.Q(data_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[4]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[3]  (
	.Q(data_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[3]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[2]  (
	.Q(data_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[2]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[1]  (
	.Q(data_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[1]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[0]  (
	.Q(data_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[0]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_228),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[22]  (
	.Q(state_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[21]  (
	.Q(state_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[20]  (
	.Q(state_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[19]  (
	.Q(state_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[18]  (
	.Q(state_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[17]  (
	.Q(state_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[16]  (
	.Q(state_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[15]  (
	.Q(state_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[14]  (
	.Q(state_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[13]  (
	.Q(state_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[9]  (
	.Q(state_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[5]  (
	.Q(status_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_874_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[4]  (
	.Q(status_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(status_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[3]  (
	.Q(status_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_871_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[2]  (
	.Q(status_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_869_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[1]  (
	.Q(status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(status_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[0]  (
	.Q(status_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_866_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ADC_SCLK_en (
	.Q(ADC_SCLK_en_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_25_i_0),
	.EN(N_660),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ADC_CNVST (
	.Q(ADC_CNVST_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_i[2]),
	.EN(ADC_CNVSTce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ram_wr_clk (
	.Q(ram_wr_clk_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_1041),
	.EN(un1_control_16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[1]  (
	.Q(clk_div_aq_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[0]  (
	.Q(clk_div_aq_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[11]  (
	.Q(data_length_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[10]  (
	.Q(data_length_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[9]  (
	.Q(data_length_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[8]  (
	.Q(data_length_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[7]  (
	.Q(data_length_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[6]  (
	.Q(data_length_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[5]  (
	.Q(data_length_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[4]  (
	.Q(data_length_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[3]  (
	.Q(data_length_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[2]  (
	.Q(data_length_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[1]  (
	.Q(data_length_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[0]  (
	.Q(data_length_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[31]  (
	.Q(ADC_IN_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1053_i),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[2]  (
	.Q(clk_div_sd_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[15]  (
	.Q(clk_div_aq_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[14]  (
	.Q(clk_div_aq_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[13]  (
	.Q(clk_div_aq_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[12]  (
	.Q(clk_div_aq_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[11]  (
	.Q(clk_div_aq_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[10]  (
	.Q(clk_div_aq_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[9]  (
	.Q(clk_div_aq_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[8]  (
	.Q(clk_div_aq_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[7]  (
	.Q(clk_div_aq_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[6]  (
	.Q(clk_div_aq_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[5]  (
	.Q(clk_div_aq_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[4]  (
	.Q(clk_div_aq_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[3]  (
	.Q(clk_div_aq_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[2]  (
	.Q(clk_div_aq_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(N_184_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_i[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_i[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[15]  (
	.Q(clk_div_sd_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[14]  (
	.Q(clk_div_sd_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[13]  (
	.Q(clk_div_sd_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[12]  (
	.Q(clk_div_sd_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[11]  (
	.Q(clk_div_sd_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[10]  (
	.Q(clk_div_sd_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[9]  (
	.Q(clk_div_sd_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[8]  (
	.Q(clk_div_sd_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[7]  (
	.Q(clk_div_sd_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[6]  (
	.Q(clk_div_sd_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[5]  (
	.Q(clk_div_sd_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[4]  (
	.Q(clk_div_sd_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[3]  (
	.Q(clk_div_sd_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[13]  (
	.Q(sp[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(GND),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[1]  (
	.Q(clk_div_sd_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[0]  (
	.Q(clk_div_sd_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(N_182_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sdout_buf[12]  (
	.Q(sdout_buf_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[11]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[11]  (
	.Q(sdout_buf_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[10]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[10]  (
	.Q(sdout_buf_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[9]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[9]  (
	.Q(sdout_buf_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[8]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[8]  (
	.Q(sdout_buf_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[7]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[7]  (
	.Q(sdout_buf_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[6]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[6]  (
	.Q(sdout_buf_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[5]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[5]  (
	.Q(sdout_buf_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[4]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[4]  (
	.Q(sdout_buf_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[3]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[3]  (
	.Q(sdout_buf_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[2]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[2]  (
	.Q(sdout_buf_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[1]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[1]  (
	.Q(sdout_buf_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[0]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[0]  (
	.Q(sdout_buf_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ADC_SDOUT_c),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[15]  (
	.Q(sdout_buf_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[14]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[14]  (
	.Q(sdout_buf_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[13]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[13]  (
	.Q(sdout_buf_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[12]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:336
  SLE \OPB_DO_1[10]  (
	.Q(ADC_IN_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[10]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[9]  (
	.Q(ADC_IN_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[9]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[8]  (
	.Q(ADC_IN_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[8]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[7]  (
	.Q(ADC_IN_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[7]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[6]  (
	.Q(ADC_IN_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[6]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[5]  (
	.Q(ADC_IN_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[5]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[4]  (
	.Q(ADC_IN_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[4]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[3]  (
	.Q(ADC_IN_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[3]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[2]  (
	.Q(ADC_IN_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[2]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[1]  (
	.Q(ADC_IN_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[1]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[0]  (
	.Q(ADC_IN_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[0]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[2]  (
	.Q(control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[2]),
	.EN(N_1876_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[1]  (
	.Q(control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[1]),
	.EN(N_1876_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[0]  (
	.Q(control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[0]),
	.EN(N_1876_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[15]  (
	.Q(ADC_IN_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[15]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[14]  (
	.Q(ADC_IN_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[14]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[13]  (
	.Q(ADC_IN_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[13]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[12]  (
	.Q(ADC_IN_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[12]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[11]  (
	.Q(ADC_IN_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[11]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \ram_wr_pt[7]  (
	.Q(ram_wr_pt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIOPILT_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[6]  (
	.Q(ram_wr_pt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIPEF1R_S[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[5]  (
	.Q(ram_wr_pt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIR4CDO_S[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[4]  (
	.Q(ram_wr_pt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIUR8PL_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[3]  (
	.Q(ram_wr_pt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI2K55J_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[2]  (
	.Q(ram_wr_pt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI7D2HG_S[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[1]  (
	.Q(ram_wr_pt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNID7VSD_S[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[0]  (
	.Q(ram_wr_pt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIK2S8B_S[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \clk_aq_low[1]  (
	.Q(clk_aq_low_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_166_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_low[0]  (
	.Q(clk_aq_low_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_168_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_high[1]  (
	.Q(clk_aq_high_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_high_6_i_i_a2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_high[0]  (
	.Q(clk_aq_high_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_high_6_i_i_a2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \ram_wr_pt[9]  (
	.Q(ram_wr_pt_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNO_S[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[8]  (
	.Q(ram_wr_pt_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIO5M901_S[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:174
  ARI1 status65_i_RNISUOK8 (
	.FCO(un1_ram_wr_pt_cry_0_cy),
	.S(status65_i_RNISUOK8_S),
	.Y(status65_i_RNISUOK8_Y),
	.B(N_660),
	.C(state_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam status65_i_RNISUOK8.INIT=20'h48800;
// @7:174
  ARI1 \ram_wr_pt_RNIK2S8B[0]  (
	.FCO(un1_ram_wr_pt_cry_0),
	.S(ram_wr_pt_RNIK2S8B_S[0]),
	.Y(ram_wr_pt_RNIK2S8B_Y[0]),
	.B(ram_wr_pt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0_cy)
);
defparam \ram_wr_pt_RNIK2S8B[0] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNID7VSD[1]  (
	.FCO(un1_ram_wr_pt_cry_1),
	.S(ram_wr_pt_RNID7VSD_S[1]),
	.Y(ram_wr_pt_RNID7VSD_Y[1]),
	.B(ram_wr_pt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0)
);
defparam \ram_wr_pt_RNID7VSD[1] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNI7D2HG[2]  (
	.FCO(un1_ram_wr_pt_cry_2),
	.S(ram_wr_pt_RNI7D2HG_S[2]),
	.Y(ram_wr_pt_RNI7D2HG_Y[2]),
	.B(ram_wr_pt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_1)
);
defparam \ram_wr_pt_RNI7D2HG[2] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNI2K55J[3]  (
	.FCO(un1_ram_wr_pt_cry_3),
	.S(ram_wr_pt_RNI2K55J_S[3]),
	.Y(ram_wr_pt_RNI2K55J_Y[3]),
	.B(ram_wr_pt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_2)
);
defparam \ram_wr_pt_RNI2K55J[3] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIUR8PL[4]  (
	.FCO(un1_ram_wr_pt_cry_4),
	.S(ram_wr_pt_RNIUR8PL_S[4]),
	.Y(ram_wr_pt_RNIUR8PL_Y[4]),
	.B(ram_wr_pt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_3)
);
defparam \ram_wr_pt_RNIUR8PL[4] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIR4CDO[5]  (
	.FCO(un1_ram_wr_pt_cry_5),
	.S(ram_wr_pt_RNIR4CDO_S[5]),
	.Y(ram_wr_pt_RNIR4CDO_Y[5]),
	.B(ram_wr_pt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_4)
);
defparam \ram_wr_pt_RNIR4CDO[5] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIPEF1R[6]  (
	.FCO(un1_ram_wr_pt_cry_6),
	.S(ram_wr_pt_RNIPEF1R_S[6]),
	.Y(ram_wr_pt_RNIPEF1R_Y[6]),
	.B(ram_wr_pt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_5)
);
defparam \ram_wr_pt_RNIPEF1R[6] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIOPILT[7]  (
	.FCO(un1_ram_wr_pt_cry_7),
	.S(ram_wr_pt_RNIOPILT_S[7]),
	.Y(ram_wr_pt_RNIOPILT_Y[7]),
	.B(ram_wr_pt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_6)
);
defparam \ram_wr_pt_RNIOPILT[7] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNO[9]  (
	.FCO(ram_wr_pt_RNO_FCO[9]),
	.S(ram_wr_pt_RNO_S[9]),
	.Y(ram_wr_pt_RNO_Y[9]),
	.B(ram_wr_pt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_8)
);
defparam \ram_wr_pt_RNO[9] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIO5M901[8]  (
	.FCO(un1_ram_wr_pt_cry_8),
	.S(ram_wr_pt_RNIO5M901_S[8]),
	.Y(ram_wr_pt_RNIO5M901_Y[8]),
	.B(ram_wr_pt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_7)
);
defparam \ram_wr_pt_RNIO5M901[8] .INIT=20'h4AA00;
// @7:148
  ARI1 \un34_i_a2_RNI3536E[0]  (
	.FCO(data_count_cry_cy),
	.S(un34_i_a2_RNI3536E_S[0]),
	.Y(un34_i_a2_RNI3536E_Y[0]),
	.B(control_Z[2]),
	.C(state_Z[22]),
	.D(status31),
	.A(VCC),
	.FCI(VCC)
);
defparam \un34_i_a2_RNI3536E[0] .INIT=20'h45100;
// @7:148
  ARI1 \data_count_RNISD4KJ[0]  (
	.FCO(data_count_cry[0]),
	.S(data_count_s[0]),
	.Y(data_count_RNISD4KJ_Y[0]),
	.B(data_count_Z[0]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry_cy)
);
defparam \data_count_RNISD4KJ[0] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIMN52P[1]  (
	.FCO(data_count_cry[1]),
	.S(data_count_s[1]),
	.Y(data_count_RNIMN52P_Y[1]),
	.B(data_count_Z[1]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[0])
);
defparam \data_count_RNIMN52P[1] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIH27GU[2]  (
	.FCO(data_count_cry[2]),
	.S(data_count_s[2]),
	.Y(data_count_RNIH27GU_Y[2]),
	.B(data_count_Z[2]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[1])
);
defparam \data_count_RNIH27GU[2] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIDE8U31[3]  (
	.FCO(data_count_cry[3]),
	.S(data_count_s[3]),
	.Y(data_count_RNIDE8U31_Y[3]),
	.B(data_count_Z[3]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[2])
);
defparam \data_count_RNIDE8U31[3] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIAR9C91[4]  (
	.FCO(data_count_cry[4]),
	.S(data_count_s[4]),
	.Y(data_count_RNIAR9C91_Y[4]),
	.B(data_count_Z[4]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[3])
);
defparam \data_count_RNIAR9C91[4] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNI89BQE1[5]  (
	.FCO(data_count_cry[5]),
	.S(data_count_s[5]),
	.Y(data_count_RNI89BQE1_Y[5]),
	.B(data_count_Z[5]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[4])
);
defparam \data_count_RNI89BQE1[5] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNI7OC8K1[6]  (
	.FCO(data_count_cry[6]),
	.S(data_count_s[6]),
	.Y(data_count_RNI7OC8K1_Y[6]),
	.B(data_count_Z[6]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[5])
);
defparam \data_count_RNI7OC8K1[6] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNI78EMP1[7]  (
	.FCO(data_count_cry[7]),
	.S(data_count_s[7]),
	.Y(data_count_RNI78EMP1_Y[7]),
	.B(data_count_Z[7]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[6])
);
defparam \data_count_RNI78EMP1[7] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNI8PF4V1[8]  (
	.FCO(data_count_cry[8]),
	.S(data_count_s[8]),
	.Y(data_count_RNI8PF4V1_Y[8]),
	.B(data_count_Z[8]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[7])
);
defparam \data_count_RNI8PF4V1[8] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNO[10]  (
	.FCO(data_count_RNO_FCO[10]),
	.S(data_count_s[10]),
	.Y(data_count_RNO_Y[10]),
	.B(data_count_Z[10]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[9])
);
defparam \data_count_RNO[10] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIABHI42[9]  (
	.FCO(data_count_cry[9]),
	.S(data_count_s[9]),
	.Y(data_count_RNIABHI42_Y[9]),
	.B(data_count_Z[9]),
	.C(un1_control_4_0_o2_0_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[8])
);
defparam \data_count_RNIABHI42[9] .INIT=20'h42200;
// @7:303
  ARI1 un1_data_count_cry_0 (
	.FCO(un1_data_count_cry_0_Z),
	.S(un1_data_count_cry_0_S),
	.Y(un1_data_count_cry_0_Y),
	.B(data_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[0]),
	.FCI(GND)
);
defparam un1_data_count_cry_0.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_1 (
	.FCO(un1_data_count_cry_1_Z),
	.S(un1_data_count_cry_1_S),
	.Y(un1_data_count_cry_1_Y),
	.B(data_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[1]),
	.FCI(un1_data_count_cry_0_Z)
);
defparam un1_data_count_cry_1.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_2 (
	.FCO(un1_data_count_cry_2_Z),
	.S(un1_data_count_cry_2_S),
	.Y(un1_data_count_cry_2_Y),
	.B(data_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[2]),
	.FCI(un1_data_count_cry_1_Z)
);
defparam un1_data_count_cry_2.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_3 (
	.FCO(un1_data_count_cry_3_Z),
	.S(un1_data_count_cry_3_S),
	.Y(un1_data_count_cry_3_Y),
	.B(data_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[3]),
	.FCI(un1_data_count_cry_2_Z)
);
defparam un1_data_count_cry_3.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_4 (
	.FCO(un1_data_count_cry_4_Z),
	.S(un1_data_count_cry_4_S),
	.Y(un1_data_count_cry_4_Y),
	.B(data_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[4]),
	.FCI(un1_data_count_cry_3_Z)
);
defparam un1_data_count_cry_4.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_5 (
	.FCO(un1_data_count_cry_5_Z),
	.S(un1_data_count_cry_5_S),
	.Y(un1_data_count_cry_5_Y),
	.B(data_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[5]),
	.FCI(un1_data_count_cry_4_Z)
);
defparam un1_data_count_cry_5.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_6 (
	.FCO(un1_data_count_cry_6_Z),
	.S(un1_data_count_cry_6_S),
	.Y(un1_data_count_cry_6_Y),
	.B(data_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[6]),
	.FCI(un1_data_count_cry_5_Z)
);
defparam un1_data_count_cry_6.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_7 (
	.FCO(un1_data_count_cry_7_Z),
	.S(un1_data_count_cry_7_S),
	.Y(un1_data_count_cry_7_Y),
	.B(data_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[7]),
	.FCI(un1_data_count_cry_6_Z)
);
defparam un1_data_count_cry_7.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_8 (
	.FCO(un1_data_count_cry_8_Z),
	.S(un1_data_count_cry_8_S),
	.Y(un1_data_count_cry_8_Y),
	.B(data_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[8]),
	.FCI(un1_data_count_cry_7_Z)
);
defparam un1_data_count_cry_8.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_9 (
	.FCO(un1_data_count_cry_9_Z),
	.S(un1_data_count_cry_9_S),
	.Y(un1_data_count_cry_9_Y),
	.B(data_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[9]),
	.FCI(un1_data_count_cry_8_Z)
);
defparam un1_data_count_cry_9.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_10 (
	.FCO(un1_data_count_cry_10_Z),
	.S(un1_data_count_cry_10_S),
	.Y(un1_data_count_cry_10_Y),
	.B(data_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[10]),
	.FCI(un1_data_count_cry_9_Z)
);
defparam un1_data_count_cry_10.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_11 (
	.FCO(un1_data_count_i_0),
	.S(un1_data_count_cry_11_S),
	.Y(un1_data_count_cry_11_Y),
	.B(data_length_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_data_count_cry_10_Z)
);
defparam un1_data_count_cry_11.INIT=20'h65500;
// @7:130
  ARI1 conv_count_s_4403 (
	.FCO(conv_count_s_4403_FCO),
	.S(conv_count_s_4403_S),
	.Y(conv_count_s_4403_Y),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam conv_count_s_4403.INIT=20'h4AA00;
// @7:130
  ARI1 \conv_count_cry[0]  (
	.FCO(conv_count_cry_Z[0]),
	.S(conv_count_s[0]),
	.Y(conv_count_cry_Y[0]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_s_4403_FCO)
);
defparam \conv_count_cry[0] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[1]  (
	.FCO(conv_count_cry_Z[1]),
	.S(conv_count_s[1]),
	.Y(conv_count_cry_Y[1]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[0])
);
defparam \conv_count_cry[1] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[2]  (
	.FCO(conv_count_cry_Z[2]),
	.S(conv_count_s[2]),
	.Y(conv_count_cry_Y[2]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[1])
);
defparam \conv_count_cry[2] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[3]  (
	.FCO(conv_count_cry_Z[3]),
	.S(conv_count_s[3]),
	.Y(conv_count_cry_Y[3]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[2])
);
defparam \conv_count_cry[3] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_s[5]  (
	.FCO(conv_count_s_FCO[5]),
	.S(conv_count_s_Z[5]),
	.Y(conv_count_s_Y[5]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[4])
);
defparam \conv_count_s[5] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[4]  (
	.FCO(conv_count_cry_Z[4]),
	.S(conv_count_s[4]),
	.Y(conv_count_cry_Y[4]),
	.B(state_1_sqmuxa_i_i_a2_Z),
	.C(conv_count_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[3])
);
defparam \conv_count_cry[4] .INIT=20'h48800;
// @7:147
  CFG3 \status_ns_0_a3_0[1]  (
	.A(status_Z[1]),
	.B(control_Z[2]),
	.C(N_1781),
	.Y(N_892)
);
defparam \status_ns_0_a3_0[1] .INIT=8'h02;
// @7:147
  CFG3 \state_ns_22_0_.m90_0_0_a2_1_1  (
	.A(N_98_mux),
	.B(state_Z[20]),
	.C(control_Z[2]),
	.Y(N_3759_1)
);
defparam \state_ns_22_0_.m90_0_0_a2_1_1 .INIT=8'h04;
// @7:147
  CFG3 \status_RNO[3]  (
	.A(status_Z[3]),
	.B(control_Z[2]),
	.C(N_902),
	.Y(N_871_i)
);
defparam \status_RNO[3] .INIT=8'h02;
// @7:337
  CFG4 \OPB_DO_10_iv_0_0[2]  (
	.A(ram_opb_do[2]),
	.B(un1_OPB_ADDR_3_i),
	.C(sp[2]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_iv_0_0_Z[2])
);
defparam \OPB_DO_10_iv_0_0[2] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[6]  (
	.A(ram_opb_do[6]),
	.B(un1_OPB_ADDR_3_i),
	.C(sp[2]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_Z[6])
);
defparam \OPB_DO_10_0_iv_0[6] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[9]  (
	.A(ram_opb_do[9]),
	.B(un1_OPB_ADDR_3_i),
	.C(sp[2]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[9])
);
defparam \OPB_DO_10_0_iv_0_0[9] .INIT=16'hEAC0;
// @7:177
  CFG4 state8_0_a2_0_a2 (
	.A(clk_aq_high_Z[0]),
	.B(clk_aq_high_Z[1]),
	.C(clk_aq_low_Z[1]),
	.D(clk_aq_low_Z[0]),
	.Y(state8)
);
defparam state8_0_a2_0_a2.INIT=16'h8000;
// @7:148
  CFG4 un1_control_4_0_o2_0_o2 (
	.A(status_Z[4]),
	.B(status_Z[1]),
	.C(control_Z[2]),
	.D(state_Z[22]),
	.Y(un1_control_4_0_o2_0_o2_Z)
);
defparam un1_control_4_0_o2_0_o2.INIT=16'hFEF0;
// @7:380
  CFG4 control5_0_a2_0_0_a2_0_a2 (
	.A(OPB_ADDR_fast[3]),
	.B(OPB_ADDR_fast[2]),
	.C(OPB_ADDR[0]),
	.D(OPB_ADDR_fast[1]),
	.Y(N_723)
);
defparam control5_0_a2_0_0_a2_0_a2.INIT=16'h0100;
// @7:361
  CFG4 g0 (
	.A(OPB_ADDR[10]),
	.B(OPB_ADDR[9]),
	.C(OPB_ADDR[7]),
	.D(OPB_ADDR[6]),
	.Y(N_962)
);
defparam g0.INIT=16'h0001;
// @7:147
  CFG4 \state_ns_22_0_.m22_0_0  (
	.A(m22_0_0_1),
	.B(state_Z[1]),
	.C(N_3780),
	.D(N_6),
	.Y(state_ns[1])
);
defparam \state_ns_22_0_.m22_0_0 .INIT=16'hD5C0;
// @7:147
  CFG4 \state_ns_22_0_.m22_0_0_1  (
	.A(state_Z[0]),
	.B(state_Z[21]),
	.C(state_1_sqmuxa_i_i_a2_Z),
	.D(state8),
	.Y(m22_0_0_1)
);
defparam \state_ns_22_0_.m22_0_0_1 .INIT=16'h010F;
// @7:147
  CFG2 \un36_i_a2_5_a2_0_a2_0[0]  (
	.A(state_Z[22]),
	.B(state_Z[20]),
	.Y(un36_i_a2_5_a2_0_a2_0_Z[0])
);
defparam \un36_i_a2_5_a2_0_a2_0[0] .INIT=4'h1;
// @7:147
  CFG2 \un36_i_a2_4_a2_6_a2_0[1]  (
	.A(state_Z[12]),
	.B(state_Z[8]),
	.Y(un36_i_a2_4_a2_6_a2_0_Z[1])
);
defparam \un36_i_a2_4_a2_6_a2_0[1] .INIT=4'h1;
// @7:361
  CFG2 un1_OPB_ADDR_3_0_a2_0_a2_0_0 (
	.A(OPB_ADDR[9]),
	.B(OPB_ADDR[10]),
	.Y(un1_OPB_ADDR_3_0_a2_0_a2_0_0_1z)
);
defparam un1_OPB_ADDR_3_0_a2_0_a2_0_0.INIT=4'h1;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[7]  (
	.A(control5),
	.B(clk_div_aq_Z[7]),
	.Y(N_488)
);
defparam \OPB_DO_10_0_iv_0_a2_2[7] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_1[12]  (
	.A(control5),
	.B(clk_div_aq_Z[12]),
	.Y(N_494)
);
defparam \OPB_DO_10_0_iv_0_a2_1[12] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[11]  (
	.A(control5),
	.B(clk_div_aq_Z[11]),
	.Y(N_1776)
);
defparam \OPB_DO_10_0_iv_0_a2_2[11] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[10]  (
	.A(control5),
	.B(clk_div_aq_Z[10]),
	.Y(N_1780)
);
defparam \OPB_DO_10_0_iv_0_a2_2[10] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2[9]  (
	.A(un1_OPB_ADDR_3_i),
	.B(sp[2]),
	.Y(sp_m[2])
);
defparam \OPB_DO_10_0_iv_0_a2[9] .INIT=4'h8;
// @7:94
  CFG2 un1_OPB_ADDR_4lto11_0_a2_0_a2 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[10]),
	.Y(un1_OPB_ADDR_4_i)
);
defparam un1_OPB_ADDR_4lto11_0_a2_0_a2.INIT=4'h1;
// @7:380
  CFG2 control5_0_a2_0_0_a2_0_a2_0 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR_fast[1]),
	.Y(N_981)
);
defparam control5_0_a2_0_0_a2_0_a2_0.INIT=4'h4;
// @7:147
  CFG2 \status_ns_0_o2[4]  (
	.A(status_Z[5]),
	.B(status_Z[3]),
	.Y(N_880)
);
defparam \status_ns_0_o2[4] .INIT=4'hE;
// @7:147
  CFG2 \status_ns_0_o2_i_a2_0[1]  (
	.A(un36_li[1]),
	.B(un36_li[2]),
	.Y(N_1867)
);
defparam \status_ns_0_o2_i_a2_0[1] .INIT=4'h8;
// @7:177
  CFG2 state8_0_a2_0_o2 (
	.A(clk_aq_low_Z[0]),
	.B(clk_aq_low_Z[1]),
	.Y(N_3651)
);
defparam state8_0_a2_0_o2.INIT=4'h7;
// @7:96
  CFG2 ADC_SCLK (
	.A(ADC_SCLK_en_Z),
	.B(clk_sd),
	.Y(ST_ADC_CLK_c)
);
defparam ADC_SCLK.INIT=4'h8;
// @7:355
  CFG2 un1_OPB_ADDR_2_0_a2_2_a2_0_a2_0 (
	.A(OPB_ADDR_3_rep1),
	.B(OPB_ADDR_2_rep1),
	.Y(N_4666)
);
defparam un1_OPB_ADDR_2_0_a2_2_a2_0_a2_0.INIT=4'h2;
// @7:147
  CFG2 \un34_i_a2[0]  (
	.A(status_Z[4]),
	.B(status_Z[1]),
	.Y(status31)
);
defparam \un34_i_a2[0] .INIT=4'h1;
// @7:147
  CFG2 ram_wr_clk_RNO (
	.A(control_Z[2]),
	.B(state_Z[19]),
	.Y(N_1041)
);
defparam ram_wr_clk_RNO.INIT=4'h4;
// @24:122
  CFG2 N_3638_i_0_o2 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR[5]),
	.Y(N_641)
);
defparam N_3638_i_0_o2.INIT=4'hE;
// @7:116
  CFG2 data_length_1_sqmuxa_i_o2_2 (
	.A(OPB_ADDR[18]),
	.B(OPB_ADDR[17]),
	.Y(N_1720)
);
defparam data_length_1_sqmuxa_i_o2_2.INIT=4'h7;
// @7:337
  CFG4 \OPB_DO_10_iv_0_3[2]  (
	.A(clk_div_aq_Z[2]),
	.B(clk_div_sd_Z[2]),
	.C(control6),
	.D(control5),
	.Y(OPB_DO_10_iv_0_3_Z[2])
);
defparam \OPB_DO_10_iv_0_3[2] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_iv_0_1[2]  (
	.A(control_Z[2]),
	.B(un36_li[2]),
	.C(control4),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_iv_0_1_Z[2])
);
defparam \OPB_DO_10_iv_0_1[2] .INIT=16'hB3A0;
// @7:337
  CFG4 \OPB_DO_10_iv_1[0]  (
	.A(control_Z[0]),
	.B(un36_li[0]),
	.C(control4),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_iv_1_Z[0])
);
defparam \OPB_DO_10_iv_1[0] .INIT=16'hB3A0;
// @7:337
  CFG4 \OPB_DO_10_iv_0[0]  (
	.A(sp_Z[0]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[0]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_iv_0_Z[0])
);
defparam \OPB_DO_10_iv_0[0] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_iv_2[1]  (
	.A(un36_li[1]),
	.B(data_length_Z[1]),
	.C(control7),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_iv_2_Z[1])
);
defparam \OPB_DO_10_iv_2[1] .INIT=16'hD5C0;
// @7:337
  CFG4 \OPB_DO_10_iv_0[1]  (
	.A(sp_Z[1]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[1]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_iv_0_Z[1])
);
defparam \OPB_DO_10_iv_0[1] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_2[4]  (
	.A(control5),
	.B(control7),
	.C(data_length_Z[4]),
	.D(clk_div_aq_Z[4]),
	.Y(OPB_DO_10_0_iv_2_Z[4])
);
defparam \OPB_DO_10_0_iv_2[4] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[4]  (
	.A(sp_Z[0]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[4]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_Z[4])
);
defparam \OPB_DO_10_0_iv_0[4] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_1[3]  (
	.A(control5),
	.B(control7),
	.C(data_length_Z[3]),
	.D(clk_div_aq_Z[3]),
	.Y(OPB_DO_10_0_iv_1_Z[3])
);
defparam \OPB_DO_10_0_iv_1[3] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[3]  (
	.A(un1_OPB_ADDR_4_i),
	.B(un36_li[3]),
	.C(ram_opb_do[3]),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_0_iv_0_Z[3])
);
defparam \OPB_DO_10_0_iv_0[3] .INIT=16'hB3A0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[8]  (
	.A(clk_div_aq_Z[8]),
	.B(clk_div_sd_Z[8]),
	.C(control6),
	.D(control5),
	.Y(OPB_DO_10_0_iv_0_2_Z[8])
);
defparam \OPB_DO_10_0_iv_0_2[8] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[8]  (
	.A(sp_Z[8]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[8]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[8])
);
defparam \OPB_DO_10_0_iv_0_0[8] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_1[6]  (
	.A(control5),
	.B(control7),
	.C(data_length_Z[6]),
	.D(clk_div_aq_Z[6]),
	.Y(OPB_DO_10_0_iv_1_Z[6])
);
defparam \OPB_DO_10_0_iv_1[6] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_1[9]  (
	.A(control5),
	.B(control7),
	.C(data_length_Z[9]),
	.D(clk_div_aq_Z[9]),
	.Y(OPB_DO_10_0_iv_0_1_Z[9])
);
defparam \OPB_DO_10_0_iv_0_1[9] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[5]  (
	.A(clk_div_aq_Z[5]),
	.B(clk_div_sd_Z[5]),
	.C(control6),
	.D(control5),
	.Y(OPB_DO_10_0_iv_0_2_Z[5])
);
defparam \OPB_DO_10_0_iv_0_2[5] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[5]  (
	.A(sp_Z[5]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[5]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[5])
);
defparam \OPB_DO_10_0_iv_0_0[5] .INIT=16'hEAC0;
// @7:92
  CFG4 un1_OPB_ADDR_7_0_a2_5 (
	.A(control7),
	.B(control6),
	.C(un1_OPB_ADDR_1_i),
	.D(control5),
	.Y(un1_OPB_ADDR_7_0_a2_5_Z)
);
defparam un1_OPB_ADDR_7_0_a2_5.INIT=16'h0001;
// @7:92
  CFG3 un1_OPB_ADDR_7_0_a2_1_1 (
	.A(un1_OPB_ADDR_3_i),
	.B(un1_OPB_ADDR_4_i),
	.C(control4),
	.Y(un1_OPB_ADDR_7_0_a2_1_Z)
);
defparam un1_OPB_ADDR_7_0_a2_1_1.INIT=8'h01;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[10]  (
	.A(un1_OPB_ADDR_4_i),
	.B(data_length_Z[10]),
	.C(control7),
	.D(ram_opb_do[10]),
	.Y(OPB_DO_10_0_iv_0_0_Z[10])
);
defparam \OPB_DO_10_0_iv_0_0[10] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[7]  (
	.A(un1_OPB_ADDR_4_i),
	.B(data_length_Z[7]),
	.C(control7),
	.D(ram_opb_do[7]),
	.Y(OPB_DO_10_0_iv_0_0_Z[7])
);
defparam \OPB_DO_10_0_iv_0_0[7] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[14]  (
	.A(ram_opb_do[14]),
	.B(control5),
	.C(clk_div_aq_Z[14]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[14])
);
defparam \OPB_DO_10_0_iv_0_0[14] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[11]  (
	.A(un1_OPB_ADDR_4_i),
	.B(data_length_Z[11]),
	.C(control7),
	.D(ram_opb_do[11]),
	.Y(OPB_DO_10_0_iv_0_0_Z[11])
);
defparam \OPB_DO_10_0_iv_0_0[11] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[12]  (
	.A(sp_Z[8]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[12]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[12])
);
defparam \OPB_DO_10_0_iv_0_0[12] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_1[13]  (
	.A(clk_div_aq_Z[13]),
	.B(clk_div_sd_Z[13]),
	.C(control6),
	.D(control5),
	.Y(OPB_DO_10_0_iv_0_1_Z[13])
);
defparam \OPB_DO_10_0_iv_0_1[13] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[15]  (
	.A(ram_opb_do[15]),
	.B(control5),
	.C(clk_div_aq_Z[15]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[15])
);
defparam \OPB_DO_10_0_iv_0_0[15] .INIT=16'hEAC0;
// @7:147
  CFG4 \un36_i_a2_5_a2_0_a2_4[0]  (
	.A(state_Z[18]),
	.B(state_Z[1]),
	.C(state_Z[14]),
	.D(state_Z[4]),
	.Y(un36_i_a2_5_a2_0_a2_4_Z[0])
);
defparam \un36_i_a2_5_a2_0_a2_4[0] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_3_a2_5_a2_2[3]  (
	.A(state_Z[5]),
	.B(state_Z[9]),
	.C(state_Z[7]),
	.D(state_Z[11]),
	.Y(un36_i_a2_3_a2_5_a2_2_Z[3])
);
defparam \un36_i_a2_3_a2_5_a2_2[3] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_5_a2_0_a2_2[2]  (
	.A(state_Z[17]),
	.B(state_Z[9]),
	.C(state_Z[18]),
	.D(state_Z[11]),
	.Y(un36_i_a2_5_a2_0_a2_2_Z[2])
);
defparam \un36_i_a2_5_a2_0_a2_2[2] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_4_a2_6_a2_4[1]  (
	.A(state_Z[15]),
	.B(state_Z[7]),
	.C(state_Z[11]),
	.D(state_Z[2]),
	.Y(un36_i_a2_4_a2_6_a2_4_Z[1])
);
defparam \un36_i_a2_4_a2_6_a2_4[1] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_1_a2_0_a2_3[4]  (
	.A(state_Z[15]),
	.B(state_Z[14]),
	.C(state_Z[13]),
	.D(state_Z[17]),
	.Y(un36_i_a2_1_a2_0_a2_3_Z[4])
);
defparam \un36_i_a2_1_a2_0_a2_3[4] .INIT=16'h0001;
// @7:147
  CFG3 \state_ns_22_0_.m31_0_0_o2_0_1  (
	.A(conv_count_Z[2]),
	.B(conv_count_Z[1]),
	.C(conv_count_Z[0]),
	.Y(m31_0_0_o2_0_1)
);
defparam \state_ns_22_0_.m31_0_0_o2_0_1 .INIT=8'hEA;
// @7:147
  CFG4 \un36_i_a2_0_0_a2_1_a2[0]  (
	.A(state_Z[6]),
	.B(state_Z[10]),
	.C(state_Z[8]),
	.D(state_Z[12]),
	.Y(N_517)
);
defparam \un36_i_a2_0_0_a2_1_a2[0] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_0_0_a2_2_a2[1]  (
	.A(state_Z[4]),
	.B(state_Z[3]),
	.C(state_Z[20]),
	.D(state_Z[19]),
	.Y(N_516)
);
defparam \un36_i_a2_0_0_a2_2_a2[1] .INIT=16'h0001;
// @7:147
  CFG3 \un34_i_a3[2]  (
	.A(status_Z[4]),
	.B(status_Z[3]),
	.C(status_Z[5]),
	.Y(N_667)
);
defparam \un34_i_a3[2] .INIT=8'h01;
// @7:92
  CFG4 un1_OPB_ADDR_7_0_a2_1 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[15]),
	.C(OPB_ADDR[16]),
	.D(OPB_ADDR[14]),
	.Y(N_1869)
);
defparam un1_OPB_ADDR_7_0_a2_1.INIT=16'h0103;
// @7:381
  CFG4 control6_0_a2_1_a2_0_a2_0 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[0]),
	.Y(N_1262)
);
defparam control6_0_a2_1_a2_0_a2_0.INIT=16'h0004;
// @7:174
  CFG4 un1_state_2_i_a2_1_0_a2_0_a2 (
	.A(state_Z[19]),
	.B(state_Z[22]),
	.C(state_Z[21]),
	.D(state_Z[20]),
	.Y(N_506_1)
);
defparam un1_state_2_i_a2_1_0_a2_0_a2.INIT=16'h0001;
// @7:337
  CFG3 \OPB_DO_10_iv_5_RNO[1]  (
	.A(status_Z[2]),
	.B(un1_OPB_ADDR_2_i),
	.C(status_Z[5]),
	.Y(un34_m[1])
);
defparam \OPB_DO_10_iv_5_RNO[1] .INIT=8'hC8;
// @7:361
  CFG2 un1_OPB_ADDR_3_0_a2_0_a2_1 (
	.A(N_641),
	.B(OPB_ADDR[11]),
	.Y(N_1002)
);
defparam un1_OPB_ADDR_3_0_a2_0_a2_1.INIT=4'h4;
// @7:336
  CFG2 \OPB_DO_1_RNO[31]  (
	.A(un1_OPB_ADDR_2_i),
	.B(ADC_SDOUT_c),
	.Y(N_1053_i)
);
defparam \OPB_DO_1_RNO[31] .INIT=4'h8;
// @25:572
  CFG2 \state_RNIUTE1A[0]  (
	.A(control_Z[2]),
	.B(state_Z[0]),
	.Y(N_684_i)
);
defparam \state_RNIUTE1A[0] .INIT=4'h1;
// @7:337
  CFG4 \OPB_DO_10_iv_3[0]  (
	.A(status31),
	.B(clk_div_aq_Z[0]),
	.C(control5),
	.D(un1_OPB_ADDR_2_i),
	.Y(OPB_DO_10_iv_3_Z[0])
);
defparam \OPB_DO_10_iv_3[0] .INIT=16'hD5C0;
// @7:337
  CFG3 \OPB_DO_10_iv_1[1]  (
	.A(control_Z[1]),
	.B(control4),
	.C(OPB_DO_10_iv_0_Z[1]),
	.Y(OPB_DO_10_iv_1_Z[1])
);
defparam \OPB_DO_10_iv_1[1] .INIT=8'hF8;
// @7:337
  CFG3 \OPB_DO_10_0_iv_1[4]  (
	.A(un36_li[4]),
	.B(un1_OPB_ADDR_1_i),
	.C(OPB_DO_10_0_iv_0_Z[4]),
	.Y(OPB_DO_10_0_iv_1_Z[4])
);
defparam \OPB_DO_10_0_iv_1[4] .INIT=8'hF4;
// @7:147
  CFG4 \status_ns_i_0_a2_0_0_a2_2[0]  (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(state8),
	.D(un36_li[4]),
	.Y(status_ns_i_0_a2_0_0_a2_2_Z[0])
);
defparam \status_ns_i_0_a2_0_0_a2_2[0] .INIT=16'h2000;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[10]  (
	.A(clk_div_sd_Z[10]),
	.B(control6),
	.C(N_1780),
	.D(OPB_DO_10_0_iv_0_0_Z[10]),
	.Y(OPB_DO_10[10])
);
defparam \OPB_DO_10_0_iv_0[10] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[11]  (
	.A(clk_div_sd_Z[11]),
	.B(control6),
	.C(N_1776),
	.D(OPB_DO_10_0_iv_0_0_Z[11]),
	.Y(OPB_DO_10[11])
);
defparam \OPB_DO_10_0_iv_0[11] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[13]  (
	.A(un1_OPB_ADDR_4_i),
	.B(ram_opb_do[13]),
	.C(sp_m[2]),
	.D(OPB_DO_10_0_iv_0_1_Z[13]),
	.Y(OPB_DO_10[13])
);
defparam \OPB_DO_10_0_iv_0[13] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[7]  (
	.A(clk_div_sd_Z[7]),
	.B(control6),
	.C(N_488),
	.D(OPB_DO_10_0_iv_0_0_Z[7]),
	.Y(OPB_DO_10[7])
);
defparam \OPB_DO_10_0_iv_0[7] .INIT=16'hFFF8;
// @7:337
  CFG3 \OPB_DO_10_0_iv_0[15]  (
	.A(control6),
	.B(OPB_DO_10_0_iv_0_0_Z[15]),
	.C(clk_div_sd_Z[15]),
	.Y(OPB_DO_10[15])
);
defparam \OPB_DO_10_0_iv_0[15] .INIT=8'hEC;
// @7:337
  CFG3 \OPB_DO_10_0_iv_0[14]  (
	.A(control6),
	.B(OPB_DO_10_0_iv_0_0_Z[14]),
	.C(clk_div_sd_Z[14]),
	.Y(OPB_DO_10[14])
);
defparam \OPB_DO_10_0_iv_0[14] .INIT=8'hEC;
// @7:147
  CFG4 \status_ns_0_o2_i_a2[1]  (
	.A(un36_li[3]),
	.B(un36_li[0]),
	.C(un36_li[4]),
	.D(N_1867),
	.Y(N_1781)
);
defparam \status_ns_0_o2_i_a2[1] .INIT=16'h0100;
// @7:174
  CFG3 un1_state_2_i_a2 (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(N_506_1),
	.Y(N_506)
);
defparam un1_state_2_i_a2.INIT=8'h10;
// @7:162
  CFG3 status65_i (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(status31),
	.Y(N_660)
);
defparam status65_i.INIT=8'h23;
// @7:162
  CFG3 un1_control_3_0_a3_0_a2_i_o2 (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(status31),
	.Y(N_3644)
);
defparam un1_control_3_0_a3_0_a2_i_o2.INIT=8'hEF;
// @7:147
  CFG3 ADC_SCLK_en_RNO (
	.A(ADC_SCLK_en_Z),
	.B(state_Z[3]),
	.C(state_Z[19]),
	.Y(N_25_i_0)
);
defparam ADC_SCLK_en_RNO.INIT=8'h0E;
// @7:147
  CFG3 ADC_CNVSTce (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(N_660),
	.Y(ADC_CNVSTce_Z)
);
defparam ADC_CNVSTce.INIT=8'hE0;
// @7:337
  CFG4 \OPB_DO_10_iv_0_2[2]  (
	.A(data_length_Z[2]),
	.B(N_667),
	.C(un1_OPB_ADDR_2_i),
	.D(control7),
	.Y(OPB_DO_10_iv_0_2_Z[2])
);
defparam \OPB_DO_10_iv_0_2[2] .INIT=16'hBA30;
// @7:337
  CFG4 \OPB_DO_10_iv_5[0]  (
	.A(control7),
	.B(data_length_Z[0]),
	.C(OPB_DO_10_iv_3_Z[0]),
	.D(OPB_DO_10_iv_0_Z[0]),
	.Y(OPB_DO_10_iv_5_Z[0])
);
defparam \OPB_DO_10_iv_5[0] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_iv_5[1]  (
	.A(un34_m[1]),
	.B(clk_div_sd_Z[1]),
	.C(OPB_DO_10_iv_2_Z[1]),
	.D(control6),
	.Y(OPB_DO_10_iv_5_Z[1])
);
defparam \OPB_DO_10_iv_5[1] .INIT=16'hFEFA;
// @7:337
  CFG4 \OPB_DO_10_0_iv[6]  (
	.A(clk_div_sd_Z[6]),
	.B(control6),
	.C(OPB_DO_10_0_iv_0_Z[6]),
	.D(OPB_DO_10_0_iv_1_Z[6]),
	.Y(OPB_DO_10[6])
);
defparam \OPB_DO_10_0_iv[6] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[12]  (
	.A(clk_div_sd_Z[12]),
	.B(control6),
	.C(N_494),
	.D(OPB_DO_10_0_iv_0_0_Z[12]),
	.Y(OPB_DO_10[12])
);
defparam \OPB_DO_10_0_iv_0[12] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[5]  (
	.A(control7),
	.B(data_length_Z[5]),
	.C(OPB_DO_10_0_iv_0_2_Z[5]),
	.D(OPB_DO_10_0_iv_0_0_Z[5]),
	.Y(OPB_DO_10[5])
);
defparam \OPB_DO_10_0_iv_0[5] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[8]  (
	.A(control7),
	.B(data_length_Z[8]),
	.C(OPB_DO_10_0_iv_0_2_Z[8]),
	.D(OPB_DO_10_0_iv_0_0_Z[8]),
	.Y(OPB_DO_10[8])
);
defparam \OPB_DO_10_0_iv_0[8] .INIT=16'hFFF8;
// @7:147
  CFG4 \un36_i_a2_5_a2_0_a2[2]  (
	.A(un36_i_a2_5_a2_0_a2_2_Z[2]),
	.B(N_516),
	.C(state_Z[10]),
	.D(state_Z[12]),
	.Y(un36_li[2])
);
defparam \un36_i_a2_5_a2_0_a2[2] .INIT=16'h0008;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[9]  (
	.A(clk_div_sd_Z[9]),
	.B(control6),
	.C(OPB_DO_10_0_iv_0_0_Z[9]),
	.D(OPB_DO_10_0_iv_0_1_Z[9]),
	.Y(OPB_DO_10[9])
);
defparam \OPB_DO_10_0_iv_0[9] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv[3]  (
	.A(control6),
	.B(clk_div_sd_Z[3]),
	.C(OPB_DO_10_0_iv_0_Z[3]),
	.D(OPB_DO_10_0_iv_1_Z[3]),
	.Y(OPB_DO_10[3])
);
defparam \OPB_DO_10_0_iv[3] .INIT=16'hFFF8;
// @7:147
  CFG4 \un36_i_a2_3_a2_5_a2[3]  (
	.A(un36_i_a2_3_a2_5_a2_2_Z[3]),
	.B(N_517),
	.C(state_Z[21]),
	.D(state_Z[22]),
	.Y(un36_li[3])
);
defparam \un36_i_a2_3_a2_5_a2[3] .INIT=16'h0008;
// @7:147
  CFG4 \un36_i_a2_1_a2_0_a2[4]  (
	.A(un36_i_a2_1_a2_0_a2_3_Z[4]),
	.B(N_506_1),
	.C(state_Z[18]),
	.D(state_Z[16]),
	.Y(un36_li[4])
);
defparam \un36_i_a2_1_a2_0_a2[4] .INIT=16'h0008;
// @7:147
  CFG4 \un36_i_a2_5_a2_0_a2[0]  (
	.A(un36_i_a2_5_a2_0_a2_4_Z[0]),
	.B(N_517),
	.C(state_Z[16]),
	.D(un36_i_a2_5_a2_0_a2_0_Z[0]),
	.Y(un36_li[0])
);
defparam \un36_i_a2_5_a2_0_a2[0] .INIT=16'h0800;
// @7:147
  CFG4 \un36_i_a2_4_a2_6_a2[1]  (
	.A(un36_i_a2_4_a2_6_a2_4_Z[1]),
	.B(N_516),
	.C(state_Z[16]),
	.D(un36_i_a2_4_a2_6_a2_0_Z[1]),
	.Y(un36_li[1])
);
defparam \un36_i_a2_4_a2_6_a2[1] .INIT=16'h0800;
// @7:147
  CFG2 \status_ns_0_a3_0_1[1]  (
	.A(N_1781),
	.B(control_Z[2]),
	.Y(N_892_1)
);
defparam \status_ns_0_a3_0_1[1] .INIT=4'h1;
// @7:148
  CFG3 \clk_aq_low_6_i_0_o2_0[0]  (
	.A(state_Z[21]),
	.B(N_3644),
	.C(state_Z[0]),
	.Y(N_3649)
);
defparam \clk_aq_low_6_i_0_o2_0[0] .INIT=8'h37;
// @25:572
  CFG4 \control_RNIIN1JF[1]  (
	.A(control_Z[1]),
	.B(state_Z[19]),
	.C(status31),
	.D(un1_control_4_0_o2_0_o2_Z),
	.Y(data_counte)
);
defparam \control_RNIIN1JF[1] .INIT=16'hFF8C;
// @7:147
  CFG4 \state_ns_22_0_.m31_0_0_o2  (
	.A(conv_count_Z[3]),
	.B(m31_0_0_o2_0_1),
	.C(conv_count_Z[5]),
	.D(conv_count_Z[4]),
	.Y(N_5347)
);
defparam \state_ns_22_0_.m31_0_0_o2 .INIT=16'h0F1F;
// @7:379
  CFG4 control4_0_a2_1_a2_1_a2_0 (
	.A(OPB_ADDR[8]),
	.B(OPB_ADDR[11]),
	.C(N_962),
	.D(N_641),
	.Y(N_1012)
);
defparam control4_0_a2_1_a2_1_a2_0.INIT=16'h0040;
// @7:147
  CFG4 \state_ns_22_0_.m4  (
	.A(status_Z[2]),
	.B(status_Z[0]),
	.C(N_880),
	.D(control_Z[1]),
	.Y(N_98_mux)
);
defparam \state_ns_22_0_.m4 .INIT=16'h00FE;
// @7:174
  CFG4 un51_0 (
	.A(status31),
	.B(state_Z[22]),
	.C(N_516),
	.D(N_517),
	.Y(un51_0_Z)
);
defparam un51_0.INIT=16'hB888;
// @7:337
  CFG4 \OPB_DO_10_0_iv[4]  (
	.A(control6),
	.B(clk_div_sd_Z[4]),
	.C(OPB_DO_10_0_iv_1_Z[4]),
	.D(OPB_DO_10_0_iv_2_Z[4]),
	.Y(OPB_DO_10[4])
);
defparam \OPB_DO_10_0_iv[4] .INIT=16'hFFF8;
// @7:355
  CFG4 un1_OPB_ADDR_2_0_a2_2_a2_0_a2 (
	.A(OPB_ADDR[1]),
	.B(N_4666),
	.C(N_1012),
	.D(OPB_ADDR[0]),
	.Y(un1_OPB_ADDR_2_i)
);
defparam un1_OPB_ADDR_2_0_a2_2_a2_0_a2.INIT=16'h0040;
// @7:147
  CFG4 \status_ns_i_0_a2_0_0_a2[0]  (
	.A(status_ns_i_0_a2_0_0_a2_2_Z[0]),
	.B(N_1867),
	.C(un36_li[0]),
	.D(un36_li[3]),
	.Y(N_902)
);
defparam \status_ns_i_0_a2_0_0_a2[0] .INIT=16'h8000;
// @7:337
  CFG4 \OPB_DO_10_iv[1]  (
	.A(clk_div_aq_Z[1]),
	.B(control5),
	.C(OPB_DO_10_iv_1_Z[1]),
	.D(OPB_DO_10_iv_5_Z[1]),
	.Y(OPB_DO_10[1])
);
defparam \OPB_DO_10_iv[1] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_iv[0]  (
	.A(clk_div_sd_Z[0]),
	.B(control6),
	.C(OPB_DO_10_iv_1_Z[0]),
	.D(OPB_DO_10_iv_5_Z[0]),
	.Y(OPB_DO_10[0])
);
defparam \OPB_DO_10_iv[0] .INIT=16'hFFF8;
// @7:361
  CFG4 un1_OPB_ADDR_3_0_a2_0_a2 (
	.A(N_979),
	.B(N_1002),
	.C(OPB_ADDR[8]),
	.D(N_962),
	.Y(un1_OPB_ADDR_3_i)
);
defparam un1_OPB_ADDR_3_0_a2_0_a2.INIT=16'h8000;
// @7:148
  CFG3 un1_control_8 (
	.A(state_Z[1]),
	.B(control_Z[2]),
	.C(N_660),
	.Y(un1_control_8_Z)
);
defparam un1_control_8.INIT=8'hEC;
// @7:193
  CFG2 state_1_sqmuxa_i_i_a2 (
	.A(state_Z[1]),
	.B(N_5347),
	.Y(state_1_sqmuxa_i_i_a2_Z)
);
defparam state_1_sqmuxa_i_i_a2.INIT=4'h8;
// @7:352
  CFG4 un1_OPB_ADDR_1_0_a2_0_a2_0_a2 (
	.A(N_3765),
	.B(N_4666),
	.C(N_1002),
	.D(N_981),
	.Y(un1_OPB_ADDR_1_i)
);
defparam un1_OPB_ADDR_1_0_a2_0_a2_0_a2.INIT=16'h8000;
// @7:116
  CFG4 data_length_1_sqmuxa_i_o2_0 (
	.A(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6),
	.B(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4),
	.C(N_1720),
	.D(CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5),
	.Y(N_285)
);
defparam data_length_1_sqmuxa_i_o2_0.INIT=16'hF7FF;
// @7:380
  CFG4 control5_0_a2_1_a2_1_a2 (
	.A(N_981),
	.B(N_1002),
	.C(N_642),
	.D(N_3765),
	.Y(control5)
);
defparam control5_0_a2_1_a2_1_a2.INIT=16'h0800;
// @7:381
  CFG4 control6_0_a2_1_a2_0_a2 (
	.A(N_1002),
	.B(N_1262),
	.C(OPB_ADDR[8]),
	.D(N_962),
	.Y(control6)
);
defparam control6_0_a2_1_a2_0_a2.INIT=16'h0800;
// @7:382
  CFG3 control7_0_a2_0_a2_0_a2 (
	.A(N_3765),
	.B(N_1026),
	.C(N_1002),
	.Y(control7)
);
defparam control7_0_a2_0_a2_0_a2.INIT=8'h80;
// @7:379
  CFG3 control4_0_a2_1_a2_1_a2 (
	.A(N_1002),
	.B(N_3765),
	.C(N_979),
	.Y(control4)
);
defparam control4_0_a2_1_a2_1_a2.INIT=8'h80;
// @7:147
  CFG3 \state_ns_22_0_.m22_0_0_a2_2  (
	.A(control_Z[0]),
	.B(control_Z[2]),
	.C(N_98_mux),
	.Y(N_3780)
);
defparam \state_ns_22_0_.m22_0_0_a2_2 .INIT=8'h20;
// @7:148
  CFG3 \clk_aq_low_6_i_0_m2[0]  (
	.A(N_1710),
	.B(FPGA_100M_CLK),
	.C(clkout),
	.Y(N_3631)
);
defparam \clk_aq_low_6_i_0_m2[0] .INIT=8'hE4;
// @7:147
  CFG2 \state_ns_22_0_.m5_0_a2_0_a2  (
	.A(N_98_mux),
	.B(control_Z[2]),
	.Y(N_6)
);
defparam \state_ns_22_0_.m5_0_a2_0_a2 .INIT=4'h1;
// @7:337
  CFG4 \OPB_DO_10_iv_0[2]  (
	.A(OPB_DO_10_iv_0_1_Z[2]),
	.B(OPB_DO_10_iv_0_0_Z[2]),
	.C(OPB_DO_10_iv_0_2_Z[2]),
	.D(OPB_DO_10_iv_0_3_Z[2]),
	.Y(OPB_DO_10[2])
);
defparam \OPB_DO_10_iv_0[2] .INIT=16'hFFFE;
// @7:116
  CFG4 data_length_1_sqmuxa_i_o2 (
	.A(N_1869),
	.B(N_285),
	.C(OPB_WE),
	.D(N_146),
	.Y(data_length_1_sqmuxa_i_o2_1z)
);
defparam data_length_1_sqmuxa_i_o2.INIT=16'h0020;
// @7:92
  CFG4 un1_OPB_ADDR_7_0_a2_0 (
	.A(N_1869),
	.B(N_285),
	.C(OPB_RE),
	.D(N_146),
	.Y(N_663)
);
defparam un1_OPB_ADDR_7_0_a2_0.INIT=16'h0020;
// @7:147
  CFG2 \status_ns_i_o3_0[2]  (
	.A(N_902),
	.B(control_Z[2]),
	.Y(N_876)
);
defparam \status_ns_i_o3_0[2] .INIT=4'hE;
// @7:147
  CFG3 un1_control_3_0_a3_0_a2_i_o2_RNIN1V8G (
	.A(state_Z[16]),
	.B(N_660),
	.C(N_3644),
	.Y(un1_control_7_i)
);
defparam un1_control_3_0_a3_0_a2_i_o2_RNIN1V8G.INIT=8'hB0;
// @7:147
  CFG3 un1_state_2_i_a2_RNIAJQLA (
	.A(control_Z[2]),
	.B(N_506),
	.C(N_3644),
	.Y(un1_control_9_i)
);
defparam un1_state_2_i_a2_RNIAJQLA.INIT=8'hE0;
// @7:147
  CFG4 \state_ns_22_0_.m31_0_0_a2  (
	.A(N_5347),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(N_6),
	.Y(N_3754)
);
defparam \state_ns_22_0_.m31_0_0_a2 .INIT=16'h1000;
// @7:148
  CFG3 \clk_aq_low_6_i_0_a2_0_1[0]  (
	.A(N_3649),
	.B(N_3631),
	.C(clk_aq_low_Z[0]),
	.Y(N_3680_1)
);
defparam \clk_aq_low_6_i_0_a2_0_1[0] .INIT=8'h10;
// @7:148
  CFG4 \clk_aq_high_6_i_i_o2[0]  (
	.A(N_3651),
	.B(N_3631),
	.C(N_3649),
	.D(state8),
	.Y(N_3654)
);
defparam \clk_aq_high_6_i_i_o2[0] .INIT=16'hFFFB;
// @7:147
  CFG3 \state_ns_22_0_.N_5_i_i_o2  (
	.A(control_Z[0]),
	.B(control_Z[2]),
	.C(N_98_mux),
	.Y(N_3664)
);
defparam \state_ns_22_0_.N_5_i_i_o2 .INIT=8'hDC;
// @7:147
  CFG4 \status_ns_0[1]  (
	.A(status_Z[2]),
	.B(status_Z[0]),
	.C(N_892),
	.D(N_902),
	.Y(status_ns[1])
);
defparam \status_ns_0[1] .INIT=16'hFEF0;
// @7:147
  CFG4 \status_ns_0[4]  (
	.A(N_902),
	.B(N_892_1),
	.C(status_Z[4]),
	.D(N_880),
	.Y(status_ns[4])
);
defparam \status_ns_0[4] .INIT=16'hEAC0;
// @7:147
  CFG3 \status_RNO[0]  (
	.A(status_Z[0]),
	.B(control_Z[2]),
	.C(N_902),
	.Y(N_866_i)
);
defparam \status_RNO[0] .INIT=8'h0E;
// @7:147
  CFG4 \state_ns_22_0_.m90_0_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[21]),
	.D(state8),
	.Y(m90_0_0_0)
);
defparam \state_ns_22_0_.m90_0_0_0 .INIT=16'hC0E0;
// @7:147
  CFG4 \state_ns_22_0_.m34_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[3]),
	.D(state_Z[2]),
	.Y(state_ns[3])
);
defparam \state_ns_22_0_.m34_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m37_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[4]),
	.D(state_Z[3]),
	.Y(state_ns[4])
);
defparam \state_ns_22_0_.m37_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m43_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[6]),
	.D(state_Z[5]),
	.Y(state_ns[6])
);
defparam \state_ns_22_0_.m43_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m46_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[6]),
	.D(state_Z[7]),
	.Y(state_ns[7])
);
defparam \state_ns_22_0_.m46_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m49_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[8]),
	.D(state_Z[7]),
	.Y(state_ns[8])
);
defparam \state_ns_22_0_.m49_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m52_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[9]),
	.D(state_Z[8]),
	.Y(state_ns[9])
);
defparam \state_ns_22_0_.m52_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m61_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[12]),
	.D(state_Z[11]),
	.Y(state_ns[12])
);
defparam \state_ns_22_0_.m61_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m31_0_0  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(N_3780),
	.D(N_3754),
	.Y(state_ns[2])
);
defparam \state_ns_22_0_.m31_0_0 .INIT=16'hFF20;
// @7:148
  CFG3 \clk_aq_low_6_i_0_a2[0]  (
	.A(N_3649),
	.B(N_3631),
	.C(clk_aq_low_Z[0]),
	.Y(N_3678)
);
defparam \clk_aq_low_6_i_0_a2[0] .INIT=8'h0E;
// @7:147
  CFG4 \state_ns_22_0_.m82_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[18]),
	.D(state_Z[19]),
	.Y(state_ns[19])
);
defparam \state_ns_22_0_.m82_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m40_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[5]),
	.D(state_Z[4]),
	.Y(state_ns[5])
);
defparam \state_ns_22_0_.m40_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m79_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[17]),
	.D(state_Z[18]),
	.Y(state_ns[18])
);
defparam \state_ns_22_0_.m79_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m9_0_i  (
	.A(N_98_mux),
	.B(N_3664),
	.C(state_Z[0]),
	.D(state8),
	.Y(N_228)
);
defparam \state_ns_22_0_.m9_0_i .INIT=16'hECFC;
// @7:147
  CFG4 \state_ns_22_0_.m67_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[13]),
	.D(state_Z[14]),
	.Y(state_ns[14])
);
defparam \state_ns_22_0_.m67_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m70_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[15]),
	.D(state_Z[14]),
	.Y(state_ns[15])
);
defparam \state_ns_22_0_.m70_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m76_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[17]),
	.D(state_Z[16]),
	.Y(state_ns[17])
);
defparam \state_ns_22_0_.m76_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m85_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[20]),
	.D(state_Z[19]),
	.Y(state_ns[20])
);
defparam \state_ns_22_0_.m85_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m73_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[15]),
	.D(state_Z[16]),
	.Y(state_ns[16])
);
defparam \state_ns_22_0_.m73_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m64_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[13]),
	.D(state_Z[12]),
	.Y(state_ns[13])
);
defparam \state_ns_22_0_.m64_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \state_ns_22_0_.m58_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[10]),
	.D(state_Z[11]),
	.Y(state_ns[11])
);
defparam \state_ns_22_0_.m58_0_0 .INIT=16'h0CA0;
// @7:147
  CFG4 \state_ns_22_0_.m55_0_0  (
	.A(N_6),
	.B(N_3780),
	.C(state_Z[10]),
	.D(state_Z[9]),
	.Y(state_ns[10])
);
defparam \state_ns_22_0_.m55_0_0 .INIT=16'h0AC0;
// @7:147
  CFG4 \status_RNO[5]  (
	.A(status_Z[4]),
	.B(status_Z[5]),
	.C(N_876),
	.D(N_1781),
	.Y(N_874_i)
);
defparam \status_RNO[5] .INIT=16'h0E0C;
// @7:147
  CFG4 \status_RNO[2]  (
	.A(status_Z[1]),
	.B(status_Z[2]),
	.C(N_876),
	.D(N_1781),
	.Y(N_869_i)
);
defparam \status_RNO[2] .INIT=16'h0E0C;
// @7:370
  CFG2 data_length_1_sqmuxa_i_o2_RNIM3QB8 (
	.A(control5),
	.B(data_length_1_sqmuxa_i_o2_1z),
	.Y(N_184_i)
);
defparam data_length_1_sqmuxa_i_o2_RNIM3QB8.INIT=4'h8;
// @7:370
  CFG2 data_length_1_sqmuxa_i_o2_RNIMMD67 (
	.A(control7),
	.B(data_length_1_sqmuxa_i_o2_1z),
	.Y(N_178_i)
);
defparam data_length_1_sqmuxa_i_o2_RNIMMD67.INIT=4'h8;
// @7:336
  CFG4 un1_OPB_ADDR_7_0_a2_5_RNIAFHNI (
	.A(N_663),
	.B(un1_OPB_ADDR_2_i),
	.C(un1_OPB_ADDR_7_0_a2_1_Z),
	.D(un1_OPB_ADDR_7_0_a2_5_Z),
	.Y(un1_OPB_ADDR_7_i)
);
defparam un1_OPB_ADDR_7_0_a2_5_RNIAFHNI.INIT=16'h8AAA;
// @7:370
  CFG2 data_length_1_sqmuxa_i_o2_RNIMF0L3 (
	.A(control6),
	.B(data_length_1_sqmuxa_i_o2_1z),
	.Y(N_182_i)
);
defparam data_length_1_sqmuxa_i_o2_RNIMF0L3.INIT=4'h8;
// @7:147
  CFG3 \state_ns_22_0_.m90_0_0  (
	.A(m90_0_0_0),
	.B(un1_data_count_i_0),
	.C(N_3759_1),
	.Y(state_ns[21])
);
defparam \state_ns_22_0_.m90_0_0 .INIT=8'hEA;
// @7:148
  CFG3 \clk_aq_high_6_i_i_a2[0]  (
	.A(clk_aq_high_Z[0]),
	.B(un1_control_8_Z),
	.C(N_3654),
	.Y(clk_aq_high_6_i_i_a2_Z[0])
);
defparam \clk_aq_high_6_i_i_a2[0] .INIT=8'h21;
// @7:370
  CFG3 control4_0_a2_1_a2_1_a2_RNINVKIC (
	.A(control4),
	.B(state_Z[22]),
	.C(data_length_1_sqmuxa_i_o2_1z),
	.Y(N_1876_i)
);
defparam control4_0_a2_1_a2_1_a2_RNINVKIC.INIT=8'hAC;
// @7:147
  CFG4 \state_ns_22_0_.m93  (
	.A(un1_data_count_i_0),
	.B(state_Z[22]),
	.C(N_3664),
	.D(N_3759_1),
	.Y(state_ns[22])
);
defparam \state_ns_22_0_.m93 .INIT=16'h1D0C;
// @7:147
  CFG4 ram_wr_clk_RNO_0 (
	.A(un51_0_Z),
	.B(N_3644),
	.C(control_Z[2]),
	.D(un36_li[4]),
	.Y(un1_control_16_i)
);
defparam ram_wr_clk_RNO_0.INIT=16'hC0C4;
// @7:148
  CFG4 \clk_aq_high_6_i_i_a2[1]  (
	.A(clk_aq_high_Z[1]),
	.B(clk_aq_high_Z[0]),
	.C(un1_control_8_Z),
	.D(N_3654),
	.Y(clk_aq_high_6_i_i_a2_Z[1])
);
defparam \clk_aq_high_6_i_i_a2[1] .INIT=16'h0A06;
// @7:147
  CFG3 \clk_aq_low_RNO[1]  (
	.A(un1_control_8_Z),
	.B(clk_aq_low_Z[1]),
	.C(N_3680_1),
	.Y(N_166_i)
);
defparam \clk_aq_low_RNO[1] .INIT=8'h54;
// @7:147
  CFG4 \clk_aq_low_RNO[0]  (
	.A(N_3680_1),
	.B(un1_control_8_Z),
	.C(clk_aq_low_Z[1]),
	.D(N_3678),
	.Y(N_168_i)
);
defparam \clk_aq_low_RNO[0] .INIT=16'h0031;
//@25:572
// @7:99
  CLOCK_DIV_2_0 aqclkdiv (
	.clk_div_aq(clk_div_aq_Z[15:0]),
	.N_1710(N_1710),
	.clkout_1z(clkout),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @7:106
  CLOCK_DIV_4 sclk (
	.clk_div_sd(clk_div_sd_Z[15:0]),
	.clk_sd(clk_sd),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @7:116
  DP_RAM_2R_1W_16s_10s data_in_ram (
	.sdout_buf(sdout_buf_Z[15:0]),
	.ram_wr_pt(ram_wr_pt_Z[9:0]),
	.ram_opb_do(ram_opb_do[15:0]),
	.OPB_ADDR({OPB_ADDR[9:3], OPB_ADDR_0_0, OPB_ADDR[1:0]}),
	.ram_wr_clk(ram_wr_clk_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ADC_ADS8864_IF */

module CLOCK_DIV_9 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_sd_i,
  clk_sd
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_sd_i ;
output clk_sd ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_sd_i ;
wire clk_sd ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_5;
wire VCC ;
wire un5_cntr_cry_5_S_5 ;
wire GND ;
wire un1_cntrlto15_1 ;
wire un5_cntr_cry_4_S_5 ;
wire un5_cntr_cry_3_S_5 ;
wire un5_cntr_cry_2_S_5 ;
wire un5_cntr_cry_1_S_5 ;
wire N_17_1 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_5 ;
wire un5_cntr_cry_14_S_5 ;
wire un5_cntr_cry_13_S_5 ;
wire un5_cntr_cry_12_S_5 ;
wire un5_cntr_cry_11_S_5 ;
wire un5_cntr_cry_10_S_5 ;
wire un5_cntr_cry_9_S_5 ;
wire un5_cntr_cry_8_S_5 ;
wire un5_cntr_cry_7_S_5 ;
wire un5_cntr_cry_6_S_5 ;
wire un5_cntr_s_1_4413_FCO ;
wire un5_cntr_s_1_4413_S ;
wire un5_cntr_s_1_4413_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_5 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_5 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_5 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_5 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_5 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_5 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_5 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_5 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_5 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_5 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_5 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_5 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_5 ;
wire un5_cntr_s_15_FCO_5 ;
wire un5_cntr_s_15_Y_5 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_5 ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_6_Z ;
wire un1_cntrlto15_9_Z ;
  CFG1 N_17_inferred_clock_RNIE7TP2_0 (
	.A(clk_sd),
	.Y(clk_sd_i)
);
defparam N_17_inferred_clock_RNIE7TP2_0.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_5[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE clkout (
	.Q(N_17_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_sd_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:48
  ARI1 un5_cntr_s_1_4413 (
	.FCO(un5_cntr_s_1_4413_FCO),
	.S(un5_cntr_s_1_4413_S),
	.Y(un5_cntr_s_1_4413_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4413.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_5),
	.Y(un5_cntr_cry_1_Y_5),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4413_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_5),
	.Y(un5_cntr_cry_2_Y_5),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_5),
	.Y(un5_cntr_cry_3_Y_5),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_5),
	.Y(un5_cntr_cry_4_Y_5),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_5),
	.Y(un5_cntr_cry_5_Y_5),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_5),
	.Y(un5_cntr_cry_6_Y_5),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_5),
	.Y(un5_cntr_cry_7_Y_5),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_5),
	.Y(un5_cntr_cry_8_Y_5),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_5),
	.Y(un5_cntr_cry_9_Y_5),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_5),
	.Y(un5_cntr_cry_10_Y_5),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_5),
	.Y(un5_cntr_cry_11_Y_5),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_5),
	.Y(un5_cntr_cry_12_Y_5),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_5),
	.Y(un5_cntr_cry_13_Y_5),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_5),
	.S(un5_cntr_s_15_S_5),
	.Y(un5_cntr_s_15_Y_5),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_5),
	.Y(un5_cntr_cry_14_Y_5),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlto15_7_Z),
	.C(un1_cntrlto15_6_Z),
	.D(un1_cntrlto15_9_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG2 un1_cntrlto15_6 (
	.A(cntr_Z[6]),
	.B(cntr_Z[7]),
	.Y(un1_cntrlto15_6_Z)
);
defparam un1_cntrlto15_6.INIT=4'h1;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[13]),
	.B(cntr_Z[12]),
	.C(cntr_Z[11]),
	.D(cntr_Z[10]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_7 (
	.A(cntr_Z[5]),
	.B(cntr_Z[4]),
	.C(cntr_Z[3]),
	.D(cntr_Z[2]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlto15_7_Z),
	.C(un1_cntrlto15_6_Z),
	.D(un1_cntrlto15_9_Z),
	.Y(un1_cntrlto15_1)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@12:69
// @12:69
  CLKINT N_17_inferred_clock_RNIE7TP2 (
	.Y(clk_sd),
	.A(N_17_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_9 */

module DP_RAM_2R_1W_24s_4s (
  ILIM_DAC_IN,
  data_in,
  OPB_ADDR,
  FPGA_100M_CLK,
  ram_dac_we,
  clk_sd
)
;
output [23:0] ILIM_DAC_IN ;
input [23:0] data_in ;
input [3:0] OPB_ADDR ;
input FPGA_100M_CLK ;
input ram_dac_we ;
input clk_sd ;
wire FPGA_100M_CLK ;
wire ram_dac_we ;
wire clk_sd ;
wire GND ;
wire VCC ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
// @6:53
  RAM64x12 ram_ram_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk_sd),
	.W_ADDR({GND, GND, data_in[19:16]}),
	.W_EN(ram_dac_we),
	.W_DATA(data_in[11:0]),
	.BLK_EN(VCC),
	.R_CLK(FPGA_100M_CLK),
	.R_ADDR({GND, GND, OPB_ADDR[3:0]}),
	.R_DATA(ILIM_DAC_IN[11:0]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam ram_ram_0_0.RAMINDEX="ram[23:0]%16%24%SPEED%0%0%MICRO_RAM";
// @6:53
  RAM64x12 ram_ram_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk_sd),
	.W_ADDR({GND, GND, data_in[19:16]}),
	.W_EN(ram_dac_we),
	.W_DATA(data_in[23:12]),
	.BLK_EN(VCC),
	.R_CLK(FPGA_100M_CLK),
	.R_ADDR({GND, GND, OPB_ADDR[3:0]}),
	.R_DATA(ILIM_DAC_IN[23:12]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam ram_ram_0_1.RAMINDEX="ram[23:0]%16%24%SPEED%0%1%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DP_RAM_2R_1W_24s_4s */

module afifo_24s_4s_24s_4s (
  OPB_ADDR_11,
  OPB_ADDR_0,
  OPB_ADDR_14,
  OPB_ADDR_13,
  state,
  opb_fifo_rdata,
  opb_fifo_wdata_1,
  ILIM_DAC_RE_d1,
  N_17_0,
  N_32_mux,
  N_283_i,
  N_1242,
  N_972,
  N_5338,
  N_4602,
  OPB_RE,
  OPB_WE,
  N_1022,
  un1_opb_fifo_wdata_0_a2_0_a2_0_a2,
  FPGA_100M_CLK,
  clk_sd,
  RESET_N_arst,
  opb_fifo_empty
)
;
input OPB_ADDR_11 ;
input OPB_ADDR_0 ;
input OPB_ADDR_14 ;
input OPB_ADDR_13 ;
input [1:0] state ;
output [23:0] opb_fifo_rdata ;
input [19:0] opb_fifo_wdata_1 ;
input ILIM_DAC_RE_d1 ;
output N_17_0 ;
input N_32_mux ;
input N_283_i ;
input N_1242 ;
input N_972 ;
input N_5338 ;
output N_4602 ;
input OPB_RE ;
input OPB_WE ;
output N_1022 ;
input un1_opb_fifo_wdata_0_a2_0_a2_0_a2 ;
input FPGA_100M_CLK ;
input clk_sd ;
input RESET_N_arst ;
output opb_fifo_empty ;
wire OPB_ADDR_11 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_14 ;
wire OPB_ADDR_13 ;
wire ILIM_DAC_RE_d1 ;
wire N_17_0 ;
wire N_32_mux ;
wire N_283_i ;
wire N_1242 ;
wire N_972 ;
wire N_5338 ;
wire N_4602 ;
wire OPB_RE ;
wire OPB_WE ;
wire N_1022 ;
wire un1_opb_fifo_wdata_0_a2_0_a2_0_a2 ;
wire FPGA_100M_CLK ;
wire clk_sd ;
wire RESET_N_arst ;
wire opb_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [4:0] rbin_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [3:3] rgraynext_2_i_o3_Z;
wire [3:1] rgraynext_1_i_o3_Z;
wire [0:0] rbin_RNI77C3A_Z;
wire [4:0] wbin_Z;
wire [3:0] wgray_Z;
wire [3:0] rgraynext;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire o_wfull_Z ;
wire wfull_next_NE_i ;
wire N_439_i_i ;
wire N_407_i_i ;
wire N_405_i_i ;
wire N_403_i_i ;
wire N_398_i_i ;
wire N_461_i ;
wire N_458_i ;
wire N_454_i ;
wire N_413_i ;
wire un14_wbinnext_i_o3_Z ;
wire CO1 ;
wire m22_0 ;
wire un14_wbinnext_i_a2_2_Z ;
wire un14_wbinnext_i_a2_3_Z ;
wire N_665 ;
wire rempty_next_NE_0_Z ;
wire rempty_next_NE_2_Z ;
wire N_291 ;
wire N_1722 ;
wire wfull_next_NE_0_Z ;
wire wfull_next_NE_1_Z ;
wire N_22_0 ;
wire NC0 ;
wire NC1 ;
// @11:199
  SLE o_rempty (
	.Q(opb_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(o_wfull_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[4]  (
	.Q(rbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_2_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[3]  (
	.Q(rbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_1_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_1_i_o3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_1_i_o3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rbin_RNI77C3A_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_439_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_407_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_405_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_403_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_398_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_461_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_458_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_454_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_413_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(un14_wbinnext_i_o3_Z),
	.W_DATA(opb_fifo_wdata_1[11:0]),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA(opb_fifo_rdata[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[23:0]%16%24%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:149
  RAM64x12 mem_mem_0_1 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(un14_wbinnext_i_o3_Z),
	.W_DATA({un1_opb_fifo_wdata_0_a2_0_a2_0_a2, GND, GND, GND, opb_fifo_wdata_1[19:12]}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA(opb_fifo_rdata[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_mem_0_1.RAMINDEX="mem[23:0]%16%24%SPEED%0%1%MICRO_RAM";
defparam mem_mem_0_1.INIT0=64'h0000000000000000;
defparam mem_mem_0_1.INIT1=64'h0000000000000000;
defparam mem_mem_0_1.INIT2=64'h0000000000000000;
defparam mem_mem_0_1.INIT3=64'h0000000000000000;
defparam mem_mem_0_1.INIT4=64'h0000000000000000;
defparam mem_mem_0_1.INIT5=64'h0000000000000000;
defparam mem_mem_0_1.INIT6=64'h0000000000000000;
defparam mem_mem_0_1.INIT7=64'h0000000000000000;
defparam mem_mem_0_1.INIT8=64'h0000000000000000;
defparam mem_mem_0_1.INIT9=64'h0000000000000000;
defparam mem_mem_0_1.INIT10=64'h0000000000000000;
defparam mem_mem_0_1.INIT11=64'h0000000000000000;
// @11:180
  CFG4 \rgraynext_0_a2[2]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[3]),
	.C(CO1),
	.D(rgraynext_1_i_o3_Z[2]),
	.Y(rgraynext[2])
);
defparam \rgraynext_0_a2[2] .INIT=16'h936C;
// @11:180
  CFG4 \rgraynext_0_a2[3]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[3]),
	.C(CO1),
	.D(rgraynext_2_i_o3_Z[3]),
	.Y(rgraynext[3])
);
defparam \rgraynext_0_a2[3] .INIT=16'h936C;
  CFG2 \rbin_RNILKK73[0]  (
	.A(state[0]),
	.B(rbin_Z[0]),
	.Y(m22_0)
);
defparam \rbin_RNILKK73[0] .INIT=4'h4;
// @11:120
  CFG2 un14_wbinnext_i_a2_2_0_a2_0_a2_0 (
	.A(OPB_ADDR_11),
	.B(OPB_ADDR_0),
	.Y(N_1022)
);
defparam un14_wbinnext_i_a2_2_0_a2_0_a2_0.INIT=4'h1;
// @11:120
  CFG2 un14_wbinnext_i_a2_2_0_o2_i_o2 (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_4602)
);
defparam un14_wbinnext_i_a2_2_0_o2_i_o2.INIT=4'hE;
// @11:120
  CFG4 un14_wbinnext_i_a2_2 (
	.A(OPB_ADDR_0),
	.B(OPB_ADDR_11),
	.C(OPB_ADDR_14),
	.D(N_5338),
	.Y(un14_wbinnext_i_a2_2_Z)
);
defparam un14_wbinnext_i_a2_2.INIT=16'h0100;
// @11:178
  CFG4 \un12_rbinnext_1.CO1  (
	.A(m22_0),
	.B(state[1]),
	.C(opb_fifo_empty),
	.D(rbin_Z[1]),
	.Y(CO1)
);
defparam \un12_rbinnext_1.CO1 .INIT=16'h0200;
// @11:180
  CFG4 \rgraynext_1_i_o3[1]  (
	.A(m22_0),
	.B(state[1]),
	.C(opb_fifo_empty),
	.D(rbin_Z[1]),
	.Y(rgraynext_1_i_o3_Z[1])
);
defparam \rgraynext_1_i_o3[1] .INIT=16'hFD02;
  CFG4 \rbin_RNI77C3A[0]  (
	.A(opb_fifo_empty),
	.B(rbin_Z[0]),
	.C(state[0]),
	.D(state[1]),
	.Y(rbin_RNI77C3A_Z[0])
);
defparam \rbin_RNI77C3A[0] .INIT=16'hCCC9;
// @11:120
  CFG4 un14_wbinnext_i_a2_3 (
	.A(un14_wbinnext_i_a2_2_Z),
	.B(N_4602),
	.C(o_wfull_Z),
	.D(OPB_ADDR_13),
	.Y(un14_wbinnext_i_a2_3_Z)
);
defparam un14_wbinnext_i_a2_3.INIT=16'h0800;
// @11:180
  CFG2 \rgraynext_0_a2[0]  (
	.A(rgraynext_1_i_o3_Z[1]),
	.B(rbin_RNI77C3A_Z[0]),
	.Y(rgraynext[0])
);
defparam \rgraynext_0_a2[0] .INIT=4'h6;
// @11:180
  CFG2 \rgraynext_1_i_o3[2]  (
	.A(CO1),
	.B(rbin_Z[2]),
	.Y(rgraynext_1_i_o3_Z[2])
);
defparam \rgraynext_1_i_o3[2] .INIT=4'h6;
// @11:180
  CFG4 \rgraynext_2_i_o3[3]  (
	.A(rbin_Z[2]),
	.B(CO1),
	.C(rbin_Z[4]),
	.D(rbin_Z[3]),
	.Y(rgraynext_2_i_o3_Z[3])
);
defparam \rgraynext_2_i_o3[3] .INIT=16'h78F0;
// @11:180
  CFG3 \rgraynext_1_i_o3[3]  (
	.A(rbin_Z[2]),
	.B(CO1),
	.C(rbin_Z[3]),
	.Y(rgraynext_1_i_o3_Z[3])
);
defparam \rgraynext_1_i_o3[3] .INIT=8'h78;
// @11:180
  CFG2 \rgraynext_0_a2[1]  (
	.A(rgraynext_1_i_o3_Z[2]),
	.B(rgraynext_1_i_o3_Z[1]),
	.Y(rgraynext[1])
);
defparam \rgraynext_0_a2[1] .INIT=4'h6;
// @11:120
  CFG4 un14_wbinnext_i_a2 (
	.A(un14_wbinnext_i_a2_3_Z),
	.B(N_972),
	.C(N_1242),
	.D(N_283_i),
	.Y(N_665)
);
defparam un14_wbinnext_i_a2.INIT=16'h8000;
  CFG4 o_rempty_RNI4JG751 (
	.A(state[1]),
	.B(N_32_mux),
	.C(opb_fifo_empty),
	.D(state[0]),
	.Y(N_17_0)
);
defparam o_rempty_RNI4JG751.INIT=16'h0027;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[4]),
	.B(rq2_wgray_Z[0]),
	.C(rgraynext[0]),
	.D(rgraynext_2_i_o3_Z[3]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:120
  CFG3 un14_wbinnext_i_o3 (
	.A(o_wfull_Z),
	.B(ILIM_DAC_RE_d1),
	.C(N_665),
	.Y(un14_wbinnext_i_o3_Z)
);
defparam un14_wbinnext_i_o3.INIT=8'hF4;
// @11:196
  CFG4 rempty_next_NE_2 (
	.A(rq2_wgray_Z[2]),
	.B(rq2_wgray_Z[3]),
	.C(rgraynext[3]),
	.D(rgraynext[2]),
	.Y(rempty_next_NE_2_Z)
);
defparam rempty_next_NE_2.INIT=16'h7DBE;
// @11:121
  CFG4 \wgraynext_1_i_o3_0_o2[1]  (
	.A(wbin_Z[0]),
	.B(o_wfull_Z),
	.C(N_665),
	.D(ILIM_DAC_RE_d1),
	.Y(N_291)
);
defparam \wgraynext_1_i_o3_0_o2[1] .INIT=16'h5D5F;
// @11:121
  CFG3 \wgraynext_0_a2_0_x2[0]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un14_wbinnext_i_o3_Z),
	.Y(N_413_i)
);
defparam \wgraynext_0_a2_0_x2[0] .INIT=8'h56;
// @11:128
  CFG2 \wbin_RNO[0]  (
	.A(un14_wbinnext_i_o3_Z),
	.B(wbin_Z[0]),
	.Y(N_398_i_i)
);
defparam \wbin_RNO[0] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0_x2[1]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(un14_wbinnext_i_o3_Z),
	.Y(N_454_i)
);
defparam \wgraynext_0_a2_0_x2[1] .INIT=16'h5666;
// @11:121
  CFG4 \wgraynext_1_i_o3_0_o2[3]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(un14_wbinnext_i_o3_Z),
	.Y(N_1722)
);
defparam \wgraynext_1_i_o3_0_o2[3] .INIT=16'h7FFF;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rgraynext[1]),
	.B(rq2_wgray_Z[1]),
	.C(rempty_next_NE_2_Z),
	.D(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0009;
// @11:128
  CFG2 \wbin_RNO[1]  (
	.A(N_291),
	.B(wbin_Z[1]),
	.Y(N_403_i_i)
);
defparam \wbin_RNO[1] .INIT=4'h9;
// @11:121
  CFG4 \wgraynext_0_a2_0_x2[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_291),
	.Y(N_458_i)
);
defparam \wgraynext_0_a2_0_x2[2] .INIT=16'h6656;
// @11:128
  CFG4 \wbin_RNO[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(un14_wbinnext_i_o3_Z),
	.Y(N_405_i_i)
);
defparam \wbin_RNO[2] .INIT=16'h6AAA;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[0]),
	.B(wq2_rgray_Z[1]),
	.C(N_454_i),
	.D(N_413_i),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG3 \wgraynext_0_a2_0_x2[3]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_1722),
	.Y(N_461_i)
);
defparam \wgraynext_0_a2_0_x2[3] .INIT=8'h65;
// @11:128
  CFG4 \wbin_RNO[3]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_291),
	.Y(N_407_i_i)
);
defparam \wbin_RNO[3] .INIT=16'hAA6A;
// @11:134
  CFG3 wfull_next_NE_1 (
	.A(wfull_next_NE_0_Z),
	.B(wq2_rgray_Z[2]),
	.C(N_458_i),
	.Y(wfull_next_NE_1_Z)
);
defparam wfull_next_NE_1.INIT=8'hBE;
// @11:134
  CFG4 wfull_next_4_i (
	.A(wq2_rgray_Z[4]),
	.B(wbin_Z[4]),
	.C(wbin_Z[3]),
	.D(N_1722),
	.Y(N_22_0)
);
defparam wfull_next_4_i.INIT=16'h6696;
// @11:134
  CFG3 \wbin_RNO[4]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_1722),
	.Y(N_439_i_i)
);
defparam \wbin_RNO[4] .INIT=8'hA6;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wq2_rgray_Z[3]),
	.B(wfull_next_NE_1_Z),
	.C(N_461_i),
	.D(N_22_0),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h1200;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_24s_4s_24s_4s */

module DAC_DACx0504_IF (
  OPB_ADDR_18,
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_ADDR_2,
  OPB_ADDR_3,
  OPB_ADDR_16,
  OPB_ADDR_5,
  OPB_ADDR_19,
  ILIM_DAC_IN,
  OPB_DO,
  OPB_RE,
  N_5338,
  N_972,
  N_1242,
  N_283_i,
  OPB_WE,
  N_680,
  N_4602,
  N_1022,
  DAC_SDI_c,
  ST_DAC_CLK_c,
  DAC_SDO_c,
  DAC_CS_N_c,
  ILIM_DAC_RE,
  FPGA_100M_CLK,
  ILIM_DAC_RE_d1,
  RESET_N_arst
)
;
input OPB_ADDR_18 ;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_ADDR_2 ;
input OPB_ADDR_3 ;
input OPB_ADDR_16 ;
input OPB_ADDR_5 ;
input OPB_ADDR_19 ;
output [23:0] ILIM_DAC_IN ;
input [15:0] OPB_DO ;
input OPB_RE ;
input N_5338 ;
input N_972 ;
input N_1242 ;
input N_283_i ;
input OPB_WE ;
input N_680 ;
output N_4602 ;
output N_1022 ;
output DAC_SDI_c ;
output ST_DAC_CLK_c ;
input DAC_SDO_c ;
output DAC_CS_N_c ;
input ILIM_DAC_RE ;
input FPGA_100M_CLK ;
output ILIM_DAC_RE_d1 ;
input RESET_N_arst ;
wire OPB_ADDR_18 ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_16 ;
wire OPB_ADDR_5 ;
wire OPB_ADDR_19 ;
wire OPB_RE ;
wire N_5338 ;
wire N_972 ;
wire N_1242 ;
wire N_283_i ;
wire OPB_WE ;
wire N_680 ;
wire N_4602 ;
wire N_1022 ;
wire DAC_SDI_c ;
wire ST_DAC_CLK_c ;
wire DAC_SDO_c ;
wire DAC_CS_N_c ;
wire ILIM_DAC_RE ;
wire FPGA_100M_CLK ;
wire ILIM_DAC_RE_d1 ;
wire RESET_N_arst ;
wire [1:0] state_Z;
wire [0:0] state_i;
wire [0:0] state_ns;
wire [23:0] data_out_Z;
wire [23:0] data_in_Z;
wire [4:0] bit_count_Z;
wire [23:0] opb_fifo_rdata;
wire [17:17] opb_fifo_wdata_1;
wire [19:0] opb_fifo_wdata_1_Z;
wire VCC ;
wire clk_sd ;
wire N_4_0_i ;
wire GND ;
wire N_1897_i ;
wire DAC_CS_N_RNO_0_Z ;
wire N_4720 ;
wire N_17_0 ;
wire N_4721 ;
wire N_4722 ;
wire N_4723 ;
wire N_354 ;
wire N_4724 ;
wire N_4725 ;
wire N_4726 ;
wire N_4727 ;
wire N_4728 ;
wire N_4729 ;
wire N_4730 ;
wire N_4731 ;
wire N_4732 ;
wire N_4733 ;
wire N_4734 ;
wire N_4735 ;
wire N_4736 ;
wire N_4737 ;
wire N_4738 ;
wire clk_sd_i ;
wire N_105_i ;
wire N_4739 ;
wire N_4740 ;
wire N_4741 ;
wire N_4742 ;
wire bit_count_n2_Z ;
wire bit_count_n1_Z ;
wire N_506_i ;
wire bit_count_n4_Z ;
wire bit_count_n3_Z ;
wire N_1896 ;
wire N_27 ;
wire ram_dac_we ;
wire N_32_mux ;
wire opb_fifo_empty ;
wire N_226 ;
wire N_1801 ;
wire un1_opb_fifo_wdata_0_a2_0_a2_0_a2_Z ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
  CFG1 \state_RNIE55N1[0]  (
	.A(state_Z[0]),
	.Y(state_i[0])
);
defparam \state_RNIE55N1[0] .INIT=2'h1;
// @12:127
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:95
  SLE opb_dummy_re (
	.Q(ILIM_DAC_RE_d1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(ILIM_DAC_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE DAC_CS_N (
	.Q(DAC_CS_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_1897_i),
	.EN(DAC_CS_N_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[4]  (
	.Q(data_out_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4720),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[3]  (
	.Q(data_out_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4721),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[2]  (
	.Q(data_out_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4722),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[1]  (
	.Q(data_out_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4723),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[0]  (
	.Q(data_out_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_354),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[19]  (
	.Q(data_out_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4724),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[18]  (
	.Q(data_out_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4725),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[17]  (
	.Q(data_out_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4726),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[16]  (
	.Q(data_out_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4727),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[15]  (
	.Q(data_out_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4728),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[14]  (
	.Q(data_out_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4729),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[13]  (
	.Q(data_out_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4730),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[12]  (
	.Q(data_out_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4731),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[11]  (
	.Q(data_out_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4732),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[10]  (
	.Q(data_out_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4733),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[9]  (
	.Q(data_out_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4734),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[8]  (
	.Q(data_out_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4735),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[7]  (
	.Q(data_out_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4736),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[6]  (
	.Q(data_out_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4737),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[5]  (
	.Q(data_out_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4738),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:175
  SLE \data_in[10]  (
	.Q(data_in_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[9]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[9]  (
	.Q(data_in_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[8]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[8]  (
	.Q(data_in_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[7]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[7]  (
	.Q(data_in_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[6]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[6]  (
	.Q(data_in_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[5]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[5]  (
	.Q(data_in_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[4]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[4]  (
	.Q(data_in_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[3]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[3]  (
	.Q(data_in_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[2]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[2]  (
	.Q(data_in_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[1]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[1]  (
	.Q(data_in_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[0]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[0]  (
	.Q(data_in_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(DAC_SDO_c),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:127
  SLE \data_out[23]  (
	.Q(data_out_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4739),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[22]  (
	.Q(data_out_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4740),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[21]  (
	.Q(data_out_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4741),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[20]  (
	.Q(data_out_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4742),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:175
  SLE \data_in[23]  (
	.Q(data_in_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[22]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[22]  (
	.Q(data_in_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[21]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[21]  (
	.Q(data_in_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[20]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[20]  (
	.Q(data_in_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[19]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[19]  (
	.Q(data_in_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[18]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[18]  (
	.Q(data_in_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[17]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[17]  (
	.Q(data_in_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[16]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[16]  (
	.Q(data_in_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[15]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[15]  (
	.Q(data_in_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[14]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[14]  (
	.Q(data_in_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[13]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[13]  (
	.Q(data_in_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[12]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[12]  (
	.Q(data_in_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[11]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[11]  (
	.Q(data_in_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[10]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:127
  SLE \bit_count[2]  (
	.Q(bit_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n2_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[1]  (
	.Q(bit_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n1_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[0]  (
	.Q(bit_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_506_i),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[4]  (
	.Q(bit_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n4_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[3]  (
	.Q(bit_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n3_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  CFG4 bit_count_n3 (
	.A(bit_count_Z[2]),
	.B(bit_count_Z[3]),
	.C(N_1896),
	.D(N_27),
	.Y(bit_count_n3_Z)
);
defparam bit_count_n3.INIT=16'h60C0;
// @12:127
  CFG2 data_out_6_18_138_a2 (
	.A(opb_fifo_rdata[0]),
	.B(state_Z[1]),
	.Y(N_354)
);
defparam data_out_6_18_138_a2.INIT=4'h2;
  CFG2 \state_RNITBAE3[0]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(N_105_i)
);
defparam \state_RNITBAE3[0] .INIT=4'hE;
  CFG2 \state_RNITD2H4[1]  (
	.A(clk_sd),
	.B(state_Z[1]),
	.Y(ST_DAC_CLK_c)
);
defparam \state_RNITD2H4[1] .INIT=4'h8;
// @12:127
  CFG2 bit_count_c1 (
	.A(bit_count_Z[0]),
	.B(bit_count_Z[1]),
	.Y(N_27)
);
defparam bit_count_c1.INIT=4'h8;
// @12:127
  CFG3 data_out_6_22_91_i_m2 (
	.A(opb_fifo_rdata[4]),
	.B(data_out_Z[3]),
	.C(state_Z[1]),
	.Y(N_4720)
);
defparam data_out_6_22_91_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_21_103_i_m2 (
	.A(opb_fifo_rdata[3]),
	.B(data_out_Z[2]),
	.C(state_Z[1]),
	.Y(N_4721)
);
defparam data_out_6_21_103_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_20_115_i_m2 (
	.A(opb_fifo_rdata[2]),
	.B(data_out_Z[1]),
	.C(state_Z[1]),
	.Y(N_4722)
);
defparam data_out_6_20_115_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_19_127_i_m2 (
	.A(opb_fifo_rdata[1]),
	.B(data_out_Z[0]),
	.C(state_Z[1]),
	.Y(N_4723)
);
defparam data_out_6_19_127_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_17_147_i_m2 (
	.A(opb_fifo_rdata[19]),
	.B(data_out_Z[18]),
	.C(state_Z[1]),
	.Y(N_4724)
);
defparam data_out_6_17_147_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_16_159_i_m2 (
	.A(opb_fifo_rdata[18]),
	.B(data_out_Z[17]),
	.C(state_Z[1]),
	.Y(N_4725)
);
defparam data_out_6_16_159_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_15_171_i_m2 (
	.A(opb_fifo_rdata[17]),
	.B(data_out_Z[16]),
	.C(state_Z[1]),
	.Y(N_4726)
);
defparam data_out_6_15_171_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_14_183_i_m2 (
	.A(opb_fifo_rdata[16]),
	.B(data_out_Z[15]),
	.C(state_Z[1]),
	.Y(N_4727)
);
defparam data_out_6_14_183_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_13_195_i_m2 (
	.A(opb_fifo_rdata[15]),
	.B(data_out_Z[14]),
	.C(state_Z[1]),
	.Y(N_4728)
);
defparam data_out_6_13_195_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_12_207_i_m2 (
	.A(opb_fifo_rdata[14]),
	.B(data_out_Z[13]),
	.C(state_Z[1]),
	.Y(N_4729)
);
defparam data_out_6_12_207_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_11_219_i_m2 (
	.A(opb_fifo_rdata[13]),
	.B(data_out_Z[12]),
	.C(state_Z[1]),
	.Y(N_4730)
);
defparam data_out_6_11_219_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_10_231_i_m2 (
	.A(opb_fifo_rdata[12]),
	.B(data_out_Z[11]),
	.C(state_Z[1]),
	.Y(N_4731)
);
defparam data_out_6_10_231_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_363_i_m2 (
	.A(opb_fifo_rdata[20]),
	.B(data_out_Z[19]),
	.C(state_Z[1]),
	.Y(N_4742)
);
defparam data_out_6_363_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_0_351_i_m2 (
	.A(opb_fifo_rdata[21]),
	.B(data_out_Z[20]),
	.C(state_Z[1]),
	.Y(N_4741)
);
defparam data_out_6_0_351_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_1_339_i_m2 (
	.A(opb_fifo_rdata[22]),
	.B(data_out_Z[21]),
	.C(state_Z[1]),
	.Y(N_4740)
);
defparam data_out_6_1_339_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_2_327_i_m2 (
	.A(opb_fifo_rdata[23]),
	.B(data_out_Z[22]),
	.C(state_Z[1]),
	.Y(N_4739)
);
defparam data_out_6_2_327_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_3_315_i_m2 (
	.A(opb_fifo_rdata[5]),
	.B(data_out_Z[4]),
	.C(state_Z[1]),
	.Y(N_4738)
);
defparam data_out_6_3_315_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_4_303_i_m2 (
	.A(opb_fifo_rdata[6]),
	.B(data_out_Z[5]),
	.C(state_Z[1]),
	.Y(N_4737)
);
defparam data_out_6_4_303_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_5_291_i_m2 (
	.A(opb_fifo_rdata[7]),
	.B(data_out_Z[6]),
	.C(state_Z[1]),
	.Y(N_4736)
);
defparam data_out_6_5_291_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_6_279_i_m2 (
	.A(opb_fifo_rdata[8]),
	.B(data_out_Z[7]),
	.C(state_Z[1]),
	.Y(N_4735)
);
defparam data_out_6_6_279_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_7_267_i_m2 (
	.A(opb_fifo_rdata[9]),
	.B(data_out_Z[8]),
	.C(state_Z[1]),
	.Y(N_4734)
);
defparam data_out_6_7_267_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_8_255_i_m2 (
	.A(opb_fifo_rdata[10]),
	.B(data_out_Z[9]),
	.C(state_Z[1]),
	.Y(N_4733)
);
defparam data_out_6_8_255_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_9_243_i_m2 (
	.A(opb_fifo_rdata[11]),
	.B(data_out_Z[10]),
	.C(state_Z[1]),
	.Y(N_4732)
);
defparam data_out_6_9_243_i_m2.INIT=8'hCA;
  CFG3 \data_in_RNIFVLG4[23]  (
	.A(state_Z[1]),
	.B(data_in_Z[23]),
	.C(state_Z[0]),
	.Y(ram_dac_we)
);
defparam \data_in_RNIFVLG4[23] .INIT=8'h80;
  CFG3 \data_out_RNIGF1L7[23]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(data_out_Z[23]),
	.Y(DAC_SDI_c)
);
defparam \data_out_RNIGF1L7[23] .INIT=8'h20;
// @12:127
  CFG2 \state_RNO[1]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(N_4_0_i)
);
defparam \state_RNO[1] .INIT=4'h6;
  CFG4 \bit_count_RNI4RJKS[4]  (
	.A(bit_count_Z[4]),
	.B(bit_count_Z[3]),
	.C(bit_count_Z[2]),
	.D(N_27),
	.Y(N_32_mux)
);
defparam \bit_count_RNI4RJKS[4] .INIT=16'h2000;
// @12:127
  CFG3 DAC_CS_N_RNO (
	.A(opb_fifo_empty),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(N_1897_i)
);
defparam DAC_CS_N_RNO.INIT=8'hF2;
  CFG2 \state_RNIJ1PBU[1]  (
	.A(N_32_mux),
	.B(state_Z[1]),
	.Y(N_1896)
);
defparam \state_RNIJ1PBU[1] .INIT=4'h4;
// @12:127
  CFG3 bit_count_70 (
	.A(N_1896),
	.B(bit_count_Z[2]),
	.C(N_27),
	.Y(N_226)
);
defparam bit_count_70.INIT=8'h80;
// @12:127
  CFG3 bit_count_n2 (
	.A(N_1896),
	.B(bit_count_Z[2]),
	.C(N_27),
	.Y(bit_count_n2_Z)
);
defparam bit_count_n2.INIT=8'h28;
  CFG3 DAC_CS_N_RNO_0 (
	.A(state_Z[1]),
	.B(N_1896),
	.C(state_Z[0]),
	.Y(DAC_CS_N_RNO_0_Z)
);
defparam DAC_CS_N_RNO_0.INIT=8'h53;
// @12:127
  CFG3 bit_count_n1 (
	.A(bit_count_Z[1]),
	.B(bit_count_Z[0]),
	.C(N_1896),
	.Y(bit_count_n1_Z)
);
defparam bit_count_n1.INIT=8'h60;
  CFG4 \state_RNO[0]  (
	.A(state_Z[1]),
	.B(N_32_mux),
	.C(opb_fifo_empty),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_RNO[0] .INIT=16'h008D;
// @12:127
  CFG4 bit_count_n4 (
	.A(bit_count_Z[3]),
	.B(bit_count_Z[4]),
	.C(N_226),
	.D(N_1896),
	.Y(bit_count_n4_Z)
);
defparam bit_count_n4.INIT=16'h6CA0;
// @12:127
  CFG2 \bit_count_RNO[0]  (
	.A(N_1896),
	.B(bit_count_Z[0]),
	.Y(N_506_i)
);
defparam \bit_count_RNO[0] .INIT=4'h2;
// @12:21
  CFG4 un2_opb_fifo_wdata_i_a2_4_a2_0_a2 (
	.A(OPB_ADDR_18),
	.B(N_1022),
	.C(N_4602),
	.D(N_680),
	.Y(N_1801)
);
defparam un2_opb_fifo_wdata_i_a2_4_a2_0_a2.INIT=16'h8000;
// @12:21
  CFG2 un1_opb_fifo_wdata_0_a2_0_a2_0_a2 (
	.A(N_1801),
	.B(OPB_WE),
	.Y(un1_opb_fifo_wdata_0_a2_0_a2_0_a2_Z)
);
defparam un1_opb_fifo_wdata_0_a2_0_a2_0_a2.INIT=4'h2;
// @12:122
  CFG2 \opb_fifo_wdata_1_0_a2[17]  (
	.A(N_1801),
	.B(OPB_ADDR_1),
	.Y(opb_fifo_wdata_1[17])
);
defparam \opb_fifo_wdata_1_0_a2[17] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[0]  (
	.A(N_1801),
	.B(OPB_DO[0]),
	.Y(opb_fifo_wdata_1_Z[0])
);
defparam \opb_fifo_wdata_1[0] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[1]  (
	.A(N_1801),
	.B(OPB_DO[1]),
	.Y(opb_fifo_wdata_1_Z[1])
);
defparam \opb_fifo_wdata_1[1] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[2]  (
	.A(N_1801),
	.B(OPB_DO[2]),
	.Y(opb_fifo_wdata_1_Z[2])
);
defparam \opb_fifo_wdata_1[2] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[3]  (
	.A(N_1801),
	.B(OPB_DO[3]),
	.Y(opb_fifo_wdata_1_Z[3])
);
defparam \opb_fifo_wdata_1[3] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[4]  (
	.A(N_1801),
	.B(OPB_DO[4]),
	.Y(opb_fifo_wdata_1_Z[4])
);
defparam \opb_fifo_wdata_1[4] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[5]  (
	.A(N_1801),
	.B(OPB_DO[5]),
	.Y(opb_fifo_wdata_1_Z[5])
);
defparam \opb_fifo_wdata_1[5] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[6]  (
	.A(N_1801),
	.B(OPB_DO[6]),
	.Y(opb_fifo_wdata_1_Z[6])
);
defparam \opb_fifo_wdata_1[6] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[7]  (
	.A(N_1801),
	.B(OPB_DO[7]),
	.Y(opb_fifo_wdata_1_Z[7])
);
defparam \opb_fifo_wdata_1[7] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[8]  (
	.A(N_1801),
	.B(OPB_DO[8]),
	.Y(opb_fifo_wdata_1_Z[8])
);
defparam \opb_fifo_wdata_1[8] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[9]  (
	.A(N_1801),
	.B(OPB_DO[9]),
	.Y(opb_fifo_wdata_1_Z[9])
);
defparam \opb_fifo_wdata_1[9] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[10]  (
	.A(N_1801),
	.B(OPB_DO[10]),
	.Y(opb_fifo_wdata_1_Z[10])
);
defparam \opb_fifo_wdata_1[10] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[11]  (
	.A(N_1801),
	.B(OPB_DO[11]),
	.Y(opb_fifo_wdata_1_Z[11])
);
defparam \opb_fifo_wdata_1[11] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[12]  (
	.A(N_1801),
	.B(OPB_DO[12]),
	.Y(opb_fifo_wdata_1_Z[12])
);
defparam \opb_fifo_wdata_1[12] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[13]  (
	.A(N_1801),
	.B(OPB_DO[13]),
	.Y(opb_fifo_wdata_1_Z[13])
);
defparam \opb_fifo_wdata_1[13] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[14]  (
	.A(N_1801),
	.B(OPB_DO[14]),
	.Y(opb_fifo_wdata_1_Z[14])
);
defparam \opb_fifo_wdata_1[14] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[15]  (
	.A(N_1801),
	.B(OPB_DO[15]),
	.Y(opb_fifo_wdata_1_Z[15])
);
defparam \opb_fifo_wdata_1[15] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[16]  (
	.A(N_1801),
	.B(OPB_ADDR_0),
	.Y(opb_fifo_wdata_1_Z[16])
);
defparam \opb_fifo_wdata_1[16] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[18]  (
	.A(N_1801),
	.B(OPB_ADDR_2),
	.Y(opb_fifo_wdata_1_Z[18])
);
defparam \opb_fifo_wdata_1[18] .INIT=4'h8;
// @12:122
  CFG2 \opb_fifo_wdata_1[19]  (
	.A(N_1801),
	.B(OPB_ADDR_3),
	.Y(opb_fifo_wdata_1_Z[19])
);
defparam \opb_fifo_wdata_1[19] .INIT=4'h8;
// @12:69
  CLOCK_DIV_9 sclk (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_sd_i(clk_sd_i),
	.clk_sd(clk_sd)
);
// @12:80
  DP_RAM_2R_1W_24s_4s data_in_ram (
	.ILIM_DAC_IN(ILIM_DAC_IN[23:0]),
	.data_in(data_in_Z[23:0]),
	.OPB_ADDR({OPB_ADDR_3, OPB_ADDR_2, OPB_ADDR_1, OPB_ADDR_0}),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.ram_dac_we(ram_dac_we),
	.clk_sd(clk_sd)
);
// @12:109
  afifo_24s_4s_24s_4s opb_fifo_inst (
	.OPB_ADDR_11(OPB_ADDR_16),
	.OPB_ADDR_0(OPB_ADDR_5),
	.OPB_ADDR_14(OPB_ADDR_19),
	.OPB_ADDR_13(OPB_ADDR_18),
	.state(state_Z[1:0]),
	.opb_fifo_rdata(opb_fifo_rdata[23:0]),
	.opb_fifo_wdata_1({opb_fifo_wdata_1_Z[19:18], opb_fifo_wdata_1[17], opb_fifo_wdata_1_Z[16:0]}),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.N_17_0(N_17_0),
	.N_32_mux(N_32_mux),
	.N_283_i(N_283_i),
	.N_1242(N_1242),
	.N_972(N_972),
	.N_5338(N_5338),
	.N_4602(N_4602),
	.OPB_RE(OPB_RE),
	.OPB_WE(OPB_WE),
	.N_1022(N_1022),
	.un1_opb_fifo_wdata_0_a2_0_a2_0_a2(un1_opb_fifo_wdata_0_a2_0_a2_0_a2_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.clk_sd(clk_sd),
	.RESET_N_arst(RESET_N_arst),
	.opb_fifo_empty(opb_fifo_empty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DAC_DACx0504_IF */

module FPGA_WDI (
  PULSE_100US,
  RESET_N_arst,
  WD_TRIG_c
)
;
input PULSE_100US ;
input RESET_N_arst ;
output WD_TRIG_c ;
wire PULSE_100US ;
wire RESET_N_arst ;
wire WD_TRIG_c ;
wire [3:1] watchdog_time_100us_Z;
wire [3:1] watchdog_time_100us_4_Z;
wire [2:2] SUM;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire ANC3 ;
wire GND ;
  CFG1 \watchdog_time_100us_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \watchdog_time_100us_RNO[0] .INIT=2'h1;
// @14:31
  SLE wdi (
	.Q(WD_TRIG_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(ANC3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[3]  (
	.Q(watchdog_time_100us_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(watchdog_time_100us_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[2]  (
	.Q(watchdog_time_100us_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[1]  (
	.Q(watchdog_time_100us_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(watchdog_time_100us_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:39
  CFG3 \un2_watchdog_time_100us_1.SUM[2]  (
	.A(watchdog_time_100us_Z[2]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(SUM[2])
);
defparam \un2_watchdog_time_100us_1.SUM[2] .INIT=8'h6A;
// @14:41
  CFG4 \un2_watchdog_time_100us_1.ANC3  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(ANC3)
);
defparam \un2_watchdog_time_100us_1.ANC3 .INIT=16'h0001;
// @14:37
  CFG3 \watchdog_time_100us_4[1]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(watchdog_time_100us_4_Z[1])
);
defparam \watchdog_time_100us_4[1] .INIT=8'h14;
// @14:37
  CFG4 \watchdog_time_100us_4[3]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(watchdog_time_100us_4_Z[3])
);
defparam \watchdog_time_100us_4[3] .INIT=16'h4002;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FPGA_WDI */

module GPIO (
  GPIO_IN_31,
  GPIO_IN_10,
  GPIO_IN_9,
  GPIO_IN_8,
  GPIO_IN_7,
  GPIO_IN_6,
  GPIO_IN_5,
  GPIO_IN_4,
  GPIO_IN_3,
  GPIO_IN_2,
  GPIO_IN_1,
  GPIO_IN_0,
  GPIO_IN_23,
  GPIO_IN_22,
  GPIO_IN_21,
  GPIO_IN_20,
  GPIO_IN_19,
  GPIO_IN_18,
  GPIO_IN_17,
  GPIO_IN_16,
  GPIO_IN_15,
  GPIO_IN_14,
  GPIO_IN_13,
  GPIO_IN_12,
  GPIO_IN_11,
  OPB_DO,
  N_1250,
  N_680_0,
  LIFT_m1_0_a2_0_0,
  un3_AD_MUX5_N_i,
  un3_AD_MUX4_N_i,
  un3_AD_MUX3_N_i,
  un3_AD_MUX2_N_i,
  un3_AD_MUX1_N_i,
  ADCSELMUX_IF_RE,
  GPIO_FREE_IF_RE,
  DEBUG_IF_RE,
  EXT_BRAKE_IF_RE,
  MAINS_LEVEL_IF_RE,
  CCHL_IF_RE,
  GANTRY_96V_IF_RE,
  SPD_DMD_IF_RE,
  SERVICE_PENDANT_IF_RE,
  GANTRY_BRAKE_IF_RE,
  LIFT_96V_IF_RE,
  SPD_EMOPS_IF_RE,
  LIFT_MOTOR_SENSOR_IF_RE,
  STAND_IF_RE,
  GANTRY_EMOPS_IF_RE,
  PWR_IF_RE,
  g0_2_0,
  g0_1_1,
  N_723,
  N_966,
  GNT_BRK1_FB_N_c,
  GNT_BRK2_FB_N_c,
  GNT_BRK3_FB_N_c,
  GANTRY_BRAKE_IF_WE_i,
  PWM_BRK_EXT_FAULT_c,
  P24V_GNT_EMOPS_PG_c,
  GANTRY_EMOPS_IF_WE_i,
  P12V_ACT_DIODE_ON_N_c,
  GNT_BRK_EXT_EN_c,
  GANTRY_BRAKE_IF_WE,
  GNT_BRK_SW_MON_c,
  P24V_GOOD_N_c,
  PWR_IF_WE_i,
  FAN_FAIL_N_c,
  P24V_GNT_EMOPS_EN_c,
  GNT_EMOPS_EN_c,
  GANTRY_EMOPS_IF_WE,
  FAN_EN_c,
  P12V_ISO_EN_c,
  PWR_IF_WE,
  P24V_LFT_EMOPS_PG_c,
  OC_V_LFT_MOT_DRV_c,
  LFT_SHUNT_ON_c,
  LFT_EMOPS_OV_L_c,
  LIFT_96V_IF_WE_i,
  LFT_MOT_PWR_FLT_N_c,
  OC_V_GNT_BRK_DRV_c,
  GNT_MOT_PWR_FLT_N_c,
  GNT_BRK_PWR_FLT_N_c,
  GNT_EMOPS_OV_L_c,
  P5V_ISO_MON_GNT_c,
  GNT_SHUNT_ON_c,
  P5V_ISO_MON_LFT_c,
  P24V_LFT_EMOPS_EN_c,
  LFT_SHUNT_EN_c,
  LFT_EMOPS_EN_c,
  lft_mot_pwr_en_1,
  LIFT_96V_IF_WE,
  GNT_SHUNT_EN_c,
  GANTRY_96V_IF_WE_i,
  OC_V_GNT_MOT_DRV_c,
  gnt_mot_pwr_en_1,
  GANTRY_96V_IF_WE,
  gnt_brk_pwr_en_1,
  DBUG_MOSI_c,
  DBUG_CS_N_c,
  DBUG_SCLK_c,
  DEBUG_IF_WE_i,
  DBUG_ACTIVE_c,
  LFT_SERIO_FLT_N_c,
  LFT_MTN_EN_N_c,
  LFT_SER_PAGE_SEL_N_c,
  LFT_DOWN_LIMIT_c,
  CCHL_IF_WE_i,
  LFT_UP_LIMIT_c,
  DEBUG_IF_WE,
  DBUG_MISO_c,
  MAINS_LEVEL_IF_WE_i,
  MAINS_LEVEL_FB_c,
  LFT_SER_CLK_c,
  LFT_SER_SYNC_c,
  LFT_SER_DATA0_c,
  LFT_SER_DATA1_c,
  CCHL_IF_WE,
  GNT_CCW_LIMIT_c,
  N_3746_i,
  GNT_CW_LIMIT_c,
  MAINS_LEVEL_IF_WE,
  LFT_HW_EN_N_c,
  GNT_ST_DISB_c,
  GNT_HW_EN_N_c,
  EXOPS_GNT_24V_EN_c,
  STAND_IF_WE_i_i_a2_0_a2,
  DMD_PWR_OK_c,
  SPARE_MON_c,
  SPDIO_FLT_N_c,
  SPD2_24V_STATUS_N_c,
  N_3744_i,
  LFT_ST_DISB_c,
  GNT_HW_EN_MON_c,
  LFT_ST_DISB_MON_c,
  LFT_HW_EN_MON_c,
  SPD_DMD_IF_WE_i_i_a2_0_a2,
  GNT_ST_DISB_MON_c,
  PAN_24V_SW_c,
  SERVICE_PENDANT_IF_WE,
  EXT_BRK1_DRV_EN_c,
  EXT_BRK2_DRV_EN_c,
  EXT_BRK3_DRV_EN_c,
  EXT_BRAKE_IF_WE,
  GPIO2_c,
  GPIO3_c,
  GPIO5_c,
  GPIO_FREE_IF_WE,
  EM_DOWN_LIMIT_c,
  EM_UP_LIMIT_c,
  CCH_LFT_MOT_EN_N_c,
  CCH_LFT_DWN_N_c,
  CCH_LAT_LNG_FLOAT_N_c,
  EMO_GOOD_N_c,
  SITE_24V_PWR_OK_N_c,
  SPD_EMOPS_IF_WE_i,
  SPD_EMOPS_FLT_N_c,
  EMOPS_STAT1_c,
  EMOPS_STAT2_c,
  LFT_ROT_BRK_RLS_c,
  LAT_LNG_BRK_RLS_c,
  SRVC_CCH_GNT_N_c,
  EM_CCH_24V_EN_c,
  SPD_EMOPS_IF_WE,
  LFT_HALL_PWR_OK_c,
  LFT_HALL_SNS1_N_c,
  LFT_HALL_SNS2_N_c,
  LIFT_MOTOR_SENSOR_IF_WE_i,
  LFT_HALL_SNS3_N_c,
  LFT_HALL_PWR_EN_N_c,
  LIFT_MOTOR_SENSOR_IF_WE,
  SHUNT_EN_CNT_WE,
  AD_SEL0_c,
  AD_SEL1_c,
  AD_SEL2_c,
  ADCSELMUX_IF_WE,
  FPGA_100M_CLK_i,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output GPIO_IN_31 ;
output GPIO_IN_10 ;
output GPIO_IN_9 ;
output GPIO_IN_8 ;
output GPIO_IN_7 ;
output GPIO_IN_6 ;
output GPIO_IN_5 ;
output GPIO_IN_4 ;
output GPIO_IN_3 ;
output GPIO_IN_2 ;
output GPIO_IN_1 ;
output GPIO_IN_0 ;
output GPIO_IN_23 ;
output GPIO_IN_22 ;
output GPIO_IN_21 ;
output GPIO_IN_20 ;
output GPIO_IN_19 ;
output GPIO_IN_18 ;
output GPIO_IN_17 ;
output GPIO_IN_16 ;
output GPIO_IN_15 ;
output GPIO_IN_14 ;
output GPIO_IN_13 ;
output GPIO_IN_12 ;
output GPIO_IN_11 ;
input [31:0] OPB_DO ;
input N_1250 ;
input N_680_0 ;
input LIFT_m1_0_a2_0_0 ;
output un3_AD_MUX5_N_i ;
output un3_AD_MUX4_N_i ;
output un3_AD_MUX3_N_i ;
output un3_AD_MUX2_N_i ;
output un3_AD_MUX1_N_i ;
input ADCSELMUX_IF_RE ;
input GPIO_FREE_IF_RE ;
input DEBUG_IF_RE ;
input EXT_BRAKE_IF_RE ;
input MAINS_LEVEL_IF_RE ;
input CCHL_IF_RE ;
input GANTRY_96V_IF_RE ;
input SPD_DMD_IF_RE ;
input SERVICE_PENDANT_IF_RE ;
input GANTRY_BRAKE_IF_RE ;
input LIFT_96V_IF_RE ;
input SPD_EMOPS_IF_RE ;
input LIFT_MOTOR_SENSOR_IF_RE ;
input STAND_IF_RE ;
input GANTRY_EMOPS_IF_RE ;
input PWR_IF_RE ;
input g0_2_0 ;
input g0_1_1 ;
input N_723 ;
input N_966 ;
input GNT_BRK1_FB_N_c ;
input GNT_BRK2_FB_N_c ;
input GNT_BRK3_FB_N_c ;
input GANTRY_BRAKE_IF_WE_i ;
input PWM_BRK_EXT_FAULT_c ;
input P24V_GNT_EMOPS_PG_c ;
input GANTRY_EMOPS_IF_WE_i ;
input P12V_ACT_DIODE_ON_N_c ;
output GNT_BRK_EXT_EN_c ;
input GANTRY_BRAKE_IF_WE ;
output GNT_BRK_SW_MON_c ;
input P24V_GOOD_N_c ;
input PWR_IF_WE_i ;
input FAN_FAIL_N_c ;
output P24V_GNT_EMOPS_EN_c ;
output GNT_EMOPS_EN_c ;
input GANTRY_EMOPS_IF_WE ;
output FAN_EN_c ;
output P12V_ISO_EN_c ;
input PWR_IF_WE ;
input P24V_LFT_EMOPS_PG_c ;
input OC_V_LFT_MOT_DRV_c ;
input LFT_SHUNT_ON_c ;
input LFT_EMOPS_OV_L_c ;
input LIFT_96V_IF_WE_i ;
input LFT_MOT_PWR_FLT_N_c ;
input OC_V_GNT_BRK_DRV_c ;
input GNT_MOT_PWR_FLT_N_c ;
input GNT_BRK_PWR_FLT_N_c ;
input GNT_EMOPS_OV_L_c ;
input P5V_ISO_MON_GNT_c ;
input GNT_SHUNT_ON_c ;
input P5V_ISO_MON_LFT_c ;
output P24V_LFT_EMOPS_EN_c ;
output LFT_SHUNT_EN_c ;
output LFT_EMOPS_EN_c ;
output lft_mot_pwr_en_1 ;
input LIFT_96V_IF_WE ;
output GNT_SHUNT_EN_c ;
input GANTRY_96V_IF_WE_i ;
input OC_V_GNT_MOT_DRV_c ;
output gnt_mot_pwr_en_1 ;
input GANTRY_96V_IF_WE ;
output gnt_brk_pwr_en_1 ;
input DBUG_MOSI_c ;
input DBUG_CS_N_c ;
input DBUG_SCLK_c ;
input DEBUG_IF_WE_i ;
input DBUG_ACTIVE_c ;
input LFT_SERIO_FLT_N_c ;
input LFT_MTN_EN_N_c ;
input LFT_SER_PAGE_SEL_N_c ;
input LFT_DOWN_LIMIT_c ;
input CCHL_IF_WE_i ;
input LFT_UP_LIMIT_c ;
input DEBUG_IF_WE ;
output DBUG_MISO_c ;
input MAINS_LEVEL_IF_WE_i ;
input MAINS_LEVEL_FB_c ;
output LFT_SER_CLK_c ;
output LFT_SER_SYNC_c ;
output LFT_SER_DATA0_c ;
output LFT_SER_DATA1_c ;
input CCHL_IF_WE ;
input GNT_CCW_LIMIT_c ;
input N_3746_i ;
input GNT_CW_LIMIT_c ;
input MAINS_LEVEL_IF_WE ;
input LFT_HW_EN_N_c ;
input GNT_ST_DISB_c ;
input GNT_HW_EN_N_c ;
output EXOPS_GNT_24V_EN_c ;
input STAND_IF_WE_i_i_a2_0_a2 ;
output DMD_PWR_OK_c ;
output SPARE_MON_c ;
input SPDIO_FLT_N_c ;
input SPD2_24V_STATUS_N_c ;
input N_3744_i ;
input LFT_ST_DISB_c ;
output GNT_HW_EN_MON_c ;
output LFT_ST_DISB_MON_c ;
output LFT_HW_EN_MON_c ;
input SPD_DMD_IF_WE_i_i_a2_0_a2 ;
output GNT_ST_DISB_MON_c ;
output PAN_24V_SW_c ;
input SERVICE_PENDANT_IF_WE ;
output EXT_BRK1_DRV_EN_c ;
output EXT_BRK2_DRV_EN_c ;
output EXT_BRK3_DRV_EN_c ;
input EXT_BRAKE_IF_WE ;
output GPIO2_c ;
output GPIO3_c ;
output GPIO5_c ;
input GPIO_FREE_IF_WE ;
input EM_DOWN_LIMIT_c ;
input EM_UP_LIMIT_c ;
input CCH_LFT_MOT_EN_N_c ;
input CCH_LFT_DWN_N_c ;
input CCH_LAT_LNG_FLOAT_N_c ;
input EMO_GOOD_N_c ;
input SITE_24V_PWR_OK_N_c ;
input SPD_EMOPS_IF_WE_i ;
input SPD_EMOPS_FLT_N_c ;
output EMOPS_STAT1_c ;
output EMOPS_STAT2_c ;
output LFT_ROT_BRK_RLS_c ;
output LAT_LNG_BRK_RLS_c ;
output SRVC_CCH_GNT_N_c ;
output EM_CCH_24V_EN_c ;
input SPD_EMOPS_IF_WE ;
input LFT_HALL_PWR_OK_c ;
input LFT_HALL_SNS1_N_c ;
input LFT_HALL_SNS2_N_c ;
input LIFT_MOTOR_SENSOR_IF_WE_i ;
input LFT_HALL_SNS3_N_c ;
output LFT_HALL_PWR_EN_N_c ;
input LIFT_MOTOR_SENSOR_IF_WE ;
input SHUNT_EN_CNT_WE ;
output AD_SEL0_c ;
output AD_SEL1_c ;
output AD_SEL2_c ;
input ADCSELMUX_IF_WE ;
input FPGA_100M_CLK_i ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire GPIO_IN_31 ;
wire GPIO_IN_10 ;
wire GPIO_IN_9 ;
wire GPIO_IN_8 ;
wire GPIO_IN_7 ;
wire GPIO_IN_6 ;
wire GPIO_IN_5 ;
wire GPIO_IN_4 ;
wire GPIO_IN_3 ;
wire GPIO_IN_2 ;
wire GPIO_IN_1 ;
wire GPIO_IN_0 ;
wire GPIO_IN_23 ;
wire GPIO_IN_22 ;
wire GPIO_IN_21 ;
wire GPIO_IN_20 ;
wire GPIO_IN_19 ;
wire GPIO_IN_18 ;
wire GPIO_IN_17 ;
wire GPIO_IN_16 ;
wire GPIO_IN_15 ;
wire GPIO_IN_14 ;
wire GPIO_IN_13 ;
wire GPIO_IN_12 ;
wire GPIO_IN_11 ;
wire N_1250 ;
wire N_680_0 ;
wire LIFT_m1_0_a2_0_0 ;
wire un3_AD_MUX5_N_i ;
wire un3_AD_MUX4_N_i ;
wire un3_AD_MUX3_N_i ;
wire un3_AD_MUX2_N_i ;
wire un3_AD_MUX1_N_i ;
wire ADCSELMUX_IF_RE ;
wire GPIO_FREE_IF_RE ;
wire DEBUG_IF_RE ;
wire EXT_BRAKE_IF_RE ;
wire MAINS_LEVEL_IF_RE ;
wire CCHL_IF_RE ;
wire GANTRY_96V_IF_RE ;
wire SPD_DMD_IF_RE ;
wire SERVICE_PENDANT_IF_RE ;
wire GANTRY_BRAKE_IF_RE ;
wire LIFT_96V_IF_RE ;
wire SPD_EMOPS_IF_RE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire STAND_IF_RE ;
wire GANTRY_EMOPS_IF_RE ;
wire PWR_IF_RE ;
wire g0_2_0 ;
wire g0_1_1 ;
wire N_723 ;
wire N_966 ;
wire GNT_BRK1_FB_N_c ;
wire GNT_BRK2_FB_N_c ;
wire GNT_BRK3_FB_N_c ;
wire GANTRY_BRAKE_IF_WE_i ;
wire PWM_BRK_EXT_FAULT_c ;
wire P24V_GNT_EMOPS_PG_c ;
wire GANTRY_EMOPS_IF_WE_i ;
wire P12V_ACT_DIODE_ON_N_c ;
wire GNT_BRK_EXT_EN_c ;
wire GANTRY_BRAKE_IF_WE ;
wire GNT_BRK_SW_MON_c ;
wire P24V_GOOD_N_c ;
wire PWR_IF_WE_i ;
wire FAN_FAIL_N_c ;
wire P24V_GNT_EMOPS_EN_c ;
wire GNT_EMOPS_EN_c ;
wire GANTRY_EMOPS_IF_WE ;
wire FAN_EN_c ;
wire P12V_ISO_EN_c ;
wire PWR_IF_WE ;
wire P24V_LFT_EMOPS_PG_c ;
wire OC_V_LFT_MOT_DRV_c ;
wire LFT_SHUNT_ON_c ;
wire LFT_EMOPS_OV_L_c ;
wire LIFT_96V_IF_WE_i ;
wire LFT_MOT_PWR_FLT_N_c ;
wire OC_V_GNT_BRK_DRV_c ;
wire GNT_MOT_PWR_FLT_N_c ;
wire GNT_BRK_PWR_FLT_N_c ;
wire GNT_EMOPS_OV_L_c ;
wire P5V_ISO_MON_GNT_c ;
wire GNT_SHUNT_ON_c ;
wire P5V_ISO_MON_LFT_c ;
wire P24V_LFT_EMOPS_EN_c ;
wire LFT_SHUNT_EN_c ;
wire LFT_EMOPS_EN_c ;
wire lft_mot_pwr_en_1 ;
wire LIFT_96V_IF_WE ;
wire GNT_SHUNT_EN_c ;
wire GANTRY_96V_IF_WE_i ;
wire OC_V_GNT_MOT_DRV_c ;
wire gnt_mot_pwr_en_1 ;
wire GANTRY_96V_IF_WE ;
wire gnt_brk_pwr_en_1 ;
wire DBUG_MOSI_c ;
wire DBUG_CS_N_c ;
wire DBUG_SCLK_c ;
wire DEBUG_IF_WE_i ;
wire DBUG_ACTIVE_c ;
wire LFT_SERIO_FLT_N_c ;
wire LFT_MTN_EN_N_c ;
wire LFT_SER_PAGE_SEL_N_c ;
wire LFT_DOWN_LIMIT_c ;
wire CCHL_IF_WE_i ;
wire LFT_UP_LIMIT_c ;
wire DEBUG_IF_WE ;
wire DBUG_MISO_c ;
wire MAINS_LEVEL_IF_WE_i ;
wire MAINS_LEVEL_FB_c ;
wire LFT_SER_CLK_c ;
wire LFT_SER_SYNC_c ;
wire LFT_SER_DATA0_c ;
wire LFT_SER_DATA1_c ;
wire CCHL_IF_WE ;
wire GNT_CCW_LIMIT_c ;
wire N_3746_i ;
wire GNT_CW_LIMIT_c ;
wire MAINS_LEVEL_IF_WE ;
wire LFT_HW_EN_N_c ;
wire GNT_ST_DISB_c ;
wire GNT_HW_EN_N_c ;
wire EXOPS_GNT_24V_EN_c ;
wire STAND_IF_WE_i_i_a2_0_a2 ;
wire DMD_PWR_OK_c ;
wire SPARE_MON_c ;
wire SPDIO_FLT_N_c ;
wire SPD2_24V_STATUS_N_c ;
wire N_3744_i ;
wire LFT_ST_DISB_c ;
wire GNT_HW_EN_MON_c ;
wire LFT_ST_DISB_MON_c ;
wire LFT_HW_EN_MON_c ;
wire SPD_DMD_IF_WE_i_i_a2_0_a2 ;
wire GNT_ST_DISB_MON_c ;
wire PAN_24V_SW_c ;
wire SERVICE_PENDANT_IF_WE ;
wire EXT_BRK1_DRV_EN_c ;
wire EXT_BRK2_DRV_EN_c ;
wire EXT_BRK3_DRV_EN_c ;
wire EXT_BRAKE_IF_WE ;
wire GPIO2_c ;
wire GPIO3_c ;
wire GPIO5_c ;
wire GPIO_FREE_IF_WE ;
wire EM_DOWN_LIMIT_c ;
wire EM_UP_LIMIT_c ;
wire CCH_LFT_MOT_EN_N_c ;
wire CCH_LFT_DWN_N_c ;
wire CCH_LAT_LNG_FLOAT_N_c ;
wire EMO_GOOD_N_c ;
wire SITE_24V_PWR_OK_N_c ;
wire SPD_EMOPS_IF_WE_i ;
wire SPD_EMOPS_FLT_N_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire LFT_ROT_BRK_RLS_c ;
wire LAT_LNG_BRK_RLS_c ;
wire SRVC_CCH_GNT_N_c ;
wire EM_CCH_24V_EN_c ;
wire SPD_EMOPS_IF_WE ;
wire LFT_HALL_PWR_OK_c ;
wire LFT_HALL_SNS1_N_c ;
wire LFT_HALL_SNS2_N_c ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire LFT_HALL_SNS3_N_c ;
wire LFT_HALL_PWR_EN_N_c ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire SHUNT_EN_CNT_WE ;
wire AD_SEL0_c ;
wire AD_SEL1_c ;
wire AD_SEL2_c ;
wire ADCSELMUX_IF_WE ;
wire FPGA_100M_CLK_i ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [31:0] LFT_SHUNT_EN_CNT_Z;
wire [0:0] LFT_SHUNT_EN_CNT_lm_0_fast_Z;
wire [31:0] GNT_SHUNT_EN_CNT_Z;
wire [0:0] GNT_SHUNT_EN_CNT_lm_0_fast_Z;
wire [31:31] GNT_SHUNT_EN_CNT_s_Z;
wire [31:31] GANTRY_96V_IF_REG_RNIDAEA3_Z;
wire [30:1] GNT_SHUNT_EN_CNT_s;
wire [31:31] LFT_SHUNT_EN_CNT_s_Z;
wire [31:31] LIFT_96V_IF_REG_RNIA4UMF_Z;
wire [30:1] LFT_SHUNT_EN_CNT_s;
wire [31:0] OPB_DO_18;
wire [15:3] ADCSELMUX_IF_REG_Z;
wire [19:1] LIFT_MOTOR_SENSOR_IF_REG_Z;
wire [23:6] SPD_EMOPS_IF_REG_Z;
wire [15:3] GPIO_FREE_IF_REG_Z;
wire [15:3] EXT_BRAKE_IF_REG_Z;
wire [15:1] SERVICE_PENDANT_IF_REG_Z;
wire [21:6] SPD_DMD_IF_REG_Z;
wire [17:1] STAND_IF_REG_Z;
wire [16:0] MAINS_LEVEL_IF_REG_Z;
wire [20:4] CCHL_IF_REG_Z;
wire [19:1] DEBUG_IF_REG_Z;
wire [31:10] GANTRY_96V_IF_REG_Z;
wire [31:14] LIFT_96V_IF_REG_Z;
wire [17:2] POWER_IF_REG_Z;
wire [17:2] GANTRY_EMOPS_IF_REG_Z;
wire [19:2] GANTRY_BRAKE_IF_REG_Z;
wire [30:1] GNT_SHUNT_EN_CNT_cry_Z;
wire [30:1] GNT_SHUNT_EN_CNT_cry_Y;
wire [31:31] GNT_SHUNT_EN_CNT_s_FCO;
wire [31:31] GNT_SHUNT_EN_CNT_s_Y;
wire [30:1] LFT_SHUNT_EN_CNT_cry_Z;
wire [30:1] LFT_SHUNT_EN_CNT_cry_Y;
wire [31:31] LFT_SHUNT_EN_CNT_s_FCO;
wire [31:31] LFT_SHUNT_EN_CNT_s_Y;
wire [14:0] OPB_DO_18_iv_0_3_Z;
wire [15:0] OPB_DO_18_iv_0_4_Z;
wire [15:7] OPB_DO_18_iv_0_7_1_Z;
wire [15:0] OPB_DO_18_iv_0_7_Z;
wire [15:2] OPB_DO_18_iv_0_2_Z;
wire [15:15] OPB_DO_18_iv_0_13_a0_Z;
wire [3:3] OPB_DO_18_iv_0_1_1_Z;
wire [11:0] OPB_DO_18_iv_0_1_Z;
wire [6:6] OPB_DO_18_iv_0_a3_7_0_Z;
wire [20:20] OPB_DO_18_0_iv_0_a2_0_1_Z;
wire [10:10] OPB_DO_18_iv_0_a2_12_0_Z;
wire [3:3] OPB_DO_18_iv_0_a3_11_0_Z;
wire [15:15] OPB_DO_18_iv_0_13_a0_1_Z;
wire [10:10] OPB_DO_18_iv_0_a2_0_1;
wire [9:7] OPB_DO_18_iv_0_a3_4_0_Z;
wire [15:0] OPB_DO_18_iv_0_0_Z;
wire [21:16] OPB_DO_18_0_iv_0_0_Z;
wire [14:0] OPB_DO_18_iv_0_a3_14_0_Z;
wire [20:20] OPB_DO_18_0_iv_0_a2_0_0_0_Z;
wire [1:1] OPB_DO_18_iv_0_a3_11_1_Z;
wire [9:1] OPB_DO_18_iv_0_a3_8_0_Z;
wire [20:16] OPB_DO_18_0_iv_0_1_Z;
wire [20:20] OPB_DO_18_0_iv_0_a2_0_2_Z;
wire [11:1] OPB_DO_18_iv_0_5_Z;
wire [19:16] OPB_DO_18_0_iv_0_4_Z;
wire [17:16] OPB_DO_18_0_iv_0_3_Z;
wire [19:18] OPB_DO_18_0_iv_0_2_Z;
wire [15:0] OPB_DO_18_iv_0_8_Z;
wire [15:0] OPB_DO_18_iv_0_10_Z;
wire [15:1] OPB_DO_18_iv_0_11_Z;
wire [13:0] OPB_DO_18_iv_0_6_Z;
wire [14:1] OPB_DO_18_iv_0_9_Z;
wire [16:16] OPB_DO_18_0_iv_0_8_Z;
wire [17:16] OPB_DO_18_0_iv_0_5_Z;
wire [15:2] OPB_DO_18_iv_0_12_Z;
wire [13:0] OPB_DO_18_iv_0_13_Z;
wire [17:16] OPB_DO_18_0_iv_0_7_Z;
wire VCC ;
wire GNT_SHUNT_EN_CNTe ;
wire GND ;
wire LFT_SHUNT_EN_CNTe ;
wire GNT_SHUNT_EN_CNT7_6 ;
wire GNT_SHUNT_EN_CNT7_5 ;
wire GNT_SHUNT_EN_CNT7_4 ;
wire GNT_SHUNT_EN_CNT7_3 ;
wire GNT_SHUNT_EN_CNT7_2 ;
wire GNT_SHUNT_EN_CNT7_1 ;
wire GNT_SHUNT_EN_CNT7_0 ;
wire GNT_SHUNT_EN_CNT7_21 ;
wire GNT_SHUNT_EN_CNT7_20 ;
wire GNT_SHUNT_EN_CNT7_19 ;
wire GNT_SHUNT_EN_CNT7_18 ;
wire GNT_SHUNT_EN_CNT7_17 ;
wire GNT_SHUNT_EN_CNT7_16 ;
wire GNT_SHUNT_EN_CNT7_15 ;
wire GNT_SHUNT_EN_CNT7_14 ;
wire GNT_SHUNT_EN_CNT7_13 ;
wire GNT_SHUNT_EN_CNT7_12 ;
wire GNT_SHUNT_EN_CNT7_11 ;
wire GNT_SHUNT_EN_CNT7_10 ;
wire GNT_SHUNT_EN_CNT7_9 ;
wire GNT_SHUNT_EN_CNT7_8 ;
wire GNT_SHUNT_EN_CNT7_7 ;
wire GNT_SHUNT_EN_CNT7_31 ;
wire GNT_SHUNT_EN_CNT7_30 ;
wire GNT_SHUNT_EN_CNT7_29 ;
wire GNT_SHUNT_EN_CNT7_28 ;
wire GNT_SHUNT_EN_CNT7_27 ;
wire GNT_SHUNT_EN_CNT7_26 ;
wire GNT_SHUNT_EN_CNT7_25 ;
wire GNT_SHUNT_EN_CNT7_24 ;
wire GNT_SHUNT_EN_CNT7_23 ;
wire GNT_SHUNT_EN_CNT7_22 ;
wire N_5_mux_0 ;
wire N_6_mux_0_i ;
wire N_5_mux ;
wire N_6_mux_i ;
wire LFT_SHUNT_EN_CNT8_cry_0_Z ;
wire LFT_SHUNT_EN_CNT8_cry_0_S ;
wire LFT_SHUNT_EN_CNT8_cry_0_Y ;
wire LFT_SHUNT_EN_CNT8_cry_1_Z ;
wire LFT_SHUNT_EN_CNT8_cry_1_S ;
wire LFT_SHUNT_EN_CNT8_cry_1_Y ;
wire LFT_SHUNT_EN_CNT8_cry_2_Z ;
wire LFT_SHUNT_EN_CNT8_cry_2_S ;
wire LFT_SHUNT_EN_CNT8_cry_2_Y ;
wire LFT_SHUNT_EN_CNT8_cry_3_Z ;
wire LFT_SHUNT_EN_CNT8_cry_3_S ;
wire LFT_SHUNT_EN_CNT8_cry_3_Y ;
wire LFT_SHUNT_EN_CNT8_cry_4_Z ;
wire LFT_SHUNT_EN_CNT8_cry_4_S ;
wire LFT_SHUNT_EN_CNT8_cry_4_Y ;
wire LFT_SHUNT_EN_CNT8_cry_5_Z ;
wire LFT_SHUNT_EN_CNT8_cry_5_S ;
wire LFT_SHUNT_EN_CNT8_cry_5_Y ;
wire LFT_SHUNT_EN_CNT8_cry_6_Z ;
wire LFT_SHUNT_EN_CNT8_cry_6_S ;
wire LFT_SHUNT_EN_CNT8_cry_6_Y ;
wire LFT_SHUNT_EN_CNT8_cry_7_Z ;
wire LFT_SHUNT_EN_CNT8_cry_7_S ;
wire LFT_SHUNT_EN_CNT8_cry_7_Y ;
wire LFT_SHUNT_EN_CNT8_cry_8_Z ;
wire LFT_SHUNT_EN_CNT8_cry_8_S ;
wire LFT_SHUNT_EN_CNT8_cry_8_Y ;
wire LFT_SHUNT_EN_CNT8_cry_9_Z ;
wire LFT_SHUNT_EN_CNT8_cry_9_S ;
wire LFT_SHUNT_EN_CNT8_cry_9_Y ;
wire LFT_SHUNT_EN_CNT8_cry_10_Z ;
wire LFT_SHUNT_EN_CNT8_cry_10_S ;
wire LFT_SHUNT_EN_CNT8_cry_10_Y ;
wire LFT_SHUNT_EN_CNT8_cry_11_Z ;
wire LFT_SHUNT_EN_CNT8_cry_11_S ;
wire LFT_SHUNT_EN_CNT8_cry_11_Y ;
wire LFT_SHUNT_EN_CNT8_cry_12_Z ;
wire LFT_SHUNT_EN_CNT8_cry_12_S ;
wire LFT_SHUNT_EN_CNT8_cry_12_Y ;
wire LFT_SHUNT_EN_CNT8_cry_13_Z ;
wire LFT_SHUNT_EN_CNT8_cry_13_S ;
wire LFT_SHUNT_EN_CNT8_cry_13_Y ;
wire LFT_SHUNT_EN_CNT8_cry_14_Z ;
wire LFT_SHUNT_EN_CNT8_cry_14_S ;
wire LFT_SHUNT_EN_CNT8_cry_14_Y ;
wire LFT_SHUNT_EN_CNT8_cry_15_Z ;
wire LFT_SHUNT_EN_CNT8_cry_15_S ;
wire LFT_SHUNT_EN_CNT8_cry_15_Y ;
wire LFT_SHUNT_EN_CNT8_cry_16_Z ;
wire LFT_SHUNT_EN_CNT8_cry_16_S ;
wire LFT_SHUNT_EN_CNT8_cry_16_Y ;
wire LFT_SHUNT_EN_CNT8_cry_17_Z ;
wire LFT_SHUNT_EN_CNT8_cry_17_S ;
wire LFT_SHUNT_EN_CNT8_cry_17_Y ;
wire LFT_SHUNT_EN_CNT8_cry_18_Z ;
wire LFT_SHUNT_EN_CNT8_cry_18_S ;
wire LFT_SHUNT_EN_CNT8_cry_18_Y ;
wire LFT_SHUNT_EN_CNT8_cry_19_Z ;
wire LFT_SHUNT_EN_CNT8_cry_19_S ;
wire LFT_SHUNT_EN_CNT8_cry_19_Y ;
wire LFT_SHUNT_EN_CNT8_cry_20_Z ;
wire LFT_SHUNT_EN_CNT8_cry_20_S ;
wire LFT_SHUNT_EN_CNT8_cry_20_Y ;
wire LFT_SHUNT_EN_CNT8_cry_21_Z ;
wire LFT_SHUNT_EN_CNT8_cry_21_S ;
wire LFT_SHUNT_EN_CNT8_cry_21_Y ;
wire LFT_SHUNT_EN_CNT8_cry_22_Z ;
wire LFT_SHUNT_EN_CNT8_cry_22_S ;
wire LFT_SHUNT_EN_CNT8_cry_22_Y ;
wire LFT_SHUNT_EN_CNT8_cry_23_Z ;
wire LFT_SHUNT_EN_CNT8_cry_23_S ;
wire LFT_SHUNT_EN_CNT8_cry_23_Y ;
wire LFT_SHUNT_EN_CNT8_cry_24_Z ;
wire LFT_SHUNT_EN_CNT8_cry_24_S ;
wire LFT_SHUNT_EN_CNT8_cry_24_Y ;
wire LFT_SHUNT_EN_CNT8_cry_25_Z ;
wire LFT_SHUNT_EN_CNT8_cry_25_S ;
wire LFT_SHUNT_EN_CNT8_cry_25_Y ;
wire LFT_SHUNT_EN_CNT8_cry_26_Z ;
wire LFT_SHUNT_EN_CNT8_cry_26_S ;
wire LFT_SHUNT_EN_CNT8_cry_26_Y ;
wire LFT_SHUNT_EN_CNT8_cry_27_Z ;
wire LFT_SHUNT_EN_CNT8_cry_27_S ;
wire LFT_SHUNT_EN_CNT8_cry_27_Y ;
wire LFT_SHUNT_EN_CNT8_cry_28_Z ;
wire LFT_SHUNT_EN_CNT8_cry_28_S ;
wire LFT_SHUNT_EN_CNT8_cry_28_Y ;
wire LFT_SHUNT_EN_CNT8_cry_29_Z ;
wire LFT_SHUNT_EN_CNT8_cry_29_S ;
wire LFT_SHUNT_EN_CNT8_cry_29_Y ;
wire LFT_SHUNT_EN_CNT8_cry_30_Z ;
wire LFT_SHUNT_EN_CNT8_cry_30_S ;
wire LFT_SHUNT_EN_CNT8_cry_30_Y ;
wire LFT_SHUNT_EN_CNT8 ;
wire LFT_SHUNT_EN_CNT8_cry_31_S ;
wire LFT_SHUNT_EN_CNT8_cry_31_Y ;
wire GNT_SHUNT_EN_CNT7_cry_0_Z ;
wire GNT_SHUNT_EN_CNT7_cry_0_S ;
wire GNT_SHUNT_EN_CNT7_cry_0_Y ;
wire GNT_SHUNT_EN_CNT7_cry_1_Z ;
wire GNT_SHUNT_EN_CNT7_cry_1_S ;
wire GNT_SHUNT_EN_CNT7_cry_1_Y ;
wire GNT_SHUNT_EN_CNT7_cry_2_Z ;
wire GNT_SHUNT_EN_CNT7_cry_2_S ;
wire GNT_SHUNT_EN_CNT7_cry_2_Y ;
wire GNT_SHUNT_EN_CNT7_cry_3_Z ;
wire GNT_SHUNT_EN_CNT7_cry_3_S ;
wire GNT_SHUNT_EN_CNT7_cry_3_Y ;
wire GNT_SHUNT_EN_CNT7_cry_4_Z ;
wire GNT_SHUNT_EN_CNT7_cry_4_S ;
wire GNT_SHUNT_EN_CNT7_cry_4_Y ;
wire GNT_SHUNT_EN_CNT7_cry_5_Z ;
wire GNT_SHUNT_EN_CNT7_cry_5_S ;
wire GNT_SHUNT_EN_CNT7_cry_5_Y ;
wire GNT_SHUNT_EN_CNT7_cry_6_Z ;
wire GNT_SHUNT_EN_CNT7_cry_6_S ;
wire GNT_SHUNT_EN_CNT7_cry_6_Y ;
wire GNT_SHUNT_EN_CNT7_cry_7_Z ;
wire GNT_SHUNT_EN_CNT7_cry_7_S ;
wire GNT_SHUNT_EN_CNT7_cry_7_Y ;
wire GNT_SHUNT_EN_CNT7_cry_8_Z ;
wire GNT_SHUNT_EN_CNT7_cry_8_S ;
wire GNT_SHUNT_EN_CNT7_cry_8_Y ;
wire GNT_SHUNT_EN_CNT7_cry_9_Z ;
wire GNT_SHUNT_EN_CNT7_cry_9_S ;
wire GNT_SHUNT_EN_CNT7_cry_9_Y ;
wire GNT_SHUNT_EN_CNT7_cry_10_Z ;
wire GNT_SHUNT_EN_CNT7_cry_10_S ;
wire GNT_SHUNT_EN_CNT7_cry_10_Y ;
wire GNT_SHUNT_EN_CNT7_cry_11_Z ;
wire GNT_SHUNT_EN_CNT7_cry_11_S ;
wire GNT_SHUNT_EN_CNT7_cry_11_Y ;
wire GNT_SHUNT_EN_CNT7_cry_12_Z ;
wire GNT_SHUNT_EN_CNT7_cry_12_S ;
wire GNT_SHUNT_EN_CNT7_cry_12_Y ;
wire GNT_SHUNT_EN_CNT7_cry_13_Z ;
wire GNT_SHUNT_EN_CNT7_cry_13_S ;
wire GNT_SHUNT_EN_CNT7_cry_13_Y ;
wire GNT_SHUNT_EN_CNT7_cry_14_Z ;
wire GNT_SHUNT_EN_CNT7_cry_14_S ;
wire GNT_SHUNT_EN_CNT7_cry_14_Y ;
wire GNT_SHUNT_EN_CNT7_cry_15_Z ;
wire GNT_SHUNT_EN_CNT7_cry_15_S ;
wire GNT_SHUNT_EN_CNT7_cry_15_Y ;
wire GNT_SHUNT_EN_CNT7_cry_16_Z ;
wire GNT_SHUNT_EN_CNT7_cry_16_S ;
wire GNT_SHUNT_EN_CNT7_cry_16_Y ;
wire GNT_SHUNT_EN_CNT7_cry_17_Z ;
wire GNT_SHUNT_EN_CNT7_cry_17_S ;
wire GNT_SHUNT_EN_CNT7_cry_17_Y ;
wire GNT_SHUNT_EN_CNT7_cry_18_Z ;
wire GNT_SHUNT_EN_CNT7_cry_18_S ;
wire GNT_SHUNT_EN_CNT7_cry_18_Y ;
wire GNT_SHUNT_EN_CNT7_cry_19_Z ;
wire GNT_SHUNT_EN_CNT7_cry_19_S ;
wire GNT_SHUNT_EN_CNT7_cry_19_Y ;
wire GNT_SHUNT_EN_CNT7_cry_20_Z ;
wire GNT_SHUNT_EN_CNT7_cry_20_S ;
wire GNT_SHUNT_EN_CNT7_cry_20_Y ;
wire GNT_SHUNT_EN_CNT7_cry_21_Z ;
wire GNT_SHUNT_EN_CNT7_cry_21_S ;
wire GNT_SHUNT_EN_CNT7_cry_21_Y ;
wire GNT_SHUNT_EN_CNT7_cry_22_Z ;
wire GNT_SHUNT_EN_CNT7_cry_22_S ;
wire GNT_SHUNT_EN_CNT7_cry_22_Y ;
wire GNT_SHUNT_EN_CNT7_cry_23_Z ;
wire GNT_SHUNT_EN_CNT7_cry_23_S ;
wire GNT_SHUNT_EN_CNT7_cry_23_Y ;
wire GNT_SHUNT_EN_CNT7_cry_24_Z ;
wire GNT_SHUNT_EN_CNT7_cry_24_S ;
wire GNT_SHUNT_EN_CNT7_cry_24_Y ;
wire GNT_SHUNT_EN_CNT7_cry_25_Z ;
wire GNT_SHUNT_EN_CNT7_cry_25_S ;
wire GNT_SHUNT_EN_CNT7_cry_25_Y ;
wire GNT_SHUNT_EN_CNT7_cry_26_Z ;
wire GNT_SHUNT_EN_CNT7_cry_26_S ;
wire GNT_SHUNT_EN_CNT7_cry_26_Y ;
wire GNT_SHUNT_EN_CNT7_cry_27_Z ;
wire GNT_SHUNT_EN_CNT7_cry_27_S ;
wire GNT_SHUNT_EN_CNT7_cry_27_Y ;
wire GNT_SHUNT_EN_CNT7_cry_28_Z ;
wire GNT_SHUNT_EN_CNT7_cry_28_S ;
wire GNT_SHUNT_EN_CNT7_cry_28_Y ;
wire GNT_SHUNT_EN_CNT7_cry_29_Z ;
wire GNT_SHUNT_EN_CNT7_cry_29_S ;
wire GNT_SHUNT_EN_CNT7_cry_29_Y ;
wire GNT_SHUNT_EN_CNT7_cry_30_Z ;
wire GNT_SHUNT_EN_CNT7_cry_30_S ;
wire GNT_SHUNT_EN_CNT7_cry_30_Y ;
wire GNT_SHUNT_EN_CNT7 ;
wire GNT_SHUNT_EN_CNT7_cry_31_S ;
wire GNT_SHUNT_EN_CNT7_cry_31_Y ;
wire GNT_SHUNT_EN_CNT_s_4404_FCO ;
wire GNT_SHUNT_EN_CNT_s_4404_S ;
wire GNT_SHUNT_EN_CNT_s_4404_Y ;
wire LFT_SHUNT_EN_CNT_s_4405_FCO ;
wire LFT_SHUNT_EN_CNT_s_4405_S ;
wire LFT_SHUNT_EN_CNT_s_4405_Y ;
wire N_6_mux_0_i_1 ;
wire N_676 ;
wire OPB_DO23 ;
wire N_745 ;
wire N_744 ;
wire N_614 ;
wire OPB_m2_e_0_0 ;
wire OPB_m2_e_3_0_Z ;
wire OPB_m3_e_1 ;
wire OPB_m3_e_0_1_0_Z ;
wire OPB_m3_e_0_3_Z ;
wire OPB_m1_e_1_1_Z ;
wire OPB_m1_e_1_0_Z ;
wire N_755 ;
wire N_756 ;
wire OPB_m2_e_2_1 ;
wire OPB_m5_e_5_s_0 ;
wire N_742 ;
wire OPB_m2_e_0_2 ;
wire OPB_m3_e_3_Z ;
wire OPB_m2_e_1_Z ;
wire OPB_m3_e_2_2 ;
wire OPB_m2_e_5_3 ;
wire N_741 ;
wire OPB_m2_e_4_0_Z ;
wire OPB_m2_e_4_1_Z ;
wire OPB_m5_e_5_out ;
wire N_708 ;
wire N_593 ;
wire OPB_DO28 ;
wire N_561 ;
wire N_689 ;
wire N_657 ;
wire N_577 ;
wire N_162 ;
wire N_114 ;
wire N_147 ;
wire N_131 ;
wire OPB_m2_e_2_3 ;
wire OPB_m2_e_0_3 ;
wire OPB_m2_e_5_4 ;
wire N_748 ;
wire N_736 ;
wire N_579 ;
wire N_707 ;
wire N_680 ;
wire N_712 ;
wire N_739 ;
wire N_743 ;
wire N_740 ;
wire N_749 ;
wire N_92 ;
wire N_651 ;
wire N_91 ;
wire N_751 ;
wire N_750 ;
wire N_735 ;
wire N_734 ;
wire N_599 ;
wire N_753 ;
wire N_89 ;
wire N_648 ;
wire N_121 ;
wire N_670 ;
wire N_747 ;
wire N_718 ;
wire N_754 ;
wire N_569 ;
wire N_620 ;
wire N_618 ;
wire N_697 ;
wire N_698 ;
wire N_650 ;
wire N_557 ;
wire N_538 ;
wire N_123 ;
wire N_122 ;
wire N_90 ;
wire N_549 ;
wire N_155 ;
wire N_138 ;
wire N_78 ;
wire N_95 ;
// @15:347
  CFG1 \LFT_SHUNT_EN_CNT_lm_0_fast[0]  (
	.A(LFT_SHUNT_EN_CNT_Z[0]),
	.Y(LFT_SHUNT_EN_CNT_lm_0_fast_Z[0])
);
defparam \LFT_SHUNT_EN_CNT_lm_0_fast[0] .INIT=2'h1;
// @15:334
  CFG1 \GNT_SHUNT_EN_CNT_lm_0_fast[0]  (
	.A(GNT_SHUNT_EN_CNT_Z[0]),
	.Y(GNT_SHUNT_EN_CNT_lm_0_fast_Z[0])
);
defparam \GNT_SHUNT_EN_CNT_lm_0_fast[0] .INIT=2'h1;
// @15:334
  SLE \GNT_SHUNT_EN_CNT[31]  (
	.Q(GNT_SHUNT_EN_CNT_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s_Z[31]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[30]  (
	.Q(GNT_SHUNT_EN_CNT_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[30]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[29]  (
	.Q(GNT_SHUNT_EN_CNT_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[29]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[28]  (
	.Q(GNT_SHUNT_EN_CNT_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[28]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[27]  (
	.Q(GNT_SHUNT_EN_CNT_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[27]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[26]  (
	.Q(GNT_SHUNT_EN_CNT_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[26]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[25]  (
	.Q(GNT_SHUNT_EN_CNT_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[25]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[24]  (
	.Q(GNT_SHUNT_EN_CNT_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[24]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[23]  (
	.Q(GNT_SHUNT_EN_CNT_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[23]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[22]  (
	.Q(GNT_SHUNT_EN_CNT_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[22]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[21]  (
	.Q(GNT_SHUNT_EN_CNT_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[21]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[20]  (
	.Q(GNT_SHUNT_EN_CNT_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[20]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[19]  (
	.Q(GNT_SHUNT_EN_CNT_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[19]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[18]  (
	.Q(GNT_SHUNT_EN_CNT_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[18]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[17]  (
	.Q(GNT_SHUNT_EN_CNT_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[17]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[16]  (
	.Q(GNT_SHUNT_EN_CNT_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[16]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[15]  (
	.Q(GNT_SHUNT_EN_CNT_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[15]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[14]  (
	.Q(GNT_SHUNT_EN_CNT_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[14]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[13]  (
	.Q(GNT_SHUNT_EN_CNT_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[13]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[12]  (
	.Q(GNT_SHUNT_EN_CNT_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[12]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[11]  (
	.Q(GNT_SHUNT_EN_CNT_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[11]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[10]  (
	.Q(GNT_SHUNT_EN_CNT_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[10]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[9]  (
	.Q(GNT_SHUNT_EN_CNT_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[9]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[8]  (
	.Q(GNT_SHUNT_EN_CNT_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[8]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[7]  (
	.Q(GNT_SHUNT_EN_CNT_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[7]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[6]  (
	.Q(GNT_SHUNT_EN_CNT_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[6]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[5]  (
	.Q(GNT_SHUNT_EN_CNT_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[5]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[4]  (
	.Q(GNT_SHUNT_EN_CNT_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[4]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[3]  (
	.Q(GNT_SHUNT_EN_CNT_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[3]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[2]  (
	.Q(GNT_SHUNT_EN_CNT_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[2]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[1]  (
	.Q(GNT_SHUNT_EN_CNT_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_s[1]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:334
  SLE \GNT_SHUNT_EN_CNT[0]  (
	.Q(GNT_SHUNT_EN_CNT_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GNT_SHUNT_EN_CNT_lm_0_fast_Z[0]),
	.EN(GNT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[31]  (
	.Q(LFT_SHUNT_EN_CNT_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s_Z[31]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[30]  (
	.Q(LFT_SHUNT_EN_CNT_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[30]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[29]  (
	.Q(LFT_SHUNT_EN_CNT_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[29]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[28]  (
	.Q(LFT_SHUNT_EN_CNT_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[28]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[27]  (
	.Q(LFT_SHUNT_EN_CNT_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[27]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[26]  (
	.Q(LFT_SHUNT_EN_CNT_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[26]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[25]  (
	.Q(LFT_SHUNT_EN_CNT_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[25]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[24]  (
	.Q(LFT_SHUNT_EN_CNT_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[24]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[23]  (
	.Q(LFT_SHUNT_EN_CNT_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[23]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[22]  (
	.Q(LFT_SHUNT_EN_CNT_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[22]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[21]  (
	.Q(LFT_SHUNT_EN_CNT_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[21]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[20]  (
	.Q(LFT_SHUNT_EN_CNT_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[20]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[19]  (
	.Q(LFT_SHUNT_EN_CNT_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[19]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[18]  (
	.Q(LFT_SHUNT_EN_CNT_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[18]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[17]  (
	.Q(LFT_SHUNT_EN_CNT_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[17]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[16]  (
	.Q(LFT_SHUNT_EN_CNT_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[16]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[15]  (
	.Q(LFT_SHUNT_EN_CNT_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[15]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[14]  (
	.Q(LFT_SHUNT_EN_CNT_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[14]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[13]  (
	.Q(LFT_SHUNT_EN_CNT_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[13]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[12]  (
	.Q(LFT_SHUNT_EN_CNT_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[12]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[11]  (
	.Q(LFT_SHUNT_EN_CNT_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[11]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[10]  (
	.Q(LFT_SHUNT_EN_CNT_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[10]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[9]  (
	.Q(LFT_SHUNT_EN_CNT_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[9]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[8]  (
	.Q(LFT_SHUNT_EN_CNT_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[8]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[7]  (
	.Q(LFT_SHUNT_EN_CNT_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[7]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[6]  (
	.Q(LFT_SHUNT_EN_CNT_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[6]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[5]  (
	.Q(LFT_SHUNT_EN_CNT_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[5]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[4]  (
	.Q(LFT_SHUNT_EN_CNT_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[4]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[3]  (
	.Q(LFT_SHUNT_EN_CNT_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[3]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[2]  (
	.Q(LFT_SHUNT_EN_CNT_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[2]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[1]  (
	.Q(LFT_SHUNT_EN_CNT_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_s[1]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:347
  SLE \LFT_SHUNT_EN_CNT[0]  (
	.Q(LFT_SHUNT_EN_CNT_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LFT_SHUNT_EN_CNT_lm_0_fast_Z[0]),
	.EN(LFT_SHUNT_EN_CNTe),
	.LAT(GND),
	.SD(GND),
	.SLn(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
// @15:540
  SLE \OPB_DO_1[31]  (
	.Q(GPIO_IN_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[7]  (
	.Q(ADCSELMUX_IF_REG_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[6]  (
	.Q(ADCSELMUX_IF_REG_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[5]  (
	.Q(ADCSELMUX_IF_REG_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[4]  (
	.Q(ADCSELMUX_IF_REG_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[3]  (
	.Q(ADCSELMUX_IF_REG_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[2]  (
	.Q(AD_SEL2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[1]  (
	.Q(AD_SEL1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[0]  (
	.Q(AD_SEL0_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[6]  (
	.Q(GNT_SHUNT_EN_CNT7_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[5]  (
	.Q(GNT_SHUNT_EN_CNT7_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[4]  (
	.Q(GNT_SHUNT_EN_CNT7_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[3]  (
	.Q(GNT_SHUNT_EN_CNT7_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[2]  (
	.Q(GNT_SHUNT_EN_CNT7_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[1]  (
	.Q(GNT_SHUNT_EN_CNT7_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[0]  (
	.Q(GNT_SHUNT_EN_CNT7_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[15]  (
	.Q(ADCSELMUX_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[14]  (
	.Q(ADCSELMUX_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[13]  (
	.Q(ADCSELMUX_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[12]  (
	.Q(ADCSELMUX_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[11]  (
	.Q(ADCSELMUX_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[10]  (
	.Q(ADCSELMUX_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[9]  (
	.Q(ADCSELMUX_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:499
  SLE \ADCSELMUX_IF_REG[8]  (
	.Q(ADCSELMUX_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[21]  (
	.Q(GNT_SHUNT_EN_CNT7_21),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[21]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[20]  (
	.Q(GNT_SHUNT_EN_CNT7_20),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[20]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[19]  (
	.Q(GNT_SHUNT_EN_CNT7_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[19]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[18]  (
	.Q(GNT_SHUNT_EN_CNT7_18),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[18]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[17]  (
	.Q(GNT_SHUNT_EN_CNT7_17),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[17]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[16]  (
	.Q(GNT_SHUNT_EN_CNT7_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[16]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[15]  (
	.Q(GNT_SHUNT_EN_CNT7_15),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[14]  (
	.Q(GNT_SHUNT_EN_CNT7_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[13]  (
	.Q(GNT_SHUNT_EN_CNT7_13),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[12]  (
	.Q(GNT_SHUNT_EN_CNT7_12),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[11]  (
	.Q(GNT_SHUNT_EN_CNT7_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[10]  (
	.Q(GNT_SHUNT_EN_CNT7_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[9]  (
	.Q(GNT_SHUNT_EN_CNT7_9),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[8]  (
	.Q(GNT_SHUNT_EN_CNT7_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[7]  (
	.Q(GNT_SHUNT_EN_CNT7_7),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[4]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[3]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[2]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[1]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[0]  (
	.Q(LFT_HALL_PWR_EN_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[31]  (
	.Q(GNT_SHUNT_EN_CNT7_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[31]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[30]  (
	.Q(GNT_SHUNT_EN_CNT7_30),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[30]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[29]  (
	.Q(GNT_SHUNT_EN_CNT7_29),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[29]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[28]  (
	.Q(GNT_SHUNT_EN_CNT7_28),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[28]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[27]  (
	.Q(GNT_SHUNT_EN_CNT7_27),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[27]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[26]  (
	.Q(GNT_SHUNT_EN_CNT7_26),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[26]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[25]  (
	.Q(GNT_SHUNT_EN_CNT7_25),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[25]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[24]  (
	.Q(GNT_SHUNT_EN_CNT7_24),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[24]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[23]  (
	.Q(GNT_SHUNT_EN_CNT7_23),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[23]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:531
  SLE \SHUNT_EN_CNT_MAX_REG[22]  (
	.Q(GNT_SHUNT_EN_CNT7_22),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[22]),
	.EN(SHUNT_EN_CNT_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[19]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS3_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[18]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS2_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[17]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS1_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[16]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_PWR_OK_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[15]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[14]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[13]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[12]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[11]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[10]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[9]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[8]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[7]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[6]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:410
  SLE \LIFT_MOTOR_SENSOR_IF_REG[5]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[14]  (
	.Q(SPD_EMOPS_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[13]  (
	.Q(SPD_EMOPS_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[12]  (
	.Q(SPD_EMOPS_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[11]  (
	.Q(SPD_EMOPS_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[10]  (
	.Q(SPD_EMOPS_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[9]  (
	.Q(SPD_EMOPS_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[8]  (
	.Q(SPD_EMOPS_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[7]  (
	.Q(SPD_EMOPS_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[6]  (
	.Q(SPD_EMOPS_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[5]  (
	.Q(EM_CCH_24V_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[4]  (
	.Q(SRVC_CCH_GNT_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[3]  (
	.Q(LAT_LNG_BRK_RLS_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[2]  (
	.Q(LFT_ROT_BRK_RLS_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[1]  (
	.Q(EMOPS_STAT2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[0]  (
	.Q(EMOPS_STAT1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[23]  (
	.Q(SPD_EMOPS_IF_REG_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPD_EMOPS_FLT_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[22]  (
	.Q(SPD_EMOPS_IF_REG_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SITE_24V_PWR_OK_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[21]  (
	.Q(SPD_EMOPS_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EMO_GOOD_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[20]  (
	.Q(SPD_EMOPS_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LAT_LNG_FLOAT_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[19]  (
	.Q(SPD_EMOPS_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LFT_DWN_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[18]  (
	.Q(SPD_EMOPS_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LFT_MOT_EN_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[17]  (
	.Q(SPD_EMOPS_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EM_UP_LIMIT_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[16]  (
	.Q(SPD_EMOPS_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EM_DOWN_LIMIT_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \SPD_EMOPS_IF_REG[15]  (
	.Q(SPD_EMOPS_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[7]  (
	.Q(GPIO_FREE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[6]  (
	.Q(GPIO_FREE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[5]  (
	.Q(GPIO_FREE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[4]  (
	.Q(GPIO_FREE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[3]  (
	.Q(GPIO_FREE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[2]  (
	.Q(GPIO5_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[1]  (
	.Q(GPIO3_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[0]  (
	.Q(GPIO2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[15]  (
	.Q(GPIO_FREE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[14]  (
	.Q(GPIO_FREE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[13]  (
	.Q(GPIO_FREE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[12]  (
	.Q(GPIO_FREE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[11]  (
	.Q(GPIO_FREE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[10]  (
	.Q(GPIO_FREE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[9]  (
	.Q(GPIO_FREE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:522
  SLE \GPIO_FREE_IF_REG[8]  (
	.Q(GPIO_FREE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[5]  (
	.Q(EXT_BRAKE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[4]  (
	.Q(EXT_BRAKE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[3]  (
	.Q(EXT_BRAKE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[2]  (
	.Q(EXT_BRK3_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[1]  (
	.Q(EXT_BRK2_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[0]  (
	.Q(EXT_BRK1_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[4]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[3]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[2]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[1]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[0]  (
	.Q(PAN_24V_SW_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[15]  (
	.Q(EXT_BRAKE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[14]  (
	.Q(EXT_BRAKE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[13]  (
	.Q(EXT_BRAKE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[12]  (
	.Q(EXT_BRAKE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[11]  (
	.Q(EXT_BRAKE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[10]  (
	.Q(EXT_BRAKE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[9]  (
	.Q(EXT_BRAKE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[8]  (
	.Q(EXT_BRAKE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[7]  (
	.Q(EXT_BRAKE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:475
  SLE \EXT_BRAKE_IF_REG[6]  (
	.Q(EXT_BRAKE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[3]  (
	.Q(GNT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[2]  (
	.Q(LFT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[1]  (
	.Q(LFT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[0]  (
	.Q(GNT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[15]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[14]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[13]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[12]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[11]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[10]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[9]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[8]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[7]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[6]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:455
  SLE \SERVICE_PENDANT_IF_REG[5]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[18]  (
	.Q(SPD_DMD_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_ST_DISB_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[17]  (
	.Q(SPD_DMD_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPD2_24V_STATUS_N_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[16]  (
	.Q(SPD_DMD_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPDIO_FLT_N_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[15]  (
	.Q(SPD_DMD_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[14]  (
	.Q(SPD_DMD_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[13]  (
	.Q(SPD_DMD_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[12]  (
	.Q(SPD_DMD_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[11]  (
	.Q(SPD_DMD_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[10]  (
	.Q(SPD_DMD_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[9]  (
	.Q(SPD_DMD_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[8]  (
	.Q(SPD_DMD_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[7]  (
	.Q(SPD_DMD_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[6]  (
	.Q(SPD_DMD_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[5]  (
	.Q(SPARE_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[4]  (
	.Q(DMD_PWR_OK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[11]  (
	.Q(STAND_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[10]  (
	.Q(STAND_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[9]  (
	.Q(STAND_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[8]  (
	.Q(STAND_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[7]  (
	.Q(STAND_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[6]  (
	.Q(STAND_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[5]  (
	.Q(STAND_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[4]  (
	.Q(STAND_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[3]  (
	.Q(STAND_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[2]  (
	.Q(STAND_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[1]  (
	.Q(STAND_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[0]  (
	.Q(EXOPS_GNT_24V_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[21]  (
	.Q(SPD_DMD_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_HW_EN_N_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[20]  (
	.Q(SPD_DMD_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_ST_DISB_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:376
  SLE \SPD_DMD_IF_REG[19]  (
	.Q(SPD_DMD_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HW_EN_N_c),
	.EN(N_3744_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[8]  (
	.Q(MAINS_LEVEL_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[7]  (
	.Q(MAINS_LEVEL_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[6]  (
	.Q(MAINS_LEVEL_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[5]  (
	.Q(MAINS_LEVEL_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[4]  (
	.Q(MAINS_LEVEL_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[3]  (
	.Q(MAINS_LEVEL_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[2]  (
	.Q(MAINS_LEVEL_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[1]  (
	.Q(MAINS_LEVEL_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[0]  (
	.Q(MAINS_LEVEL_IF_REG_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[17]  (
	.Q(STAND_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_CW_LIMIT_c),
	.EN(N_3746_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[16]  (
	.Q(STAND_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_CCW_LIMIT_c),
	.EN(N_3746_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[15]  (
	.Q(STAND_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[14]  (
	.Q(STAND_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[13]  (
	.Q(STAND_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:443
  SLE \STAND_IF_REG[12]  (
	.Q(STAND_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(STAND_IF_WE_i_i_a2_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[6]  (
	.Q(CCHL_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[5]  (
	.Q(CCHL_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[4]  (
	.Q(CCHL_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[3]  (
	.Q(LFT_SER_DATA1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[2]  (
	.Q(LFT_SER_DATA0_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[1]  (
	.Q(LFT_SER_SYNC_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[0]  (
	.Q(LFT_SER_CLK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[16]  (
	.Q(MAINS_LEVEL_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(MAINS_LEVEL_FB_c),
	.EN(MAINS_LEVEL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[15]  (
	.Q(MAINS_LEVEL_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[14]  (
	.Q(MAINS_LEVEL_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[13]  (
	.Q(MAINS_LEVEL_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[12]  (
	.Q(MAINS_LEVEL_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[11]  (
	.Q(MAINS_LEVEL_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[10]  (
	.Q(MAINS_LEVEL_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:464
  SLE \MAINS_LEVEL_IF_REG[9]  (
	.Q(MAINS_LEVEL_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[0]  (
	.Q(DBUG_MISO_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[20]  (
	.Q(CCHL_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_UP_LIMIT_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[19]  (
	.Q(CCHL_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_DOWN_LIMIT_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[18]  (
	.Q(CCHL_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SER_PAGE_SEL_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[17]  (
	.Q(CCHL_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_MTN_EN_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[16]  (
	.Q(CCHL_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SERIO_FLT_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[15]  (
	.Q(CCHL_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[14]  (
	.Q(CCHL_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[13]  (
	.Q(CCHL_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[12]  (
	.Q(CCHL_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[11]  (
	.Q(CCHL_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[10]  (
	.Q(CCHL_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[9]  (
	.Q(CCHL_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[8]  (
	.Q(CCHL_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \CCHL_IF_REG[7]  (
	.Q(CCHL_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[15]  (
	.Q(DEBUG_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[14]  (
	.Q(DEBUG_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[13]  (
	.Q(DEBUG_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[12]  (
	.Q(DEBUG_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[11]  (
	.Q(DEBUG_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[10]  (
	.Q(DEBUG_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[9]  (
	.Q(DEBUG_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[8]  (
	.Q(DEBUG_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[7]  (
	.Q(DEBUG_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[6]  (
	.Q(DEBUG_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[5]  (
	.Q(DEBUG_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[4]  (
	.Q(DEBUG_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[3]  (
	.Q(DEBUG_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[2]  (
	.Q(DEBUG_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[1]  (
	.Q(DEBUG_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[10]  (
	.Q(GPIO_IN_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[9]  (
	.Q(GPIO_IN_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[8]  (
	.Q(GPIO_IN_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[7]  (
	.Q(GPIO_IN_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[6]  (
	.Q(GPIO_IN_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[5]  (
	.Q(GPIO_IN_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[4]  (
	.Q(GPIO_IN_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[3]  (
	.Q(GPIO_IN_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[2]  (
	.Q(GPIO_IN_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[1]  (
	.Q(GPIO_IN_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[0]  (
	.Q(GPIO_IN_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[19]  (
	.Q(DEBUG_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_ACTIVE_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[18]  (
	.Q(DEBUG_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_SCLK_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[17]  (
	.Q(DEBUG_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_CS_N_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:508
  SLE \DEBUG_IF_REG[16]  (
	.Q(DEBUG_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_MOSI_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[23]  (
	.Q(GPIO_IN_23),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[22]  (
	.Q(GPIO_IN_22),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[21]  (
	.Q(GPIO_IN_21),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[20]  (
	.Q(GPIO_IN_20),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[19]  (
	.Q(GPIO_IN_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[18]  (
	.Q(GPIO_IN_18),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[17]  (
	.Q(GPIO_IN_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[16]  (
	.Q(GPIO_IN_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[15]  (
	.Q(GPIO_IN_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[14]  (
	.Q(GPIO_IN_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[13]  (
	.Q(GPIO_IN_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[12]  (
	.Q(GPIO_IN_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:540
  SLE \OPB_DO_1[11]  (
	.Q(GPIO_IN_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[8]  (
	.Q(gnt_brk_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[7]  (
	.Q(gnt_mot_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[23]  (
	.Q(GANTRY_96V_IF_REG_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_GNT_MOT_DRV_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[22]  (
	.Q(GANTRY_96V_IF_REG_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[21]  (
	.Q(GANTRY_96V_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[20]  (
	.Q(GANTRY_96V_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[19]  (
	.Q(GANTRY_96V_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[18]  (
	.Q(GANTRY_96V_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[17]  (
	.Q(GANTRY_96V_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[16]  (
	.Q(GANTRY_96V_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[15]  (
	.Q(GANTRY_96V_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[14]  (
	.Q(GANTRY_96V_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[13]  (
	.Q(GANTRY_96V_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[12]  (
	.Q(GANTRY_96V_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[11]  (
	.Q(GANTRY_96V_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[10]  (
	.Q(GANTRY_96V_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[9]  (
	.Q(GNT_SHUNT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(N_5_mux_0),
	.EN(N_6_mux_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[16]  (
	.Q(LIFT_96V_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[15]  (
	.Q(LIFT_96V_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[14]  (
	.Q(LIFT_96V_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[13]  (
	.Q(lft_mot_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[12]  (
	.Q(LFT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[11]  (
	.Q(LFT_SHUNT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(N_5_mux),
	.EN(N_6_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[10]  (
	.Q(P24V_LFT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[31]  (
	.Q(GANTRY_96V_IF_REG_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[31]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[30]  (
	.Q(GANTRY_96V_IF_REG_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P5V_ISO_MON_LFT_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[29]  (
	.Q(GANTRY_96V_IF_REG_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_SHUNT_ON_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[28]  (
	.Q(GANTRY_96V_IF_REG_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P5V_ISO_MON_GNT_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[27]  (
	.Q(GANTRY_96V_IF_REG_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_EMOPS_OV_L_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[26]  (
	.Q(GANTRY_96V_IF_REG_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK_PWR_FLT_N_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[25]  (
	.Q(GANTRY_96V_IF_REG_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_MOT_PWR_FLT_N_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:306
  SLE \GANTRY_96V_IF_REG[24]  (
	.Q(GANTRY_96V_IF_REG_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[31]  (
	.Q(LIFT_96V_IF_REG_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[31]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[30]  (
	.Q(LIFT_96V_IF_REG_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_MOT_PWR_FLT_N_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[29]  (
	.Q(LIFT_96V_IF_REG_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_EMOPS_OV_L_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[28]  (
	.Q(LIFT_96V_IF_REG_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SHUNT_ON_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[27]  (
	.Q(LIFT_96V_IF_REG_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_LFT_MOT_DRV_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[26]  (
	.Q(LIFT_96V_IF_REG_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_LFT_EMOPS_PG_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[25]  (
	.Q(LIFT_96V_IF_REG_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[24]  (
	.Q(LIFT_96V_IF_REG_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[23]  (
	.Q(LIFT_96V_IF_REG_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[22]  (
	.Q(LIFT_96V_IF_REG_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[21]  (
	.Q(LIFT_96V_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[20]  (
	.Q(LIFT_96V_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[19]  (
	.Q(LIFT_96V_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[18]  (
	.Q(LIFT_96V_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \LIFT_96V_IF_REG[17]  (
	.Q(LIFT_96V_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[7]  (
	.Q(POWER_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[6]  (
	.Q(POWER_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[5]  (
	.Q(POWER_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[4]  (
	.Q(POWER_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[3]  (
	.Q(POWER_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[2]  (
	.Q(POWER_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[1]  (
	.Q(P12V_ISO_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[0]  (
	.Q(FAN_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[4]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[3]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[2]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[1]  (
	.Q(GNT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[0]  (
	.Q(P24V_GNT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[17]  (
	.Q(POWER_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(FAN_FAIL_N_c),
	.EN(PWR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[16]  (
	.Q(POWER_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_GOOD_N_c),
	.EN(PWR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[15]  (
	.Q(POWER_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[14]  (
	.Q(POWER_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[13]  (
	.Q(POWER_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[12]  (
	.Q(POWER_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[11]  (
	.Q(POWER_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[10]  (
	.Q(POWER_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[9]  (
	.Q(POWER_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:281
  SLE \POWER_IF_REG[8]  (
	.Q(POWER_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[1]  (
	.Q(GNT_BRK_SW_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[0]  (
	.Q(GNT_BRK_EXT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[17]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P12V_ACT_DIODE_ON_N_c),
	.EN(GANTRY_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[16]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_GNT_EMOPS_PG_c),
	.EN(GANTRY_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[15]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[14]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[13]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[12]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[11]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[10]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[9]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[8]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[7]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[6]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:294
  SLE \GANTRY_EMOPS_IF_REG[5]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[16]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(PWM_BRK_EXT_FAULT_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[15]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[14]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[13]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[12]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[11]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[10]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[9]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[8]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[7]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[6]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[5]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[4]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[3]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[2]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[19]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK3_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[18]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK2_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:362
  SLE \GANTRY_BRAKE_IF_REG[17]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK1_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_0 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_0_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_0_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_0_Y),
	.B(LFT_SHUNT_EN_CNT_Z[0]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_0),
	.FCI(GND)
);
defparam LFT_SHUNT_EN_CNT8_cry_0.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_1 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_1_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_1_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_1_Y),
	.B(LFT_SHUNT_EN_CNT_Z[1]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_1),
	.FCI(LFT_SHUNT_EN_CNT8_cry_0_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_1.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_2 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_2_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_2_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_2_Y),
	.B(LFT_SHUNT_EN_CNT_Z[2]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_2),
	.FCI(LFT_SHUNT_EN_CNT8_cry_1_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_2.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_3 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_3_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_3_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_3_Y),
	.B(LFT_SHUNT_EN_CNT_Z[3]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_3),
	.FCI(LFT_SHUNT_EN_CNT8_cry_2_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_3.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_4 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_4_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_4_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_4_Y),
	.B(LFT_SHUNT_EN_CNT_Z[4]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_4),
	.FCI(LFT_SHUNT_EN_CNT8_cry_3_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_4.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_5 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_5_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_5_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_5_Y),
	.B(LFT_SHUNT_EN_CNT_Z[5]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_5),
	.FCI(LFT_SHUNT_EN_CNT8_cry_4_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_5.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_6 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_6_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_6_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_6_Y),
	.B(LFT_SHUNT_EN_CNT_Z[6]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_6),
	.FCI(LFT_SHUNT_EN_CNT8_cry_5_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_6.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_7 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_7_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_7_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_7_Y),
	.B(LFT_SHUNT_EN_CNT_Z[7]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_7),
	.FCI(LFT_SHUNT_EN_CNT8_cry_6_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_7.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_8 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_8_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_8_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_8_Y),
	.B(LFT_SHUNT_EN_CNT_Z[8]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_8),
	.FCI(LFT_SHUNT_EN_CNT8_cry_7_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_8.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_9 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_9_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_9_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_9_Y),
	.B(LFT_SHUNT_EN_CNT_Z[9]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_9),
	.FCI(LFT_SHUNT_EN_CNT8_cry_8_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_9.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_10 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_10_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_10_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_10_Y),
	.B(LFT_SHUNT_EN_CNT_Z[10]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_10),
	.FCI(LFT_SHUNT_EN_CNT8_cry_9_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_10.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_11 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_11_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_11_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_11_Y),
	.B(LFT_SHUNT_EN_CNT_Z[11]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_11),
	.FCI(LFT_SHUNT_EN_CNT8_cry_10_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_11.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_12 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_12_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_12_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_12_Y),
	.B(LFT_SHUNT_EN_CNT_Z[12]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_12),
	.FCI(LFT_SHUNT_EN_CNT8_cry_11_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_12.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_13 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_13_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_13_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_13_Y),
	.B(LFT_SHUNT_EN_CNT_Z[13]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_13),
	.FCI(LFT_SHUNT_EN_CNT8_cry_12_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_13.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_14 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_14_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_14_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_14_Y),
	.B(LFT_SHUNT_EN_CNT_Z[14]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_14),
	.FCI(LFT_SHUNT_EN_CNT8_cry_13_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_14.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_15 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_15_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_15_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_15_Y),
	.B(LFT_SHUNT_EN_CNT_Z[15]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_15),
	.FCI(LFT_SHUNT_EN_CNT8_cry_14_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_15.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_16 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_16_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_16_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_16_Y),
	.B(LFT_SHUNT_EN_CNT_Z[16]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_16),
	.FCI(LFT_SHUNT_EN_CNT8_cry_15_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_16.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_17 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_17_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_17_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_17_Y),
	.B(LFT_SHUNT_EN_CNT_Z[17]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_17),
	.FCI(LFT_SHUNT_EN_CNT8_cry_16_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_17.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_18 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_18_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_18_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_18_Y),
	.B(LFT_SHUNT_EN_CNT_Z[18]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_18),
	.FCI(LFT_SHUNT_EN_CNT8_cry_17_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_18.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_19 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_19_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_19_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_19_Y),
	.B(LFT_SHUNT_EN_CNT_Z[19]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_19),
	.FCI(LFT_SHUNT_EN_CNT8_cry_18_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_19.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_20 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_20_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_20_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_20_Y),
	.B(LFT_SHUNT_EN_CNT_Z[20]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_20),
	.FCI(LFT_SHUNT_EN_CNT8_cry_19_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_20.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_21 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_21_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_21_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_21_Y),
	.B(LFT_SHUNT_EN_CNT_Z[21]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_21),
	.FCI(LFT_SHUNT_EN_CNT8_cry_20_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_21.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_22 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_22_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_22_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_22_Y),
	.B(LFT_SHUNT_EN_CNT_Z[22]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_22),
	.FCI(LFT_SHUNT_EN_CNT8_cry_21_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_22.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_23 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_23_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_23_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_23_Y),
	.B(LFT_SHUNT_EN_CNT_Z[23]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_23),
	.FCI(LFT_SHUNT_EN_CNT8_cry_22_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_23.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_24 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_24_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_24_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_24_Y),
	.B(LFT_SHUNT_EN_CNT_Z[24]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_24),
	.FCI(LFT_SHUNT_EN_CNT8_cry_23_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_24.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_25 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_25_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_25_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_25_Y),
	.B(LFT_SHUNT_EN_CNT_Z[25]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_25),
	.FCI(LFT_SHUNT_EN_CNT8_cry_24_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_25.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_26 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_26_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_26_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_26_Y),
	.B(LFT_SHUNT_EN_CNT_Z[26]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_26),
	.FCI(LFT_SHUNT_EN_CNT8_cry_25_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_26.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_27 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_27_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_27_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_27_Y),
	.B(LFT_SHUNT_EN_CNT_Z[27]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_27),
	.FCI(LFT_SHUNT_EN_CNT8_cry_26_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_27.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_28 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_28_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_28_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_28_Y),
	.B(LFT_SHUNT_EN_CNT_Z[28]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_28),
	.FCI(LFT_SHUNT_EN_CNT8_cry_27_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_28.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_29 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_29_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_29_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_29_Y),
	.B(LFT_SHUNT_EN_CNT_Z[29]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_29),
	.FCI(LFT_SHUNT_EN_CNT8_cry_28_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_29.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_30 (
	.FCO(LFT_SHUNT_EN_CNT8_cry_30_Z),
	.S(LFT_SHUNT_EN_CNT8_cry_30_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_30_Y),
	.B(LFT_SHUNT_EN_CNT_Z[30]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_30),
	.FCI(LFT_SHUNT_EN_CNT8_cry_29_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_30.INIT=20'h5AA55;
// @15:351
  ARI1 LFT_SHUNT_EN_CNT8_cry_31 (
	.FCO(LFT_SHUNT_EN_CNT8),
	.S(LFT_SHUNT_EN_CNT8_cry_31_S),
	.Y(LFT_SHUNT_EN_CNT8_cry_31_Y),
	.B(LFT_SHUNT_EN_CNT_Z[31]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_31),
	.FCI(LFT_SHUNT_EN_CNT8_cry_30_Z)
);
defparam LFT_SHUNT_EN_CNT8_cry_31.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_0 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_0_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_0_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_0_Y),
	.B(GNT_SHUNT_EN_CNT_Z[0]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_0),
	.FCI(GND)
);
defparam GNT_SHUNT_EN_CNT7_cry_0.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_1 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_1_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_1_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_1_Y),
	.B(GNT_SHUNT_EN_CNT_Z[1]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_1),
	.FCI(GNT_SHUNT_EN_CNT7_cry_0_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_1.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_2 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_2_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_2_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_2_Y),
	.B(GNT_SHUNT_EN_CNT_Z[2]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_2),
	.FCI(GNT_SHUNT_EN_CNT7_cry_1_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_2.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_3 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_3_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_3_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_3_Y),
	.B(GNT_SHUNT_EN_CNT_Z[3]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_3),
	.FCI(GNT_SHUNT_EN_CNT7_cry_2_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_3.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_4 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_4_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_4_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_4_Y),
	.B(GNT_SHUNT_EN_CNT_Z[4]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_4),
	.FCI(GNT_SHUNT_EN_CNT7_cry_3_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_4.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_5 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_5_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_5_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_5_Y),
	.B(GNT_SHUNT_EN_CNT_Z[5]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_5),
	.FCI(GNT_SHUNT_EN_CNT7_cry_4_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_5.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_6 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_6_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_6_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_6_Y),
	.B(GNT_SHUNT_EN_CNT_Z[6]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_6),
	.FCI(GNT_SHUNT_EN_CNT7_cry_5_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_6.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_7 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_7_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_7_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_7_Y),
	.B(GNT_SHUNT_EN_CNT_Z[7]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_7),
	.FCI(GNT_SHUNT_EN_CNT7_cry_6_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_7.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_8 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_8_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_8_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_8_Y),
	.B(GNT_SHUNT_EN_CNT_Z[8]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_8),
	.FCI(GNT_SHUNT_EN_CNT7_cry_7_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_8.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_9 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_9_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_9_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_9_Y),
	.B(GNT_SHUNT_EN_CNT_Z[9]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_9),
	.FCI(GNT_SHUNT_EN_CNT7_cry_8_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_9.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_10 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_10_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_10_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_10_Y),
	.B(GNT_SHUNT_EN_CNT_Z[10]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_10),
	.FCI(GNT_SHUNT_EN_CNT7_cry_9_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_10.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_11 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_11_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_11_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_11_Y),
	.B(GNT_SHUNT_EN_CNT_Z[11]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_11),
	.FCI(GNT_SHUNT_EN_CNT7_cry_10_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_11.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_12 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_12_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_12_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_12_Y),
	.B(GNT_SHUNT_EN_CNT_Z[12]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_12),
	.FCI(GNT_SHUNT_EN_CNT7_cry_11_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_12.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_13 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_13_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_13_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_13_Y),
	.B(GNT_SHUNT_EN_CNT_Z[13]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_13),
	.FCI(GNT_SHUNT_EN_CNT7_cry_12_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_13.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_14 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_14_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_14_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_14_Y),
	.B(GNT_SHUNT_EN_CNT_Z[14]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_14),
	.FCI(GNT_SHUNT_EN_CNT7_cry_13_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_14.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_15 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_15_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_15_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_15_Y),
	.B(GNT_SHUNT_EN_CNT_Z[15]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_15),
	.FCI(GNT_SHUNT_EN_CNT7_cry_14_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_15.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_16 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_16_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_16_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_16_Y),
	.B(GNT_SHUNT_EN_CNT_Z[16]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_16),
	.FCI(GNT_SHUNT_EN_CNT7_cry_15_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_16.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_17 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_17_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_17_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_17_Y),
	.B(GNT_SHUNT_EN_CNT_Z[17]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_17),
	.FCI(GNT_SHUNT_EN_CNT7_cry_16_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_17.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_18 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_18_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_18_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_18_Y),
	.B(GNT_SHUNT_EN_CNT_Z[18]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_18),
	.FCI(GNT_SHUNT_EN_CNT7_cry_17_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_18.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_19 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_19_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_19_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_19_Y),
	.B(GNT_SHUNT_EN_CNT_Z[19]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_19),
	.FCI(GNT_SHUNT_EN_CNT7_cry_18_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_19.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_20 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_20_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_20_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_20_Y),
	.B(GNT_SHUNT_EN_CNT_Z[20]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_20),
	.FCI(GNT_SHUNT_EN_CNT7_cry_19_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_20.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_21 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_21_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_21_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_21_Y),
	.B(GNT_SHUNT_EN_CNT_Z[21]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_21),
	.FCI(GNT_SHUNT_EN_CNT7_cry_20_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_21.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_22 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_22_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_22_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_22_Y),
	.B(GNT_SHUNT_EN_CNT_Z[22]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_22),
	.FCI(GNT_SHUNT_EN_CNT7_cry_21_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_22.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_23 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_23_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_23_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_23_Y),
	.B(GNT_SHUNT_EN_CNT_Z[23]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_23),
	.FCI(GNT_SHUNT_EN_CNT7_cry_22_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_23.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_24 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_24_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_24_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_24_Y),
	.B(GNT_SHUNT_EN_CNT_Z[24]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_24),
	.FCI(GNT_SHUNT_EN_CNT7_cry_23_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_24.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_25 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_25_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_25_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_25_Y),
	.B(GNT_SHUNT_EN_CNT_Z[25]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_25),
	.FCI(GNT_SHUNT_EN_CNT7_cry_24_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_25.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_26 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_26_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_26_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_26_Y),
	.B(GNT_SHUNT_EN_CNT_Z[26]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_26),
	.FCI(GNT_SHUNT_EN_CNT7_cry_25_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_26.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_27 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_27_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_27_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_27_Y),
	.B(GNT_SHUNT_EN_CNT_Z[27]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_27),
	.FCI(GNT_SHUNT_EN_CNT7_cry_26_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_27.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_28 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_28_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_28_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_28_Y),
	.B(GNT_SHUNT_EN_CNT_Z[28]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_28),
	.FCI(GNT_SHUNT_EN_CNT7_cry_27_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_28.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_29 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_29_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_29_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_29_Y),
	.B(GNT_SHUNT_EN_CNT_Z[29]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_29),
	.FCI(GNT_SHUNT_EN_CNT7_cry_28_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_29.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_30 (
	.FCO(GNT_SHUNT_EN_CNT7_cry_30_Z),
	.S(GNT_SHUNT_EN_CNT7_cry_30_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_30_Y),
	.B(GNT_SHUNT_EN_CNT_Z[30]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_30),
	.FCI(GNT_SHUNT_EN_CNT7_cry_29_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_30.INIT=20'h5AA55;
// @15:338
  ARI1 GNT_SHUNT_EN_CNT7_cry_31 (
	.FCO(GNT_SHUNT_EN_CNT7),
	.S(GNT_SHUNT_EN_CNT7_cry_31_S),
	.Y(GNT_SHUNT_EN_CNT7_cry_31_Y),
	.B(GNT_SHUNT_EN_CNT_Z[31]),
	.C(GND),
	.D(GND),
	.A(GNT_SHUNT_EN_CNT7_31),
	.FCI(GNT_SHUNT_EN_CNT7_cry_30_Z)
);
defparam GNT_SHUNT_EN_CNT7_cry_31.INIT=20'h5AA55;
// @15:334
  ARI1 GNT_SHUNT_EN_CNT_s_4404 (
	.FCO(GNT_SHUNT_EN_CNT_s_4404_FCO),
	.S(GNT_SHUNT_EN_CNT_s_4404_S),
	.Y(GNT_SHUNT_EN_CNT_s_4404_Y),
	.B(GNT_SHUNT_EN_CNT_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam GNT_SHUNT_EN_CNT_s_4404.INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[1]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[1]),
	.S(GNT_SHUNT_EN_CNT_s[1]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[1]),
	.B(GNT_SHUNT_EN_CNT_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_s_4404_FCO)
);
defparam \GNT_SHUNT_EN_CNT_cry[1] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[2]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[2]),
	.S(GNT_SHUNT_EN_CNT_s[2]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[2]),
	.B(GNT_SHUNT_EN_CNT_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[1])
);
defparam \GNT_SHUNT_EN_CNT_cry[2] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[3]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[3]),
	.S(GNT_SHUNT_EN_CNT_s[3]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[3]),
	.B(GNT_SHUNT_EN_CNT_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[2])
);
defparam \GNT_SHUNT_EN_CNT_cry[3] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[4]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[4]),
	.S(GNT_SHUNT_EN_CNT_s[4]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[4]),
	.B(GNT_SHUNT_EN_CNT_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[3])
);
defparam \GNT_SHUNT_EN_CNT_cry[4] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[5]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[5]),
	.S(GNT_SHUNT_EN_CNT_s[5]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[5]),
	.B(GNT_SHUNT_EN_CNT_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[4])
);
defparam \GNT_SHUNT_EN_CNT_cry[5] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[6]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[6]),
	.S(GNT_SHUNT_EN_CNT_s[6]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[6]),
	.B(GNT_SHUNT_EN_CNT_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[5])
);
defparam \GNT_SHUNT_EN_CNT_cry[6] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[7]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[7]),
	.S(GNT_SHUNT_EN_CNT_s[7]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[7]),
	.B(GNT_SHUNT_EN_CNT_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[6])
);
defparam \GNT_SHUNT_EN_CNT_cry[7] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[8]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[8]),
	.S(GNT_SHUNT_EN_CNT_s[8]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[8]),
	.B(GNT_SHUNT_EN_CNT_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[7])
);
defparam \GNT_SHUNT_EN_CNT_cry[8] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[9]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[9]),
	.S(GNT_SHUNT_EN_CNT_s[9]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[9]),
	.B(GNT_SHUNT_EN_CNT_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[8])
);
defparam \GNT_SHUNT_EN_CNT_cry[9] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[10]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[10]),
	.S(GNT_SHUNT_EN_CNT_s[10]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[10]),
	.B(GNT_SHUNT_EN_CNT_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[9])
);
defparam \GNT_SHUNT_EN_CNT_cry[10] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[11]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[11]),
	.S(GNT_SHUNT_EN_CNT_s[11]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[11]),
	.B(GNT_SHUNT_EN_CNT_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[10])
);
defparam \GNT_SHUNT_EN_CNT_cry[11] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[12]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[12]),
	.S(GNT_SHUNT_EN_CNT_s[12]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[12]),
	.B(GNT_SHUNT_EN_CNT_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[11])
);
defparam \GNT_SHUNT_EN_CNT_cry[12] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[13]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[13]),
	.S(GNT_SHUNT_EN_CNT_s[13]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[13]),
	.B(GNT_SHUNT_EN_CNT_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[12])
);
defparam \GNT_SHUNT_EN_CNT_cry[13] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[14]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[14]),
	.S(GNT_SHUNT_EN_CNT_s[14]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[14]),
	.B(GNT_SHUNT_EN_CNT_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[13])
);
defparam \GNT_SHUNT_EN_CNT_cry[14] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[15]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[15]),
	.S(GNT_SHUNT_EN_CNT_s[15]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[15]),
	.B(GNT_SHUNT_EN_CNT_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[14])
);
defparam \GNT_SHUNT_EN_CNT_cry[15] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[16]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[16]),
	.S(GNT_SHUNT_EN_CNT_s[16]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[16]),
	.B(GNT_SHUNT_EN_CNT_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[15])
);
defparam \GNT_SHUNT_EN_CNT_cry[16] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[17]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[17]),
	.S(GNT_SHUNT_EN_CNT_s[17]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[17]),
	.B(GNT_SHUNT_EN_CNT_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[16])
);
defparam \GNT_SHUNT_EN_CNT_cry[17] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[18]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[18]),
	.S(GNT_SHUNT_EN_CNT_s[18]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[18]),
	.B(GNT_SHUNT_EN_CNT_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[17])
);
defparam \GNT_SHUNT_EN_CNT_cry[18] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[19]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[19]),
	.S(GNT_SHUNT_EN_CNT_s[19]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[19]),
	.B(GNT_SHUNT_EN_CNT_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[18])
);
defparam \GNT_SHUNT_EN_CNT_cry[19] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[20]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[20]),
	.S(GNT_SHUNT_EN_CNT_s[20]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[20]),
	.B(GNT_SHUNT_EN_CNT_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[19])
);
defparam \GNT_SHUNT_EN_CNT_cry[20] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[21]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[21]),
	.S(GNT_SHUNT_EN_CNT_s[21]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[21]),
	.B(GNT_SHUNT_EN_CNT_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[20])
);
defparam \GNT_SHUNT_EN_CNT_cry[21] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[22]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[22]),
	.S(GNT_SHUNT_EN_CNT_s[22]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[22]),
	.B(GNT_SHUNT_EN_CNT_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[21])
);
defparam \GNT_SHUNT_EN_CNT_cry[22] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[23]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[23]),
	.S(GNT_SHUNT_EN_CNT_s[23]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[23]),
	.B(GNT_SHUNT_EN_CNT_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[22])
);
defparam \GNT_SHUNT_EN_CNT_cry[23] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[24]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[24]),
	.S(GNT_SHUNT_EN_CNT_s[24]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[24]),
	.B(GNT_SHUNT_EN_CNT_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[23])
);
defparam \GNT_SHUNT_EN_CNT_cry[24] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[25]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[25]),
	.S(GNT_SHUNT_EN_CNT_s[25]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[25]),
	.B(GNT_SHUNT_EN_CNT_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[24])
);
defparam \GNT_SHUNT_EN_CNT_cry[25] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[26]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[26]),
	.S(GNT_SHUNT_EN_CNT_s[26]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[26]),
	.B(GNT_SHUNT_EN_CNT_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[25])
);
defparam \GNT_SHUNT_EN_CNT_cry[26] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[27]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[27]),
	.S(GNT_SHUNT_EN_CNT_s[27]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[27]),
	.B(GNT_SHUNT_EN_CNT_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[26])
);
defparam \GNT_SHUNT_EN_CNT_cry[27] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[28]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[28]),
	.S(GNT_SHUNT_EN_CNT_s[28]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[28]),
	.B(GNT_SHUNT_EN_CNT_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[27])
);
defparam \GNT_SHUNT_EN_CNT_cry[28] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[29]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[29]),
	.S(GNT_SHUNT_EN_CNT_s[29]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[29]),
	.B(GNT_SHUNT_EN_CNT_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[28])
);
defparam \GNT_SHUNT_EN_CNT_cry[29] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_s[31]  (
	.FCO(GNT_SHUNT_EN_CNT_s_FCO[31]),
	.S(GNT_SHUNT_EN_CNT_s_Z[31]),
	.Y(GNT_SHUNT_EN_CNT_s_Y[31]),
	.B(GNT_SHUNT_EN_CNT_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[30])
);
defparam \GNT_SHUNT_EN_CNT_s[31] .INIT=20'h4AA00;
// @15:334
  ARI1 \GNT_SHUNT_EN_CNT_cry[30]  (
	.FCO(GNT_SHUNT_EN_CNT_cry_Z[30]),
	.S(GNT_SHUNT_EN_CNT_s[30]),
	.Y(GNT_SHUNT_EN_CNT_cry_Y[30]),
	.B(GNT_SHUNT_EN_CNT_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GNT_SHUNT_EN_CNT_cry_Z[29])
);
defparam \GNT_SHUNT_EN_CNT_cry[30] .INIT=20'h4AA00;
// @15:347
  ARI1 LFT_SHUNT_EN_CNT_s_4405 (
	.FCO(LFT_SHUNT_EN_CNT_s_4405_FCO),
	.S(LFT_SHUNT_EN_CNT_s_4405_S),
	.Y(LFT_SHUNT_EN_CNT_s_4405_Y),
	.B(LFT_SHUNT_EN_CNT_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LFT_SHUNT_EN_CNT_s_4405.INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[1]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[1]),
	.S(LFT_SHUNT_EN_CNT_s[1]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[1]),
	.B(LFT_SHUNT_EN_CNT_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_s_4405_FCO)
);
defparam \LFT_SHUNT_EN_CNT_cry[1] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[2]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[2]),
	.S(LFT_SHUNT_EN_CNT_s[2]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[2]),
	.B(LFT_SHUNT_EN_CNT_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[1])
);
defparam \LFT_SHUNT_EN_CNT_cry[2] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[3]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[3]),
	.S(LFT_SHUNT_EN_CNT_s[3]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[3]),
	.B(LFT_SHUNT_EN_CNT_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[2])
);
defparam \LFT_SHUNT_EN_CNT_cry[3] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[4]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[4]),
	.S(LFT_SHUNT_EN_CNT_s[4]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[4]),
	.B(LFT_SHUNT_EN_CNT_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[3])
);
defparam \LFT_SHUNT_EN_CNT_cry[4] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[5]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[5]),
	.S(LFT_SHUNT_EN_CNT_s[5]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[5]),
	.B(LFT_SHUNT_EN_CNT_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[4])
);
defparam \LFT_SHUNT_EN_CNT_cry[5] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[6]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[6]),
	.S(LFT_SHUNT_EN_CNT_s[6]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[6]),
	.B(LFT_SHUNT_EN_CNT_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[5])
);
defparam \LFT_SHUNT_EN_CNT_cry[6] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[7]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[7]),
	.S(LFT_SHUNT_EN_CNT_s[7]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[7]),
	.B(LFT_SHUNT_EN_CNT_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[6])
);
defparam \LFT_SHUNT_EN_CNT_cry[7] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[8]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[8]),
	.S(LFT_SHUNT_EN_CNT_s[8]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[8]),
	.B(LFT_SHUNT_EN_CNT_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[7])
);
defparam \LFT_SHUNT_EN_CNT_cry[8] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[9]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[9]),
	.S(LFT_SHUNT_EN_CNT_s[9]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[9]),
	.B(LFT_SHUNT_EN_CNT_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[8])
);
defparam \LFT_SHUNT_EN_CNT_cry[9] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[10]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[10]),
	.S(LFT_SHUNT_EN_CNT_s[10]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[10]),
	.B(LFT_SHUNT_EN_CNT_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[9])
);
defparam \LFT_SHUNT_EN_CNT_cry[10] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[11]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[11]),
	.S(LFT_SHUNT_EN_CNT_s[11]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[11]),
	.B(LFT_SHUNT_EN_CNT_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[10])
);
defparam \LFT_SHUNT_EN_CNT_cry[11] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[12]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[12]),
	.S(LFT_SHUNT_EN_CNT_s[12]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[12]),
	.B(LFT_SHUNT_EN_CNT_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[11])
);
defparam \LFT_SHUNT_EN_CNT_cry[12] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[13]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[13]),
	.S(LFT_SHUNT_EN_CNT_s[13]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[13]),
	.B(LFT_SHUNT_EN_CNT_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[12])
);
defparam \LFT_SHUNT_EN_CNT_cry[13] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[14]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[14]),
	.S(LFT_SHUNT_EN_CNT_s[14]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[14]),
	.B(LFT_SHUNT_EN_CNT_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[13])
);
defparam \LFT_SHUNT_EN_CNT_cry[14] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[15]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[15]),
	.S(LFT_SHUNT_EN_CNT_s[15]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[15]),
	.B(LFT_SHUNT_EN_CNT_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[14])
);
defparam \LFT_SHUNT_EN_CNT_cry[15] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[16]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[16]),
	.S(LFT_SHUNT_EN_CNT_s[16]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[16]),
	.B(LFT_SHUNT_EN_CNT_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[15])
);
defparam \LFT_SHUNT_EN_CNT_cry[16] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[17]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[17]),
	.S(LFT_SHUNT_EN_CNT_s[17]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[17]),
	.B(LFT_SHUNT_EN_CNT_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[16])
);
defparam \LFT_SHUNT_EN_CNT_cry[17] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[18]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[18]),
	.S(LFT_SHUNT_EN_CNT_s[18]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[18]),
	.B(LFT_SHUNT_EN_CNT_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[17])
);
defparam \LFT_SHUNT_EN_CNT_cry[18] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[19]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[19]),
	.S(LFT_SHUNT_EN_CNT_s[19]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[19]),
	.B(LFT_SHUNT_EN_CNT_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[18])
);
defparam \LFT_SHUNT_EN_CNT_cry[19] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[20]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[20]),
	.S(LFT_SHUNT_EN_CNT_s[20]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[20]),
	.B(LFT_SHUNT_EN_CNT_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[19])
);
defparam \LFT_SHUNT_EN_CNT_cry[20] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[21]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[21]),
	.S(LFT_SHUNT_EN_CNT_s[21]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[21]),
	.B(LFT_SHUNT_EN_CNT_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[20])
);
defparam \LFT_SHUNT_EN_CNT_cry[21] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[22]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[22]),
	.S(LFT_SHUNT_EN_CNT_s[22]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[22]),
	.B(LFT_SHUNT_EN_CNT_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[21])
);
defparam \LFT_SHUNT_EN_CNT_cry[22] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[23]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[23]),
	.S(LFT_SHUNT_EN_CNT_s[23]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[23]),
	.B(LFT_SHUNT_EN_CNT_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[22])
);
defparam \LFT_SHUNT_EN_CNT_cry[23] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[24]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[24]),
	.S(LFT_SHUNT_EN_CNT_s[24]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[24]),
	.B(LFT_SHUNT_EN_CNT_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[23])
);
defparam \LFT_SHUNT_EN_CNT_cry[24] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[25]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[25]),
	.S(LFT_SHUNT_EN_CNT_s[25]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[25]),
	.B(LFT_SHUNT_EN_CNT_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[24])
);
defparam \LFT_SHUNT_EN_CNT_cry[25] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[26]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[26]),
	.S(LFT_SHUNT_EN_CNT_s[26]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[26]),
	.B(LFT_SHUNT_EN_CNT_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[25])
);
defparam \LFT_SHUNT_EN_CNT_cry[26] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[27]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[27]),
	.S(LFT_SHUNT_EN_CNT_s[27]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[27]),
	.B(LFT_SHUNT_EN_CNT_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[26])
);
defparam \LFT_SHUNT_EN_CNT_cry[27] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[28]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[28]),
	.S(LFT_SHUNT_EN_CNT_s[28]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[28]),
	.B(LFT_SHUNT_EN_CNT_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[27])
);
defparam \LFT_SHUNT_EN_CNT_cry[28] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[29]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[29]),
	.S(LFT_SHUNT_EN_CNT_s[29]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[29]),
	.B(LFT_SHUNT_EN_CNT_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[28])
);
defparam \LFT_SHUNT_EN_CNT_cry[29] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_s[31]  (
	.FCO(LFT_SHUNT_EN_CNT_s_FCO[31]),
	.S(LFT_SHUNT_EN_CNT_s_Z[31]),
	.Y(LFT_SHUNT_EN_CNT_s_Y[31]),
	.B(LFT_SHUNT_EN_CNT_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[30])
);
defparam \LFT_SHUNT_EN_CNT_s[31] .INIT=20'h4AA00;
// @15:347
  ARI1 \LFT_SHUNT_EN_CNT_cry[30]  (
	.FCO(LFT_SHUNT_EN_CNT_cry_Z[30]),
	.S(LFT_SHUNT_EN_CNT_s[30]),
	.Y(LFT_SHUNT_EN_CNT_cry_Y[30]),
	.B(LFT_SHUNT_EN_CNT_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LFT_SHUNT_EN_CNT_cry_Z[29])
);
defparam \LFT_SHUNT_EN_CNT_cry[30] .INIT=20'h4AA00;
// @15:306
  CFG4 \GANTRY_96V_IF_REG_RNO_0[9]  (
	.A(N_966),
	.B(N_723),
	.C(GNT_SHUNT_EN_CNT7),
	.D(N_6_mux_0_i_1),
	.Y(N_6_mux_0_i)
);
defparam \GANTRY_96V_IF_REG_RNO_0[9] .INIT=16'h0F8F;
// @15:306
  CFG2 \GANTRY_96V_IF_REG_RNO_1[9]  (
	.A(g0_1_1),
	.B(g0_2_0),
	.Y(N_6_mux_0_i_1)
);
defparam \GANTRY_96V_IF_REG_RNO_1[9] .INIT=4'h7;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[7]  (
	.A(OPB_DO_18_iv_0_3_Z[7]),
	.B(N_676),
	.C(OPB_DO_18_iv_0_4_Z[7]),
	.D(OPB_DO_18_iv_0_7_1_Z[7]),
	.Y(OPB_DO_18_iv_0_7_Z[7])
);
defparam \OPB_DO_18_iv_0_7[7] .INIT=16'hFEFF;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7_1[7]  (
	.A(OPB_DO23),
	.B(N_745),
	.C(STAND_IF_REG_Z[7]),
	.D(GANTRY_96V_IF_REG_Z[14]),
	.Y(OPB_DO_18_iv_0_7_1_Z[7])
);
defparam \OPB_DO_18_iv_0_7_1[7] .INIT=16'h153F;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[15]  (
	.A(OPB_DO_18_iv_0_2_Z[15]),
	.B(OPB_DO_18_iv_0_13_a0_Z[15]),
	.C(OPB_DO_18_iv_0_7_1_Z[15]),
	.D(OPB_DO_18_iv_0_4_Z[15]),
	.Y(OPB_DO_18_iv_0_7_Z[15])
);
defparam \OPB_DO_18_iv_0_7[15] .INIT=16'hFFEF;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7_1[15]  (
	.A(STAND_IF_REG_Z[15]),
	.B(SPD_DMD_IF_REG_Z[15]),
	.C(N_745),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_7_1_Z[15])
);
defparam \OPB_DO_18_iv_0_7_1[15] .INIT=16'h135F;
// @15:544
  CFG4 \OPB_DO_18_iv_0_1[3]  (
	.A(PWR_IF_RE),
	.B(N_614),
	.C(POWER_IF_REG_Z[3]),
	.D(OPB_DO_18_iv_0_1_1_Z[3]),
	.Y(OPB_DO_18_iv_0_1_Z[3])
);
defparam \OPB_DO_18_iv_0_1[3] .INIT=16'hECFD;
// @15:544
  CFG2 \OPB_DO_18_iv_0_1_1[3]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(GANTRY_EMOPS_IF_REG_Z[3]),
	.Y(OPB_DO_18_iv_0_1_1_Z[3])
);
defparam \OPB_DO_18_iv_0_1_1[3] .INIT=4'h7;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_7_0[6]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_a3_7_0_Z[6])
);
defparam \OPB_DO_18_iv_0_a3_7_0[6] .INIT=4'h8;
// @15:544
  CFG2 \OPB_DO_18_iv_0_4_RNO_1[2]  (
	.A(AD_SEL2_c),
	.B(STAND_IF_RE),
	.Y(OPB_m2_e_0_0)
);
defparam \OPB_DO_18_iv_0_4_RNO_1[2] .INIT=4'h2;
// @15:544
  CFG2 OPB_m2_e_3_0 (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.Y(OPB_m2_e_3_0_Z)
);
defparam OPB_m2_e_3_0.INIT=4'h2;
// @15:544
  CFG2 OPB_m2_e_5_2 (
	.A(PWR_IF_RE),
	.B(LIFT_96V_IF_RE),
	.Y(OPB_m3_e_1)
);
defparam OPB_m2_e_5_2.INIT=4'h1;
// @15:23
  CFG2 OPB_m3_e_0_1_0 (
	.A(GANTRY_EMOPS_IF_RE),
	.B(GANTRY_BRAKE_IF_RE),
	.Y(OPB_m3_e_0_1_0_Z)
);
defparam OPB_m3_e_0_1_0.INIT=4'h1;
// @15:544
  CFG2 \OPB_DO_18_0_iv_0_a2_0_1[20]  (
	.A(SERVICE_PENDANT_IF_RE),
	.B(STAND_IF_RE),
	.Y(OPB_DO_18_0_iv_0_a2_0_1_Z[20])
);
defparam \OPB_DO_18_0_iv_0_a2_0_1[20] .INIT=4'h1;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a2_12_0[10]  (
	.A(LIFT_96V_IF_RE),
	.B(STAND_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_12_0_Z[10])
);
defparam \OPB_DO_18_iv_0_a2_12_0[10] .INIT=4'h1;
// @15:23
  CFG2 OPB_m3_e_0_3 (
	.A(SPD_DMD_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.Y(OPB_m3_e_0_3_Z)
);
defparam OPB_m3_e_0_3.INIT=4'h1;
// @15:544
  CFG2 OPB_m1_e_1_1 (
	.A(PWR_IF_RE),
	.B(GANTRY_BRAKE_IF_RE),
	.Y(OPB_m1_e_1_1_Z)
);
defparam OPB_m1_e_1_1.INIT=4'h1;
// @15:544
  CFG2 OPB_m1_e_1_0 (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_EMOPS_IF_RE),
	.Y(OPB_m1_e_1_0_Z)
);
defparam OPB_m1_e_1_0.INIT=4'h1;
// @25:611
  CFG2 LFT_SHUNT_EN_CNT8_cry_31_RNIB1QAJ (
	.A(LIFT_96V_IF_REG_RNIA4UMF_Z[31]),
	.B(LFT_SHUNT_EN_CNT8),
	.Y(LFT_SHUNT_EN_CNTe)
);
defparam LFT_SHUNT_EN_CNT8_cry_31_RNIB1QAJ.INIT=4'hD;
// @25:611
  CFG2 GNT_SHUNT_EN_CNT7_cry_31_RNIGTTL4 (
	.A(GANTRY_96V_IF_REG_RNIDAEA3_Z[31]),
	.B(GNT_SHUNT_EN_CNT7),
	.Y(GNT_SHUNT_EN_CNTe)
);
defparam GNT_SHUNT_EN_CNT7_cry_31_RNIGTTL4.INIT=4'hD;
// @15:271
  CFG2 un3_AD_MUX5_N_0_a2 (
	.A(ADCSELMUX_IF_REG_Z[3]),
	.B(ADCSELMUX_IF_REG_Z[5]),
	.Y(N_755)
);
defparam un3_AD_MUX5_N_0_a2.INIT=4'h8;
// @15:269
  CFG2 un3_AD_MUX3_N_0_a2 (
	.A(ADCSELMUX_IF_REG_Z[6]),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.Y(N_756)
);
defparam un3_AD_MUX3_N_0_a2.INIT=4'h8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_11_0[3]  (
	.A(SERVICE_PENDANT_IF_RE),
	.B(LFT_SER_DATA1_c),
	.C(STAND_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[3])
);
defparam \OPB_DO_18_iv_0_a3_11_0[3] .INIT=8'h04;
// @15:544
  CFG3 \OPB_DO_18_iv_0_4_RNO_0[12]  (
	.A(STAND_IF_RE),
	.B(CCHL_IF_RE),
	.C(CCHL_IF_REG_Z[12]),
	.Y(OPB_m2_e_2_1)
);
defparam \OPB_DO_18_iv_0_4_RNO_0[12] .INIT=8'h40;
// @15:544
  CFG4 \OPB_DO_18_iv_0_13_a0_1[15]  (
	.A(SERVICE_PENDANT_IF_REG_Z[15]),
	.B(STAND_IF_RE),
	.C(LIFT_96V_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_13_a0_1_Z[15])
);
defparam \OPB_DO_18_iv_0_13_a0_1[15] .INIT=16'h0200;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2_0_2[10]  (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(PWR_IF_RE),
	.C(STAND_IF_RE),
	.D(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_0_1[10])
);
defparam \OPB_DO_18_iv_0_a2_0_2[10] .INIT=16'h0010;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_4_0[9]  (
	.A(SPD_EMOPS_IF_REG_Z[9]),
	.B(SPD_EMOPS_IF_RE),
	.C(SPD_DMD_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_4_0_Z[9])
);
defparam \OPB_DO_18_iv_0_a3_4_0[9] .INIT=8'h08;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_4_0[7]  (
	.A(SPD_EMOPS_IF_REG_Z[7]),
	.B(SPD_EMOPS_IF_RE),
	.C(SPD_DMD_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_4_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_4_0[7] .INIT=8'h08;
// @15:544
  CFG4 OPB_m2_e_4_1_0_0 (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(MAINS_LEVEL_IF_RE),
	.C(SPD_DMD_IF_RE),
	.D(EXT_BRAKE_IF_RE),
	.Y(OPB_m5_e_5_s_0)
);
defparam OPB_m2_e_4_1_0_0.INIT=16'h0001;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2[10]  (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_BRAKE_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_742)
);
defparam \OPB_DO_18_iv_0_a2[10] .INIT=16'h0010;
// @15:23
  CFG3 OPB_DO23_0_a2 (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO23)
);
defparam OPB_DO23_0_a2.INIT=8'h02;
// @25:611
  CFG2 \GANTRY_96V_IF_REG_RNIDAEA3[31]  (
	.A(GNT_SHUNT_EN_c),
	.B(GANTRY_96V_IF_REG_Z[31]),
	.Y(GANTRY_96V_IF_REG_RNIDAEA3_Z[31])
);
defparam \GANTRY_96V_IF_REG_RNIDAEA3[31] .INIT=4'h8;
// @25:611
  CFG2 \LIFT_96V_IF_REG_RNIA4UMF[31]  (
	.A(LFT_SHUNT_EN_c),
	.B(LIFT_96V_IF_REG_Z[31]),
	.Y(LIFT_96V_IF_REG_RNIA4UMF_Z[31])
);
defparam \LIFT_96V_IF_REG_RNIA4UMF[31] .INIT=4'h8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[5]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[5]),
	.D(GANTRY_EMOPS_IF_REG_Z[5]),
	.Y(OPB_DO_18_iv_0_0_Z[5])
);
defparam \OPB_DO_18_iv_0_0[5] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[15]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[15]),
	.D(GANTRY_EMOPS_IF_REG_Z[15]),
	.Y(OPB_DO_18_iv_0_0_Z[15])
);
defparam \OPB_DO_18_iv_0_0[15] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[7]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[7]),
	.D(GANTRY_EMOPS_IF_REG_Z[7]),
	.Y(OPB_DO_18_iv_0_0_Z[7])
);
defparam \OPB_DO_18_iv_0_0[7] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[2]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[2]),
	.D(GANTRY_EMOPS_IF_REG_Z[2]),
	.Y(OPB_DO_18_iv_0_0_Z[2])
);
defparam \OPB_DO_18_iv_0_0[2] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[1]  (
	.A(GNT_EMOPS_EN_c),
	.B(P12V_ISO_EN_c),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_0_Z[1])
);
defparam \OPB_DO_18_iv_0_0[1] .INIT=16'hCAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[12]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[12]),
	.D(GANTRY_EMOPS_IF_REG_Z[12]),
	.Y(OPB_DO_18_iv_0_0_Z[12])
);
defparam \OPB_DO_18_iv_0_0[12] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[10]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[10]),
	.D(GANTRY_EMOPS_IF_REG_Z[10]),
	.Y(OPB_DO_18_iv_0_0_Z[10])
);
defparam \OPB_DO_18_iv_0_0[10] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[13]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[13]),
	.D(GANTRY_EMOPS_IF_REG_Z[13]),
	.Y(OPB_DO_18_iv_0_0_Z[13])
);
defparam \OPB_DO_18_iv_0_0[13] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[16]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[16]),
	.D(GANTRY_EMOPS_IF_REG_Z[16]),
	.Y(OPB_DO_18_0_iv_0_0_Z[16])
);
defparam \OPB_DO_18_0_iv_0_0[16] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[8]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[8]),
	.D(GANTRY_EMOPS_IF_REG_Z[8]),
	.Y(OPB_DO_18_iv_0_0_Z[8])
);
defparam \OPB_DO_18_iv_0_0[8] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[6]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[6]),
	.D(GANTRY_EMOPS_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_0_Z[6])
);
defparam \OPB_DO_18_iv_0_0[6] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[9]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[9]),
	.D(GANTRY_EMOPS_IF_REG_Z[9]),
	.Y(OPB_DO_18_iv_0_0_Z[9])
);
defparam \OPB_DO_18_iv_0_0[9] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[0]  (
	.A(FAN_EN_c),
	.B(P24V_GNT_EMOPS_EN_c),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_0_Z[0])
);
defparam \OPB_DO_18_iv_0_0[0] .INIT=16'hACA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[4]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[4]),
	.D(GANTRY_EMOPS_IF_REG_Z[4]),
	.Y(OPB_DO_18_iv_0_0_Z[4])
);
defparam \OPB_DO_18_iv_0_0[4] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[14]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[14]),
	.D(GANTRY_EMOPS_IF_REG_Z[14]),
	.Y(OPB_DO_18_iv_0_0_Z[14])
);
defparam \OPB_DO_18_iv_0_0[14] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_0[11]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[11]),
	.D(GANTRY_EMOPS_IF_REG_Z[11]),
	.Y(OPB_DO_18_iv_0_0_Z[11])
);
defparam \OPB_DO_18_iv_0_0[11] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[17]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[17]),
	.D(GANTRY_EMOPS_IF_REG_Z[17]),
	.Y(OPB_DO_18_0_iv_0_0_Z[17])
);
defparam \OPB_DO_18_0_iv_0_0[17] .INIT=16'hE2C0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[13]  (
	.A(GPIO_FREE_IF_REG_Z[13]),
	.B(DEBUG_IF_RE),
	.C(GPIO_FREE_IF_RE),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[13])
);
defparam \OPB_DO_18_iv_0_a3_14_0[13] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[8]  (
	.A(GPIO_FREE_IF_REG_Z[8]),
	.B(DEBUG_IF_RE),
	.C(GPIO_FREE_IF_RE),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[8])
);
defparam \OPB_DO_18_iv_0_a3_14_0[8] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[14]  (
	.A(GPIO_FREE_IF_REG_Z[14]),
	.B(DEBUG_IF_RE),
	.C(GPIO_FREE_IF_RE),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a3_14_0[14] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[11]  (
	.A(GPIO_FREE_IF_REG_Z[11]),
	.B(DEBUG_IF_RE),
	.C(GPIO_FREE_IF_RE),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[11])
);
defparam \OPB_DO_18_iv_0_a3_14_0[11] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[0]  (
	.A(DEBUG_IF_RE),
	.B(GPIO2_c),
	.C(ADCSELMUX_IF_RE),
	.D(GPIO_FREE_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[0])
);
defparam \OPB_DO_18_iv_0_a3_14_0[0] .INIT=16'h0400;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14_0[4]  (
	.A(GPIO_FREE_IF_REG_Z[4]),
	.B(DEBUG_IF_RE),
	.C(GPIO_FREE_IF_RE),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[4])
);
defparam \OPB_DO_18_iv_0_a3_14_0[4] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a2_0_0_0[20]  (
	.A(SERVICE_PENDANT_IF_RE),
	.B(STAND_IF_RE),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m1_e_1_0_Z),
	.Y(OPB_DO_18_0_iv_0_a2_0_0_0_Z[20])
);
defparam \OPB_DO_18_0_iv_0_a2_0_0_0[20] .INIT=16'h1000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_11_1[1]  (
	.A(OPB_m1_e_1_0_Z),
	.B(LFT_SER_SYNC_c),
	.C(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.D(OPB_m1_e_1_1_Z),
	.Y(OPB_DO_18_iv_0_a3_11_1_Z[1])
);
defparam \OPB_DO_18_iv_0_a3_11_1[1] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4_RNO_0[2]  (
	.A(ADCSELMUX_IF_RE),
	.B(SERVICE_PENDANT_IF_RE),
	.C(OPB_m2_e_0_0),
	.D(CCHL_IF_RE),
	.Y(OPB_m2_e_0_2)
);
defparam \OPB_DO_18_iv_0_4_RNO_0[2] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_8_0[7]  (
	.A(SERVICE_PENDANT_IF_REG_Z[7]),
	.B(STAND_IF_RE),
	.C(LIFT_96V_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_8_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_8_0[7] .INIT=16'h0200;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_8_0[1]  (
	.A(SERVICE_PENDANT_IF_REG_Z[1]),
	.B(STAND_IF_RE),
	.C(LIFT_96V_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_8_0_Z[1])
);
defparam \OPB_DO_18_iv_0_a3_8_0[1] .INIT=16'h0200;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_8_0[9]  (
	.A(SERVICE_PENDANT_IF_REG_Z[9]),
	.B(STAND_IF_RE),
	.C(LIFT_96V_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_8_0_Z[9])
);
defparam \OPB_DO_18_iv_0_a3_8_0[9] .INIT=16'h0200;
// @15:544
  CFG4 OPB_m3_e_3 (
	.A(OPB_m3_e_1),
	.B(OPB_m3_e_0_3_Z),
	.C(STAND_IF_RE),
	.D(LIFT_MOTOR_SENSOR_IF_RE),
	.Y(OPB_m3_e_3_Z)
);
defparam OPB_m3_e_3.INIT=16'h0008;
// @15:23
  CFG4 OPB_m2_e_1_0 (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(GANTRY_96V_IF_RE),
	.C(OPB_m3_e_0_1_0_Z),
	.D(PWR_IF_RE),
	.Y(OPB_m2_e_1_Z)
);
defparam OPB_m2_e_1_0.INIT=16'h0010;
// @15:544
  CFG4 \OPB_DO_18_iv_0_1_RNO_0[3]  (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(PWR_IF_RE),
	.C(lft_mot_pwr_en_1),
	.D(LIFT_96V_IF_RE),
	.Y(OPB_m3_e_2_2)
);
defparam \OPB_DO_18_iv_0_1_RNO_0[3] .INIT=16'h1000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_1_RNO_0[10]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[10]),
	.C(OPB_m3_e_1),
	.D(LIFT_MOTOR_SENSOR_IF_RE),
	.Y(OPB_m2_e_5_3)
);
defparam \OPB_DO_18_iv_0_1_RNO_0[10] .INIT=16'h0080;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a2[20]  (
	.A(SPD_DMD_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m1_e_1_0_Z),
	.Y(N_741)
);
defparam \OPB_DO_18_0_iv_0_a2[20] .INIT=16'h4000;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a2_1[20]  (
	.A(PWR_IF_RE),
	.B(OPB_m1_e_1_0_Z),
	.C(GANTRY_BRAKE_IF_RE),
	.D(SPD_DMD_IF_RE),
	.Y(N_744)
);
defparam \OPB_DO_18_0_iv_0_a2_1[20] .INIT=16'h0400;
// @15:544
  CFG4 OPB_m2_e_4_0 (
	.A(PWR_IF_RE),
	.B(OPB_m1_e_1_0_Z),
	.C(GANTRY_BRAKE_IF_RE),
	.D(STAND_IF_RE),
	.Y(OPB_m2_e_4_0_Z)
);
defparam OPB_m2_e_4_0.INIT=16'h0004;
// @15:544
  CFG4 OPB_m2_e_4_1 (
	.A(SERVICE_PENDANT_IF_RE),
	.B(OPB_m5_e_5_s_0),
	.C(SPD_EMOPS_IF_RE),
	.D(LIFT_96V_IF_RE),
	.Y(OPB_m2_e_4_1_Z)
);
defparam OPB_m2_e_4_1.INIT=16'h0004;
// @15:544
  CFG3 OPB_m5_e_5_s (
	.A(OPB_m5_e_5_s_0),
	.B(SPD_EMOPS_IF_RE),
	.C(LIFT_96V_IF_RE),
	.Y(OPB_m5_e_5_out)
);
defparam OPB_m5_e_5_s.INIT=8'h02;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_4[9]  (
	.A(OPB_DO_18_iv_0_a3_4_0_Z[9]),
	.B(OPB_m1_e_1_0_Z),
	.C(OPB_m1_e_1_1_Z),
	.Y(N_708)
);
defparam \OPB_DO_18_iv_0_a3_4[9] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_4[7]  (
	.A(OPB_DO_18_iv_0_a3_4_0_Z[7]),
	.B(OPB_m1_e_1_0_Z),
	.C(OPB_m1_e_1_1_Z),
	.Y(N_676)
);
defparam \OPB_DO_18_iv_0_a3_4[7] .INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[2]  (
	.A(GNT_SHUNT_EN_c),
	.B(GANTRY_EMOPS_IF_RE),
	.C(GANTRY_96V_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_593)
);
defparam \OPB_DO_18_iv_0_a3_1[2] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_u_0[31]  (
	.A(GANTRY_96V_IF_REG_Z[31]),
	.B(LIFT_96V_IF_REG_Z[31]),
	.C(OPB_DO28),
	.D(OPB_DO23),
	.Y(OPB_DO_18[31])
);
defparam \OPB_DO_18_u_0[31] .INIT=16'hCAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[0]  (
	.A(gnt_mot_pwr_en_1),
	.B(GANTRY_EMOPS_IF_RE),
	.C(GANTRY_96V_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_561)
);
defparam \OPB_DO_18_iv_0_a3_1[0] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[8]  (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_96V_IF_REG_Z[15]),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_689)
);
defparam \OPB_DO_18_iv_0_a3_1[8] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[6]  (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_96V_IF_REG_Z[13]),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_657)
);
defparam \OPB_DO_18_iv_0_a3_1[6] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[1]  (
	.A(gnt_brk_pwr_en_1),
	.B(GANTRY_EMOPS_IF_RE),
	.C(GANTRY_96V_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_577)
);
defparam \OPB_DO_18_iv_0_a3_1[1] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[15]  (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_96V_IF_REG_Z[22]),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_162)
);
defparam \OPB_DO_18_iv_0_a3_1[15] .INIT=16'h0020;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_1[12]  (
	.A(GANTRY_96V_IF_RE),
	.B(PWR_IF_RE),
	.C(GANTRY_96V_IF_REG_Z[19]),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_114)
);
defparam \OPB_DO_18_iv_0_a3_1[12] .INIT=16'h0020;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_2[14]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[14]),
	.Y(N_147)
);
defparam \OPB_DO_18_iv_0_a3_2[14] .INIT=4'h8;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_2[13]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[13]),
	.Y(N_131)
);
defparam \OPB_DO_18_iv_0_a3_2[13] .INIT=4'h8;
  CFG4 un3_AD_MUX3_N_0_a2_RNIRPI2F (
	.A(N_756),
	.B(ADCSELMUX_IF_REG_Z[5]),
	.C(ADCSELMUX_IF_REG_Z[4]),
	.D(ADCSELMUX_IF_REG_Z[3]),
	.Y(un3_AD_MUX1_N_i)
);
defparam un3_AD_MUX3_N_0_a2_RNIRPI2F.INIT=16'hFF7F;
  CFG3 un3_AD_MUX3_N_0_a2_RNIB2929 (
	.A(N_756),
	.B(N_755),
	.C(ADCSELMUX_IF_REG_Z[4]),
	.Y(un3_AD_MUX2_N_i)
);
defparam un3_AD_MUX3_N_0_a2_RNIB2929.INIT=8'hF7;
  CFG4 un3_AD_MUX3_N_0_a2_RNIRPI2F_0 (
	.A(N_756),
	.B(ADCSELMUX_IF_REG_Z[5]),
	.C(ADCSELMUX_IF_REG_Z[4]),
	.D(ADCSELMUX_IF_REG_Z[3]),
	.Y(un3_AD_MUX3_N_i)
);
defparam un3_AD_MUX3_N_0_a2_RNIRPI2F_0.INIT=16'hDFFF;
  CFG4 un3_AD_MUX5_N_0_a2_RNI2DT9F (
	.A(N_755),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.C(ADCSELMUX_IF_REG_Z[6]),
	.D(ADCSELMUX_IF_REG_Z[4]),
	.Y(un3_AD_MUX4_N_i)
);
defparam un3_AD_MUX5_N_0_a2_RNI2DT9F.INIT=16'hF7FF;
  CFG4 un3_AD_MUX5_N_0_a2_RNI2DT9F_0 (
	.A(N_755),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.C(ADCSELMUX_IF_REG_Z[6]),
	.D(ADCSELMUX_IF_REG_Z[4]),
	.Y(un3_AD_MUX5_N_i)
);
defparam un3_AD_MUX5_N_0_a2_RNI2DT9F_0.INIT=16'hDFFF;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[5]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[5]),
	.C(OPB_DO_18_iv_0_0_Z[5]),
	.Y(OPB_DO_18_iv_0_1_Z[5])
);
defparam \OPB_DO_18_iv_0_1[5] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[3]  (
	.A(GANTRY_BRAKE_IF_REG_Z[3]),
	.B(GANTRY_96V_IF_REG_Z[10]),
	.C(OPB_DO23),
	.D(N_742),
	.Y(OPB_DO_18_iv_0_2_Z[3])
);
defparam \OPB_DO_18_iv_0_2[3] .INIT=16'hEAC0;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[1]  (
	.A(N_742),
	.B(GNT_BRK_SW_MON_c),
	.C(OPB_DO_18_iv_0_0_Z[1]),
	.Y(OPB_DO_18_iv_0_1_Z[1])
);
defparam \OPB_DO_18_iv_0_1[1] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[10]  (
	.A(GANTRY_BRAKE_IF_REG_Z[10]),
	.B(GANTRY_96V_IF_REG_Z[17]),
	.C(OPB_DO23),
	.D(N_742),
	.Y(OPB_DO_18_iv_0_2_Z[10])
);
defparam \OPB_DO_18_iv_0_2[10] .INIT=16'hEAC0;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_1[16]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[16]),
	.C(OPB_DO_18_0_iv_0_0_Z[16]),
	.Y(OPB_DO_18_0_iv_0_1_Z[16])
);
defparam \OPB_DO_18_0_iv_0_1[16] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[8]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[8]),
	.C(OPB_DO_18_iv_0_0_Z[8]),
	.Y(OPB_DO_18_iv_0_1_Z[8])
);
defparam \OPB_DO_18_iv_0_1[8] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[6]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[6]),
	.C(OPB_DO_18_iv_0_0_Z[6]),
	.Y(OPB_DO_18_iv_0_1_Z[6])
);
defparam \OPB_DO_18_iv_0_1[6] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_2[9]  (
	.A(N_708),
	.B(GANTRY_96V_IF_REG_Z[16]),
	.C(OPB_DO23),
	.Y(OPB_DO_18_iv_0_2_Z[9])
);
defparam \OPB_DO_18_iv_0_2[9] .INIT=8'hEA;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[0]  (
	.A(N_742),
	.B(GNT_BRK_EXT_EN_c),
	.C(OPB_DO_18_iv_0_0_Z[0]),
	.Y(OPB_DO_18_iv_0_1_Z[0])
);
defparam \OPB_DO_18_iv_0_1[0] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[4]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[4]),
	.C(OPB_DO_18_iv_0_0_Z[4]),
	.Y(OPB_DO_18_iv_0_1_Z[4])
);
defparam \OPB_DO_18_iv_0_1[4] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[11]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[11]),
	.C(OPB_DO_18_iv_0_0_Z[11]),
	.Y(OPB_DO_18_iv_0_1_Z[11])
);
defparam \OPB_DO_18_iv_0_1[11] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[18]  (
	.A(GANTRY_BRAKE_IF_REG_Z[18]),
	.B(GANTRY_96V_IF_REG_Z[25]),
	.C(OPB_DO23),
	.D(N_742),
	.Y(OPB_DO_18_0_iv_0_0_Z[18])
);
defparam \OPB_DO_18_0_iv_0_0[18] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[19]  (
	.A(GANTRY_BRAKE_IF_REG_Z[19]),
	.B(GANTRY_96V_IF_REG_Z[26]),
	.C(OPB_DO23),
	.D(N_742),
	.Y(OPB_DO_18_0_iv_0_0_Z[19])
);
defparam \OPB_DO_18_0_iv_0_0[19] .INIT=16'hEAC0;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_1[17]  (
	.A(N_742),
	.B(GANTRY_BRAKE_IF_REG_Z[17]),
	.C(OPB_DO_18_0_iv_0_0_Z[17]),
	.Y(OPB_DO_18_0_iv_0_1_Z[17])
);
defparam \OPB_DO_18_0_iv_0_1[17] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4_RNO[12]  (
	.A(OPB_m2_e_2_1),
	.B(SERVICE_PENDANT_IF_RE),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m1_e_1_0_Z),
	.Y(OPB_m2_e_2_3)
);
defparam \OPB_DO_18_iv_0_4_RNO[12] .INIT=16'h2000;
// @15:544
  CFG3 \OPB_DO_18_iv_0_4_RNO[2]  (
	.A(OPB_m1_e_1_1_Z),
	.B(OPB_m2_e_0_2),
	.C(OPB_m1_e_1_0_Z),
	.Y(OPB_m2_e_0_3)
);
defparam \OPB_DO_18_iv_0_4_RNO[2] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1_RNO[10]  (
	.A(OPB_m2_e_5_3),
	.B(GANTRY_96V_IF_RE),
	.C(OPB_m3_e_0_1_0_Z),
	.Y(OPB_m2_e_5_4)
);
defparam \OPB_DO_18_iv_0_1_RNO[10] .INIT=8'h20;
// @15:544
  CFG4 OPB_m2_e_3 (
	.A(OPB_m2_e_3_0_Z),
	.B(SPD_DMD_IF_RE),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m1_e_1_0_Z),
	.Y(N_748)
);
defparam OPB_m2_e_3.INIT=16'h2000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2_0[10]  (
	.A(GANTRY_96V_IF_RE),
	.B(OPB_DO_18_iv_0_a2_0_1[10]),
	.C(OPB_m3_e_0_1_0_Z),
	.D(OPB_m3_e_0_3_Z),
	.Y(N_745)
);
defparam \OPB_DO_18_iv_0_a2_0[10] .INIT=16'h4000;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a2_0_2[20]  (
	.A(CCHL_IF_RE),
	.B(OPB_m1_e_1_0_Z),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m5_e_5_out),
	.Y(OPB_DO_18_0_iv_0_a2_0_2_Z[20])
);
defparam \OPB_DO_18_0_iv_0_a2_0_2[20] .INIT=16'h8000;
// @15:544
  CFG4 OPB_m3_e (
	.A(OPB_m3_e_0_1_0_Z),
	.B(OPB_m3_e_3_Z),
	.C(GANTRY_96V_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(N_736)
);
defparam OPB_m3_e.INIT=16'h0008;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_3[1]  (
	.A(OPB_m1_e_1_0_Z),
	.B(OPB_m1_e_1_1_Z),
	.C(LFT_ST_DISB_MON_c),
	.D(SPD_DMD_IF_RE),
	.Y(N_579)
);
defparam \OPB_DO_18_iv_0_a3_3[1] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_3[9]  (
	.A(SPD_DMD_IF_RE),
	.B(SPD_DMD_IF_REG_Z[9]),
	.C(OPB_m1_e_1_1_Z),
	.D(OPB_m1_e_1_0_Z),
	.Y(N_707)
);
defparam \OPB_DO_18_iv_0_a3_3[9] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[15]  (
	.A(N_162),
	.B(GANTRY_BRAKE_IF_REG_Z[15]),
	.C(N_742),
	.D(OPB_DO_18_iv_0_0_Z[15]),
	.Y(OPB_DO_18_iv_0_2_Z[15])
);
defparam \OPB_DO_18_iv_0_2[15] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[2]  (
	.A(N_593),
	.B(N_742),
	.C(GANTRY_BRAKE_IF_REG_Z[2]),
	.D(OPB_DO_18_iv_0_0_Z[2]),
	.Y(OPB_DO_18_iv_0_2_Z[2])
);
defparam \OPB_DO_18_iv_0_2[2] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[12]  (
	.A(N_114),
	.B(GANTRY_BRAKE_IF_REG_Z[12]),
	.C(N_742),
	.D(OPB_DO_18_iv_0_0_Z[12]),
	.Y(OPB_DO_18_iv_0_2_Z[12])
);
defparam \OPB_DO_18_iv_0_2[12] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[13]  (
	.A(OPB_DO23),
	.B(N_131),
	.C(GANTRY_96V_IF_REG_Z[20]),
	.D(OPB_DO_18_iv_0_0_Z[13]),
	.Y(OPB_DO_18_iv_0_2_Z[13])
);
defparam \OPB_DO_18_iv_0_2[13] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_2[14]  (
	.A(OPB_DO23),
	.B(N_147),
	.C(GANTRY_96V_IF_REG_Z[21]),
	.D(OPB_DO_18_iv_0_0_Z[14]),
	.Y(OPB_DO_18_iv_0_2_Z[14])
);
defparam \OPB_DO_18_iv_0_2[14] .INIT=16'hFFEC;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_1[18]  (
	.A(SPD_DMD_IF_REG_Z[18]),
	.B(OPB_DO_18_0_iv_0_0_Z[18]),
	.C(N_744),
	.Y(OPB_DO_18_0_iv_0_1_Z[18])
);
defparam \OPB_DO_18_0_iv_0_1[18] .INIT=8'hEC;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_1[19]  (
	.A(SPD_DMD_IF_REG_Z[19]),
	.B(OPB_DO_18_0_iv_0_0_Z[19]),
	.C(N_744),
	.Y(OPB_DO_18_0_iv_0_1_Z[19])
);
defparam \OPB_DO_18_0_iv_0_1[19] .INIT=8'hEC;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[20]  (
	.A(OPB_DO23),
	.B(N_744),
	.C(SPD_DMD_IF_REG_Z[20]),
	.D(GANTRY_96V_IF_REG_Z[27]),
	.Y(OPB_DO_18_0_iv_0_0_Z[20])
);
defparam \OPB_DO_18_0_iv_0_0[20] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_0[21]  (
	.A(OPB_DO23),
	.B(N_744),
	.C(SPD_DMD_IF_REG_Z[21]),
	.D(GANTRY_96V_IF_REG_Z[28]),
	.Y(OPB_DO_18_0_iv_0_0_Z[21])
);
defparam \OPB_DO_18_0_iv_0_0[21] .INIT=16'hEAC0;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_8[7]  (
	.A(OPB_m2_e_1_Z),
	.B(OPB_DO_18_iv_0_a3_8_0_Z[7]),
	.C(OPB_m3_e_0_3_Z),
	.Y(N_680)
);
defparam \OPB_DO_18_iv_0_a3_8[7] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_8[9]  (
	.A(OPB_m2_e_1_Z),
	.B(OPB_DO_18_iv_0_a3_8_0_Z[9]),
	.C(OPB_m3_e_0_3_Z),
	.Y(N_712)
);
defparam \OPB_DO_18_iv_0_a3_8[9] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a2_15[10]  (
	.A(OPB_m2_e_4_0_Z),
	.B(CCHL_IF_RE),
	.C(OPB_m2_e_4_1_Z),
	.Y(N_739)
);
defparam \OPB_DO_18_iv_0_a2_15[10] .INIT=8'h20;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_a2_0[20]  (
	.A(OPB_DO_18_0_iv_0_a2_0_0_0_Z[20]),
	.B(CCHL_IF_RE),
	.C(OPB_m5_e_5_out),
	.Y(N_743)
);
defparam \OPB_DO_18_0_iv_0_a2_0[20] .INIT=8'h80;
// @15:544
  CFG4 OPB_m2_e_1 (
	.A(CCHL_IF_RE),
	.B(ADCSELMUX_IF_RE),
	.C(OPB_m2_e_4_1_Z),
	.D(OPB_m2_e_4_0_Z),
	.Y(N_740)
);
defparam OPB_m2_e_1.INIT=16'h1000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2_4[10]  (
	.A(CCHL_IF_RE),
	.B(ADCSELMUX_IF_RE),
	.C(OPB_m2_e_4_1_Z),
	.D(OPB_m2_e_4_0_Z),
	.Y(N_749)
);
defparam \OPB_DO_18_iv_0_a2_4[10] .INIT=16'h4000;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_11[10]  (
	.A(CCHL_IF_REG_Z[10]),
	.B(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.C(OPB_DO_18_0_iv_0_a2_0_2_Z[20]),
	.Y(N_92)
);
defparam \OPB_DO_18_iv_0_a3_11[10] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_11[5]  (
	.A(CCHL_IF_REG_Z[5]),
	.B(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.C(OPB_DO_18_0_iv_0_a2_0_2_Z[20]),
	.Y(N_651)
);
defparam \OPB_DO_18_iv_0_a3_11[5] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_13_a0[15]  (
	.A(OPB_m2_e_1_Z),
	.B(OPB_DO_18_iv_0_13_a0_1_Z[15]),
	.C(OPB_m3_e_0_3_Z),
	.Y(OPB_DO_18_iv_0_13_a0_Z[15])
);
defparam \OPB_DO_18_iv_0_13_a0[15] .INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_iv_0_1_RNO[3]  (
	.A(OPB_m3_e_0_1_0_Z),
	.B(OPB_m3_e_0_3_Z),
	.C(GANTRY_96V_IF_RE),
	.D(OPB_m3_e_2_2),
	.Y(N_614)
);
defparam \OPB_DO_18_iv_0_1_RNO[3] .INIT=16'h0800;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[10]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[10]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_91)
);
defparam \OPB_DO_18_iv_0_a3_10[10] .INIT=16'h0080;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2_6[10]  (
	.A(OPB_m3_e_0_3_Z),
	.B(OPB_m2_e_1_Z),
	.C(OPB_DO_18_iv_0_a2_12_0_Z[10]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(N_751)
);
defparam \OPB_DO_18_iv_0_a2_6[10] .INIT=16'h8000;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a2_5[10]  (
	.A(EXT_BRAKE_IF_RE),
	.B(MAINS_LEVEL_IF_RE),
	.C(N_736),
	.Y(N_750)
);
defparam \OPB_DO_18_iv_0_a2_5[10] .INIT=8'h20;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a2_12[10]  (
	.A(OPB_m2_e_1_Z),
	.B(OPB_DO_18_iv_0_a2_12_0_Z[10]),
	.C(OPB_m3_e_0_3_Z),
	.Y(N_735)
);
defparam \OPB_DO_18_iv_0_a2_12[10] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a2_11[10]  (
	.A(OPB_m2_e_1_Z),
	.B(LIFT_96V_IF_RE),
	.C(OPB_m3_e_0_3_Z),
	.Y(N_734)
);
defparam \OPB_DO_18_iv_0_a2_11[10] .INIT=8'h20;
// @15:23
  CFG3 OPB_DO28_0_a2 (
	.A(OPB_m2_e_1_Z),
	.B(LIFT_96V_IF_RE),
	.C(OPB_m3_e_0_3_Z),
	.Y(OPB_DO28)
);
defparam OPB_DO28_0_a2.INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[23]  (
	.A(OPB_DO23),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[23]),
	.D(GANTRY_96V_IF_REG_Z[30]),
	.Y(OPB_DO_18[23])
);
defparam \OPB_DO_18_0_iv_0[23] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[22]  (
	.A(OPB_DO23),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[22]),
	.D(GANTRY_96V_IF_REG_Z[29]),
	.Y(OPB_DO_18[22])
);
defparam \OPB_DO_18_0_iv_0[22] .INIT=16'hEAC0;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_7[2]  (
	.A(N_745),
	.B(STAND_IF_REG_Z[2]),
	.Y(N_599)
);
defparam \OPB_DO_18_iv_0_a3_7[2] .INIT=4'h8;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a2_7[10]  (
	.A(N_736),
	.B(MAINS_LEVEL_IF_RE),
	.Y(N_753)
);
defparam \OPB_DO_18_iv_0_a2_7[10] .INIT=4'h8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[5]  (
	.A(N_745),
	.B(N_741),
	.C(STAND_IF_REG_Z[5]),
	.D(EM_CCH_24V_EN_c),
	.Y(OPB_DO_18_iv_0_4_Z[5])
);
defparam \OPB_DO_18_iv_0_4[5] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[5]  (
	.A(SPARE_MON_c),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[5]),
	.C(N_748),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_3_Z[5])
);
defparam \OPB_DO_18_iv_0_3[5] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[3]  (
	.A(N_745),
	.B(N_741),
	.C(STAND_IF_REG_Z[3]),
	.D(LAT_LNG_BRK_RLS_c),
	.Y(OPB_DO_18_iv_0_5_Z[3])
);
defparam \OPB_DO_18_iv_0_5[3] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[3]  (
	.A(GNT_ST_DISB_MON_c),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[3]),
	.C(N_748),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_4_Z[3])
);
defparam \OPB_DO_18_iv_0_4[3] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[15]  (
	.A(N_748),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[15]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[15]),
	.Y(OPB_DO_18_iv_0_4_Z[15])
);
defparam \OPB_DO_18_iv_0_4[15] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[7]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[7]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[7]),
	.Y(OPB_DO_18_iv_0_4_Z[7])
);
defparam \OPB_DO_18_iv_0_4[7] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[7]  (
	.A(N_742),
	.B(N_680),
	.C(GANTRY_BRAKE_IF_REG_Z[7]),
	.D(OPB_DO_18_iv_0_0_Z[7]),
	.Y(OPB_DO_18_iv_0_3_Z[7])
);
defparam \OPB_DO_18_iv_0_3[7] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[2]  (
	.A(OPB_m2_e_0_3),
	.B(N_741),
	.C(LFT_ROT_BRK_RLS_c),
	.D(OPB_m5_e_5_out),
	.Y(OPB_DO_18_iv_0_4_Z[2])
);
defparam \OPB_DO_18_iv_0_4[2] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[2]  (
	.A(LFT_HW_EN_MON_c),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[2]),
	.C(N_748),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_3_Z[2])
);
defparam \OPB_DO_18_iv_0_3[2] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[1]  (
	.A(OPB_DO_18_iv_0_1_Z[1]),
	.B(N_745),
	.C(STAND_IF_REG_Z[1]),
	.D(N_577),
	.Y(OPB_DO_18_iv_0_5_Z[1])
);
defparam \OPB_DO_18_iv_0_5[1] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[1]  (
	.A(LIFT_MOTOR_SENSOR_IF_REG_Z[1]),
	.B(EMOPS_STAT2_c),
	.C(N_748),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[1])
);
defparam \OPB_DO_18_iv_0_4[1] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[1]  (
	.A(OPB_DO_18_iv_0_a3_8_0_Z[1]),
	.B(OPB_m3_e_0_3_Z),
	.C(N_579),
	.D(OPB_m2_e_1_Z),
	.Y(OPB_DO_18_iv_0_3_Z[1])
);
defparam \OPB_DO_18_iv_0_3[1] .INIT=16'hF8F0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[12]  (
	.A(SPD_EMOPS_IF_REG_Z[12]),
	.B(OPB_m5_e_5_out),
	.C(OPB_m2_e_2_3),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[12])
);
defparam \OPB_DO_18_iv_0_4[12] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[12]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[12]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[12]),
	.Y(OPB_DO_18_iv_0_3_Z[12])
);
defparam \OPB_DO_18_iv_0_3[12] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[10]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[10]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[10]),
	.Y(OPB_DO_18_iv_0_4_Z[10])
);
defparam \OPB_DO_18_iv_0_4[10] .INIT=16'hECA0;
// @15:544
  CFG3 \OPB_DO_18_iv_0_1[10]  (
	.A(OPB_m2_e_5_4),
	.B(OPB_DO_18_iv_0_0_Z[10]),
	.C(OPB_m3_e_0_3_Z),
	.Y(OPB_DO_18_iv_0_1_Z[10])
);
defparam \OPB_DO_18_iv_0_1[10] .INIT=8'hEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[13]  (
	.A(STAND_IF_REG_Z[13]),
	.B(SPD_EMOPS_IF_REG_Z[13]),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[13])
);
defparam \OPB_DO_18_iv_0_4[13] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[13]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[13]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[13]),
	.Y(OPB_DO_18_iv_0_3_Z[13])
);
defparam \OPB_DO_18_iv_0_3[13] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_4[16]  (
	.A(STAND_IF_REG_Z[16]),
	.B(SPD_EMOPS_IF_REG_Z[16]),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_0_iv_0_4_Z[16])
);
defparam \OPB_DO_18_0_iv_0_4[16] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_3[16]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[16]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[16]),
	.Y(OPB_DO_18_0_iv_0_3_Z[16])
);
defparam \OPB_DO_18_0_iv_0_3[16] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[8]  (
	.A(OPB_DO_18_iv_0_1_Z[8]),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[8]),
	.D(N_689),
	.Y(OPB_DO_18_iv_0_4_Z[8])
);
defparam \OPB_DO_18_iv_0_4[8] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[8]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[8]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[8]),
	.Y(OPB_DO_18_iv_0_3_Z[8])
);
defparam \OPB_DO_18_iv_0_3[8] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[6]  (
	.A(OPB_DO_18_iv_0_1_Z[6]),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[6]),
	.D(N_657),
	.Y(OPB_DO_18_iv_0_4_Z[6])
);
defparam \OPB_DO_18_iv_0_4[6] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[6]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[6]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_3_Z[6])
);
defparam \OPB_DO_18_iv_0_3[6] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[9]  (
	.A(N_742),
	.B(N_712),
	.C(GANTRY_BRAKE_IF_REG_Z[9]),
	.D(OPB_DO_18_iv_0_0_Z[9]),
	.Y(OPB_DO_18_iv_0_3_Z[9])
);
defparam \OPB_DO_18_iv_0_3[9] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[0]  (
	.A(EXOPS_GNT_24V_EN_c),
	.B(EMOPS_STAT1_c),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[0])
);
defparam \OPB_DO_18_iv_0_4[0] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[0]  (
	.A(GNT_HW_EN_MON_c),
	.B(LFT_HALL_PWR_EN_N_c),
	.C(N_748),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_3_Z[0])
);
defparam \OPB_DO_18_iv_0_3[0] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[4]  (
	.A(N_745),
	.B(N_741),
	.C(STAND_IF_REG_Z[4]),
	.D(SRVC_CCH_GNT_N_c),
	.Y(OPB_DO_18_iv_0_4_Z[4])
);
defparam \OPB_DO_18_iv_0_4[4] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[4]  (
	.A(DMD_PWR_OK_c),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[4]),
	.C(N_748),
	.D(N_744),
	.Y(OPB_DO_18_iv_0_3_Z[4])
);
defparam \OPB_DO_18_iv_0_3[4] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[14]  (
	.A(STAND_IF_REG_Z[14]),
	.B(SPD_EMOPS_IF_REG_Z[14]),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[14])
);
defparam \OPB_DO_18_iv_0_4[14] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[14]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[14]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[14]),
	.Y(OPB_DO_18_iv_0_3_Z[14])
);
defparam \OPB_DO_18_iv_0_3[14] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_4[11]  (
	.A(STAND_IF_REG_Z[11]),
	.B(SPD_EMOPS_IF_REG_Z[11]),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_iv_0_4_Z[11])
);
defparam \OPB_DO_18_iv_0_4[11] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_3[11]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[11]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[11]),
	.Y(OPB_DO_18_iv_0_3_Z[11])
);
defparam \OPB_DO_18_iv_0_3[11] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_2[18]  (
	.A(N_748),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[18]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[18]),
	.Y(OPB_DO_18_0_iv_0_2_Z[18])
);
defparam \OPB_DO_18_0_iv_0_2[18] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_2[19]  (
	.A(N_748),
	.B(N_741),
	.C(SPD_EMOPS_IF_REG_Z[19]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[19]),
	.Y(OPB_DO_18_0_iv_0_2_Z[19])
);
defparam \OPB_DO_18_0_iv_0_2[19] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_4[17]  (
	.A(STAND_IF_REG_Z[17]),
	.B(SPD_EMOPS_IF_REG_Z[17]),
	.C(N_745),
	.D(N_741),
	.Y(OPB_DO_18_0_iv_0_4_Z[17])
);
defparam \OPB_DO_18_0_iv_0_4[17] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_3[17]  (
	.A(N_744),
	.B(N_748),
	.C(SPD_DMD_IF_REG_Z[17]),
	.D(LIFT_MOTOR_SENSOR_IF_REG_Z[17]),
	.Y(OPB_DO_18_0_iv_0_3_Z[17])
);
defparam \OPB_DO_18_0_iv_0_3[17] .INIT=16'hECA0;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0_1[20]  (
	.A(OPB_DO_18_0_iv_0_0_Z[20]),
	.B(SPD_EMOPS_IF_REG_Z[20]),
	.C(N_741),
	.Y(OPB_DO_18_0_iv_0_1_Z[20])
);
defparam \OPB_DO_18_0_iv_0_1[20] .INIT=8'hEA;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_8[10]  (
	.A(SERVICE_PENDANT_IF_REG_Z[10]),
	.B(SERVICE_PENDANT_IF_RE),
	.C(N_735),
	.Y(N_89)
);
defparam \OPB_DO_18_iv_0_a3_8[10] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_8[5]  (
	.A(SERVICE_PENDANT_IF_REG_Z[5]),
	.B(SERVICE_PENDANT_IF_RE),
	.C(N_735),
	.Y(N_648)
);
defparam \OPB_DO_18_iv_0_a3_8[5] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_7_RNO[12]  (
	.A(SERVICE_PENDANT_IF_REG_Z[12]),
	.B(SERVICE_PENDANT_IF_RE),
	.C(N_735),
	.Y(N_121)
);
defparam \OPB_DO_18_iv_0_7_RNO[12] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_0_iv_0[21]  (
	.A(OPB_DO_18_0_iv_0_0_Z[21]),
	.B(SPD_EMOPS_IF_REG_Z[21]),
	.C(N_741),
	.Y(OPB_DO_18[21])
);
defparam \OPB_DO_18_0_iv_0[21] .INIT=8'hEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14[6]  (
	.A(DEBUG_IF_RE),
	.B(GPIO_FREE_IF_REG_Z[6]),
	.C(N_740),
	.D(GPIO_FREE_IF_RE),
	.Y(N_670)
);
defparam \OPB_DO_18_iv_0_a3_14[6] .INIT=16'h4000;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a2_2[10]  (
	.A(ADCSELMUX_IF_RE),
	.B(N_739),
	.C(DEBUG_IF_RE),
	.Y(N_747)
);
defparam \OPB_DO_18_iv_0_a2_2[10] .INIT=8'h40;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_14[9]  (
	.A(DEBUG_IF_RE),
	.B(GPIO_FREE_IF_REG_Z[9]),
	.C(N_740),
	.D(GPIO_FREE_IF_RE),
	.Y(N_718)
);
defparam \OPB_DO_18_iv_0_a3_14[9] .INIT=16'h4000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a2_8[10]  (
	.A(ADCSELMUX_IF_RE),
	.B(N_739),
	.C(DEBUG_IF_RE),
	.D(GPIO_FREE_IF_RE),
	.Y(N_754)
);
defparam \OPB_DO_18_iv_0_a2_8[10] .INIT=16'h0400;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_9[0]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(N_736),
	.C(MAINS_LEVEL_IF_REG_Z[0]),
	.Y(N_569)
);
defparam \OPB_DO_18_iv_0_a3_9[0] .INIT=8'h80;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_12[3]  (
	.A(N_749),
	.B(ADCSELMUX_IF_REG_Z[3]),
	.Y(N_620)
);
defparam \OPB_DO_18_iv_0_a3_12[3] .INIT=4'h8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[3]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[3]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_618)
);
defparam \OPB_DO_18_iv_0_a3_10[3] .INIT=16'h0080;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_9[8]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(N_736),
	.C(MAINS_LEVEL_IF_REG_Z[8]),
	.Y(N_697)
);
defparam \OPB_DO_18_iv_0_a3_9[8] .INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[8]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[8]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_698)
);
defparam \OPB_DO_18_iv_0_a3_10[8] .INIT=16'h0080;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[5]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[5]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_650)
);
defparam \OPB_DO_18_iv_0_a3_10[5] .INIT=16'h0080;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a3_5[19]  (
	.A(CCHL_IF_REG_Z[19]),
	.B(CCHL_IF_RE),
	.C(OPB_m5_e_5_out),
	.D(OPB_DO_18_0_iv_0_a2_0_0_0_Z[20]),
	.Y(N_557)
);
defparam \OPB_DO_18_0_iv_0_a3_5[19] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a3_5[18]  (
	.A(CCHL_IF_REG_Z[18]),
	.B(CCHL_IF_RE),
	.C(OPB_m5_e_5_out),
	.D(OPB_DO_18_0_iv_0_a2_0_0_0_Z[20]),
	.Y(N_538)
);
defparam \OPB_DO_18_0_iv_0_a3_5[18] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[12]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[12]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_123)
);
defparam \OPB_DO_18_iv_0_a3_10[12] .INIT=16'h0080;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_9[12]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(N_736),
	.C(MAINS_LEVEL_IF_REG_Z[12]),
	.Y(N_122)
);
defparam \OPB_DO_18_iv_0_a3_9[12] .INIT=8'h80;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_9[10]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(N_736),
	.C(MAINS_LEVEL_IF_REG_Z[10]),
	.Y(N_90)
);
defparam \OPB_DO_18_iv_0_a3_9[10] .INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a3_8[17]  (
	.A(CCHL_IF_REG_Z[17]),
	.B(CCHL_IF_RE),
	.C(OPB_m5_e_5_out),
	.D(OPB_DO_18_0_iv_0_a2_0_0_0_Z[20]),
	.Y(N_549)
);
defparam \OPB_DO_18_0_iv_0_a3_8[17] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_a3_10[14]  (
	.A(EXT_BRAKE_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[14]),
	.C(N_736),
	.D(MAINS_LEVEL_IF_RE),
	.Y(N_155)
);
defparam \OPB_DO_18_iv_0_a3_10[14] .INIT=16'h0080;
// @15:544
  CFG3 \OPB_DO_18_iv_0_a3_9[13]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(N_736),
	.C(MAINS_LEVEL_IF_REG_Z[13]),
	.Y(N_138)
);
defparam \OPB_DO_18_iv_0_a3_9[13] .INIT=8'h80;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_a3_2[20]  (
	.A(LIFT_96V_IF_REG_Z[30]),
	.B(LIFT_96V_IF_RE),
	.C(OPB_m3_e_0_3_Z),
	.D(OPB_m2_e_1_Z),
	.Y(N_78)
);
defparam \OPB_DO_18_0_iv_0_a3_2[20] .INIT=16'h8000;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[5]  (
	.A(LIFT_96V_IF_REG_Z[15]),
	.B(ADCSELMUX_IF_REG_Z[5]),
	.C(OPB_DO28),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_8_Z[5])
);
defparam \OPB_DO_18_iv_0_8[5] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[5]  (
	.A(GANTRY_96V_IF_REG_Z[12]),
	.B(OPB_DO23),
	.C(OPB_DO_18_iv_0_1_Z[5]),
	.D(OPB_DO_18_iv_0_3_Z[5]),
	.Y(OPB_DO_18_iv_0_5_Z[5])
);
defparam \OPB_DO_18_iv_0_5[5] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[3]  (
	.A(SERVICE_PENDANT_IF_REG_Z[3]),
	.B(OPB_DO_18_iv_0_a3_11_0_Z[3]),
	.C(OPB_DO_18_0_iv_0_a2_0_2_Z[20]),
	.D(N_751),
	.Y(OPB_DO_18_iv_0_8_Z[3])
);
defparam \OPB_DO_18_iv_0_8[3] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[15]  (
	.A(CCHL_IF_REG_Z[15]),
	.B(EXT_BRAKE_IF_REG_Z[15]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[15])
);
defparam \OPB_DO_18_iv_0_10[15] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[15]  (
	.A(LIFT_96V_IF_REG_Z[25]),
	.B(ADCSELMUX_IF_REG_Z[15]),
	.C(OPB_DO28),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_8_Z[15])
);
defparam \OPB_DO_18_iv_0_8[15] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[7]  (
	.A(CCHL_IF_REG_Z[7]),
	.B(EXT_BRAKE_IF_REG_Z[7]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[7])
);
defparam \OPB_DO_18_iv_0_10[7] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[7]  (
	.A(LIFT_96V_IF_REG_Z[17]),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.C(OPB_DO28),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_8_Z[7])
);
defparam \OPB_DO_18_iv_0_8[7] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[2]  (
	.A(EXT_BRK3_DRV_EN_c),
	.B(LFT_SER_DATA0_c),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[2])
);
defparam \OPB_DO_18_iv_0_10[2] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[2]  (
	.A(N_751),
	.B(OPB_DO28),
	.C(SERVICE_PENDANT_IF_REG_Z[2]),
	.D(LFT_EMOPS_EN_c),
	.Y(OPB_DO_18_iv_0_8_Z[2])
);
defparam \OPB_DO_18_iv_0_8[2] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[1]  (
	.A(MAINS_LEVEL_IF_REG_Z[1]),
	.B(EXT_BRK2_DRV_EN_c),
	.C(N_753),
	.D(N_750),
	.Y(OPB_DO_18_iv_0_11_Z[1])
);
defparam \OPB_DO_18_iv_0_11[1] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_6[1]  (
	.A(OPB_DO_18_iv_0_a3_11_1_Z[1]),
	.B(OPB_DO_18_iv_0_3_Z[1]),
	.C(CCHL_IF_RE),
	.D(OPB_m5_e_5_out),
	.Y(OPB_DO_18_iv_0_6_Z[1])
);
defparam \OPB_DO_18_iv_0_6[1] .INIT=16'hECCC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[12]  (
	.A(STAND_IF_REG_Z[12]),
	.B(OPB_DO_18_iv_0_2_Z[12]),
	.C(N_745),
	.D(N_121),
	.Y(OPB_DO_18_iv_0_7_Z[12])
);
defparam \OPB_DO_18_iv_0_7[12] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[10]  (
	.A(LIFT_96V_IF_REG_Z[20]),
	.B(ADCSELMUX_IF_REG_Z[10]),
	.C(OPB_DO28),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_9_Z[10])
);
defparam \OPB_DO_18_iv_0_9[10] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[10]  (
	.A(SPD_EMOPS_IF_REG_Z[10]),
	.B(N_741),
	.C(N_91),
	.D(N_89),
	.Y(OPB_DO_18_iv_0_7_Z[10])
);
defparam \OPB_DO_18_iv_0_7[10] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[13]  (
	.A(CCHL_IF_REG_Z[13]),
	.B(EXT_BRAKE_IF_REG_Z[13]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[13])
);
defparam \OPB_DO_18_iv_0_10[13] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[13]  (
	.A(N_739),
	.B(OPB_DO28),
	.C(LIFT_96V_IF_REG_Z[23]),
	.D(OPB_DO_18_iv_0_a3_14_0_Z[13]),
	.Y(OPB_DO_18_iv_0_8_Z[13])
);
defparam \OPB_DO_18_iv_0_8[13] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[13]  (
	.A(N_751),
	.B(N_749),
	.C(SERVICE_PENDANT_IF_REG_Z[13]),
	.D(ADCSELMUX_IF_REG_Z[13]),
	.Y(OPB_DO_18_iv_0_7_Z[13])
);
defparam \OPB_DO_18_iv_0_7[13] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_8[16]  (
	.A(CCHL_IF_REG_Z[16]),
	.B(MAINS_LEVEL_IF_REG_Z[16]),
	.C(N_753),
	.D(N_743),
	.Y(OPB_DO_18_0_iv_0_8_Z[16])
);
defparam \OPB_DO_18_0_iv_0_8[16] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_5[16]  (
	.A(GANTRY_96V_IF_REG_Z[23]),
	.B(OPB_DO23),
	.C(OPB_DO_18_0_iv_0_1_Z[16]),
	.D(OPB_DO_18_0_iv_0_3_Z[16]),
	.Y(OPB_DO_18_0_iv_0_5_Z[16])
);
defparam \OPB_DO_18_0_iv_0_5[16] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[8]  (
	.A(LIFT_96V_IF_REG_Z[18]),
	.B(ADCSELMUX_IF_REG_Z[8]),
	.C(OPB_DO28),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_7_Z[8])
);
defparam \OPB_DO_18_iv_0_7[8] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[8]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[8]),
	.C(OPB_DO_18_iv_0_3_Z[8]),
	.D(N_734),
	.Y(OPB_DO_18_iv_0_5_Z[8])
);
defparam \OPB_DO_18_iv_0_5[8] .INIT=16'hF8F0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[6]  (
	.A(MAINS_LEVEL_IF_REG_Z[6]),
	.B(EXT_BRAKE_IF_REG_Z[6]),
	.C(N_753),
	.D(N_750),
	.Y(OPB_DO_18_iv_0_11_Z[6])
);
defparam \OPB_DO_18_iv_0_11[6] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[6]  (
	.A(N_751),
	.B(N_749),
	.C(SERVICE_PENDANT_IF_REG_Z[6]),
	.D(ADCSELMUX_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_7_Z[6])
);
defparam \OPB_DO_18_iv_0_7[6] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[9]  (
	.A(CCHL_IF_REG_Z[9]),
	.B(EXT_BRAKE_IF_REG_Z[9]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_11_Z[9])
);
defparam \OPB_DO_18_iv_0_11[9] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[9]  (
	.A(STAND_IF_REG_Z[9]),
	.B(OPB_DO_18_iv_0_2_Z[9]),
	.C(N_745),
	.D(N_718),
	.Y(OPB_DO_18_iv_0_7_Z[9])
);
defparam \OPB_DO_18_iv_0_7[9] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_6[9]  (
	.A(N_707),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[9]),
	.C(N_748),
	.D(OPB_DO_18_iv_0_3_Z[9]),
	.Y(OPB_DO_18_iv_0_6_Z[9])
);
defparam \OPB_DO_18_iv_0_6[9] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[0]  (
	.A(EXT_BRK1_DRV_EN_c),
	.B(LFT_SER_CLK_c),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[0])
);
defparam \OPB_DO_18_iv_0_10[0] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[0]  (
	.A(N_739),
	.B(OPB_DO28),
	.C(P24V_LFT_EMOPS_EN_c),
	.D(OPB_DO_18_iv_0_a3_14_0_Z[0]),
	.Y(OPB_DO_18_iv_0_8_Z[0])
);
defparam \OPB_DO_18_iv_0_8[0] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[0]  (
	.A(PAN_24V_SW_c),
	.B(AD_SEL0_c),
	.C(N_751),
	.D(N_749),
	.Y(OPB_DO_18_iv_0_7_Z[0])
);
defparam \OPB_DO_18_iv_0_7[0] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[4]  (
	.A(CCHL_IF_REG_Z[4]),
	.B(EXT_BRAKE_IF_REG_Z[4]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[4])
);
defparam \OPB_DO_18_iv_0_10[4] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[4]  (
	.A(N_739),
	.B(OPB_DO28),
	.C(LIFT_96V_IF_REG_Z[14]),
	.D(OPB_DO_18_iv_0_a3_14_0_Z[4]),
	.Y(OPB_DO_18_iv_0_8_Z[4])
);
defparam \OPB_DO_18_iv_0_8[4] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[4]  (
	.A(N_751),
	.B(N_749),
	.C(SERVICE_PENDANT_IF_REG_Z[4]),
	.D(ADCSELMUX_IF_REG_Z[4]),
	.Y(OPB_DO_18_iv_0_7_Z[4])
);
defparam \OPB_DO_18_iv_0_7[4] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[4]  (
	.A(GANTRY_96V_IF_REG_Z[11]),
	.B(OPB_DO23),
	.C(OPB_DO_18_iv_0_1_Z[4]),
	.D(OPB_DO_18_iv_0_3_Z[4]),
	.Y(OPB_DO_18_iv_0_5_Z[4])
);
defparam \OPB_DO_18_iv_0_5[4] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[14]  (
	.A(N_739),
	.B(OPB_DO28),
	.C(LIFT_96V_IF_REG_Z[24]),
	.D(OPB_DO_18_iv_0_a3_14_0_Z[14]),
	.Y(OPB_DO_18_iv_0_8_Z[14])
);
defparam \OPB_DO_18_iv_0_8[14] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[14]  (
	.A(N_751),
	.B(N_749),
	.C(SERVICE_PENDANT_IF_REG_Z[14]),
	.D(ADCSELMUX_IF_REG_Z[14]),
	.Y(OPB_DO_18_iv_0_7_Z[14])
);
defparam \OPB_DO_18_iv_0_7[14] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[11]  (
	.A(CCHL_IF_REG_Z[11]),
	.B(EXT_BRAKE_IF_REG_Z[11]),
	.C(N_750),
	.D(N_743),
	.Y(OPB_DO_18_iv_0_10_Z[11])
);
defparam \OPB_DO_18_iv_0_10[11] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[11]  (
	.A(N_739),
	.B(OPB_DO28),
	.C(LIFT_96V_IF_REG_Z[21]),
	.D(OPB_DO_18_iv_0_a3_14_0_Z[11]),
	.Y(OPB_DO_18_iv_0_8_Z[11])
);
defparam \OPB_DO_18_iv_0_8[11] .INIT=16'hEAC0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[11]  (
	.A(N_751),
	.B(N_749),
	.C(SERVICE_PENDANT_IF_REG_Z[11]),
	.D(ADCSELMUX_IF_REG_Z[11]),
	.Y(OPB_DO_18_iv_0_7_Z[11])
);
defparam \OPB_DO_18_iv_0_7[11] .INIT=16'hECA0;
// @15:544
  CFG4 \OPB_DO_18_iv_0_5[11]  (
	.A(GANTRY_96V_IF_REG_Z[18]),
	.B(OPB_DO23),
	.C(OPB_DO_18_iv_0_1_Z[11]),
	.D(OPB_DO_18_iv_0_3_Z[11]),
	.Y(OPB_DO_18_iv_0_5_Z[11])
);
defparam \OPB_DO_18_iv_0_5[11] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_5[17]  (
	.A(GANTRY_96V_IF_REG_Z[24]),
	.B(OPB_DO23),
	.C(OPB_DO_18_0_iv_0_1_Z[17]),
	.D(OPB_DO_18_0_iv_0_3_Z[17]),
	.Y(OPB_DO_18_0_iv_0_5_Z[17])
);
defparam \OPB_DO_18_0_iv_0_5[17] .INIT=16'hFFF8;
// @15:544
  CFG2 \OPB_DO_18_iv_0_a3_14[10]  (
	.A(N_754),
	.B(GPIO_FREE_IF_REG_Z[10]),
	.Y(N_95)
);
defparam \OPB_DO_18_iv_0_a3_14[10] .INIT=4'h8;
  CFG2 \GANTRY_96V_IF_REG_RNO[9]  (
	.A(GANTRY_96V_IF_WE),
	.B(OPB_DO[2]),
	.Y(N_5_mux_0)
);
defparam \GANTRY_96V_IF_REG_RNO[9] .INIT=4'h8;
  CFG4 \LIFT_96V_IF_REG_RNO[11]  (
	.A(LIFT_m1_0_a2_0_0),
	.B(N_680_0),
	.C(OPB_DO[1]),
	.D(N_1250),
	.Y(N_5_mux)
);
defparam \LIFT_96V_IF_REG_RNO[11] .INIT=16'h8000;
// @15:544
  CFG3 \OPB_DO_18_iv_0_12[15]  (
	.A(N_754),
	.B(GPIO_FREE_IF_REG_Z[15]),
	.C(OPB_DO_18_iv_0_10_Z[15]),
	.Y(OPB_DO_18_iv_0_12_Z[15])
);
defparam \OPB_DO_18_iv_0_12[15] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_12[7]  (
	.A(N_754),
	.B(GPIO_FREE_IF_REG_Z[7]),
	.C(OPB_DO_18_iv_0_10_Z[7]),
	.Y(OPB_DO_18_iv_0_12_Z[7])
);
defparam \OPB_DO_18_iv_0_12[7] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_12[2]  (
	.A(N_754),
	.B(GPIO5_c),
	.C(OPB_DO_18_iv_0_10_Z[2]),
	.Y(OPB_DO_18_iv_0_12_Z[2])
);
defparam \OPB_DO_18_iv_0_12[2] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[2]  (
	.A(OPB_DO_18_iv_0_2_Z[2]),
	.B(N_599),
	.C(OPB_DO_18_iv_0_4_Z[2]),
	.D(OPB_DO_18_iv_0_3_Z[2]),
	.Y(OPB_DO_18_iv_0_7_Z[2])
);
defparam \OPB_DO_18_iv_0_7[2] .INIT=16'hFFFE;
// @15:544
  CFG3 \OPB_DO_18_iv_0_13[1]  (
	.A(N_747),
	.B(DEBUG_IF_REG_Z[1]),
	.C(OPB_DO_18_iv_0_11_Z[1]),
	.Y(OPB_DO_18_iv_0_13_Z[1])
);
defparam \OPB_DO_18_iv_0_13[1] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[1]  (
	.A(OPB_DO_18_iv_0_4_Z[1]),
	.B(OPB_DO28),
	.C(LFT_SHUNT_EN_c),
	.D(OPB_DO_18_iv_0_5_Z[1]),
	.Y(OPB_DO_18_iv_0_9_Z[1])
);
defparam \OPB_DO_18_iv_0_9[1] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[12]  (
	.A(OPB_DO_18_iv_0_3_Z[12]),
	.B(ADCSELMUX_IF_REG_Z[12]),
	.C(N_749),
	.D(OPB_DO_18_iv_0_4_Z[12]),
	.Y(OPB_DO_18_iv_0_8_Z[12])
);
defparam \OPB_DO_18_iv_0_8[12] .INIT=16'hFFEA;
// @15:544
  CFG3 \OPB_DO_18_iv_0_6[13]  (
	.A(OPB_DO_18_iv_0_2_Z[13]),
	.B(OPB_DO_18_iv_0_3_Z[13]),
	.C(OPB_DO_18_iv_0_4_Z[13]),
	.Y(OPB_DO_18_iv_0_6_Z[13])
);
defparam \OPB_DO_18_iv_0_6[13] .INIT=8'hFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[8]  (
	.A(OPB_DO_18_iv_0_4_Z[8]),
	.B(SERVICE_PENDANT_IF_REG_Z[8]),
	.C(OPB_DO_18_iv_0_7_Z[8]),
	.D(N_751),
	.Y(OPB_DO_18_iv_0_9_Z[8])
);
defparam \OPB_DO_18_iv_0_9[8] .INIT=16'hFEFA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[6]  (
	.A(OPB_DO_18_iv_0_4_Z[6]),
	.B(OPB_DO_18_iv_0_7_Z[6]),
	.C(OPB_DO_18_iv_0_a3_7_0_Z[6]),
	.D(N_734),
	.Y(OPB_DO_18_iv_0_9_Z[6])
);
defparam \OPB_DO_18_iv_0_9[6] .INIT=16'hFEEE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[6]  (
	.A(N_670),
	.B(LIFT_96V_IF_REG_Z[16]),
	.C(OPB_DO28),
	.D(OPB_DO_18_iv_0_3_Z[6]),
	.Y(OPB_DO_18_iv_0_8_Z[6])
);
defparam \OPB_DO_18_iv_0_8[6] .INIT=16'hFFEA;
// @15:544
  CFG3 \OPB_DO_18_iv_0_13[9]  (
	.A(N_747),
	.B(DEBUG_IF_REG_Z[9]),
	.C(OPB_DO_18_iv_0_11_Z[9]),
	.Y(OPB_DO_18_iv_0_13_Z[9])
);
defparam \OPB_DO_18_iv_0_13[9] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_9[9]  (
	.A(LIFT_96V_IF_REG_Z[19]),
	.B(OPB_DO28),
	.C(OPB_DO_18_iv_0_7_Z[9]),
	.Y(OPB_DO_18_iv_0_9_Z[9])
);
defparam \OPB_DO_18_iv_0_9[9] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_6[0]  (
	.A(N_561),
	.B(OPB_DO_18_iv_0_1_Z[0]),
	.C(OPB_DO_18_iv_0_3_Z[0]),
	.D(OPB_DO_18_iv_0_4_Z[0]),
	.Y(OPB_DO_18_iv_0_6_Z[0])
);
defparam \OPB_DO_18_iv_0_6[0] .INIT=16'hFFFE;
// @15:544
  CFG3 \OPB_DO_18_iv_0_11[4]  (
	.A(N_753),
	.B(MAINS_LEVEL_IF_REG_Z[4]),
	.C(OPB_DO_18_iv_0_8_Z[4]),
	.Y(OPB_DO_18_iv_0_11_Z[4])
);
defparam \OPB_DO_18_iv_0_11[4] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_11[14]  (
	.A(N_753),
	.B(MAINS_LEVEL_IF_REG_Z[14]),
	.C(OPB_DO_18_iv_0_8_Z[14]),
	.Y(OPB_DO_18_iv_0_11_Z[14])
);
defparam \OPB_DO_18_iv_0_11[14] .INIT=8'hF8;
// @15:544
  CFG3 \OPB_DO_18_iv_0_11[11]  (
	.A(N_753),
	.B(MAINS_LEVEL_IF_REG_Z[11]),
	.C(OPB_DO_18_iv_0_8_Z[11]),
	.Y(OPB_DO_18_iv_0_11_Z[11])
);
defparam \OPB_DO_18_iv_0_11[11] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_4[18]  (
	.A(OPB_DO_18_0_iv_0_1_Z[18]),
	.B(LIFT_96V_IF_REG_Z[28]),
	.C(OPB_DO28),
	.D(OPB_DO_18_0_iv_0_2_Z[18]),
	.Y(OPB_DO_18_0_iv_0_4_Z[18])
);
defparam \OPB_DO_18_0_iv_0_4[18] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_4[19]  (
	.A(OPB_DO_18_0_iv_0_1_Z[19]),
	.B(LIFT_96V_IF_REG_Z[29]),
	.C(OPB_DO28),
	.D(OPB_DO_18_0_iv_0_2_Z[19]),
	.Y(OPB_DO_18_0_iv_0_4_Z[19])
);
defparam \OPB_DO_18_0_iv_0_4[19] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[20]  (
	.A(N_78),
	.B(CCHL_IF_REG_Z[20]),
	.C(N_743),
	.D(OPB_DO_18_0_iv_0_1_Z[20]),
	.Y(OPB_DO_18[20])
);
defparam \OPB_DO_18_0_iv_0[20] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[5]  (
	.A(N_650),
	.B(GPIO_FREE_IF_REG_Z[5]),
	.C(N_754),
	.D(OPB_DO_18_iv_0_8_Z[5]),
	.Y(OPB_DO_18_iv_0_12_Z[5])
);
defparam \OPB_DO_18_iv_0_12[5] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[5]  (
	.A(N_648),
	.B(OPB_DO_18_iv_0_5_Z[5]),
	.C(OPB_DO_18_iv_0_4_Z[5]),
	.D(N_651),
	.Y(OPB_DO_18_iv_0_9_Z[5])
);
defparam \OPB_DO_18_iv_0_9[5] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[3]  (
	.A(N_618),
	.B(GPIO_FREE_IF_REG_Z[3]),
	.C(N_754),
	.D(OPB_DO_18_iv_0_8_Z[3]),
	.Y(OPB_DO_18_iv_0_12_Z[3])
);
defparam \OPB_DO_18_iv_0_12[3] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_7[3]  (
	.A(OPB_DO_18_iv_0_2_Z[3]),
	.B(OPB_DO_18_iv_0_1_Z[3]),
	.C(OPB_DO_18_iv_0_4_Z[3]),
	.D(OPB_DO_18_iv_0_5_Z[3]),
	.Y(OPB_DO_18_iv_0_7_Z[3])
);
defparam \OPB_DO_18_iv_0_7[3] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[1]  (
	.A(AD_SEL1_c),
	.B(OPB_DO_18_iv_0_6_Z[1]),
	.C(N_749),
	.D(OPB_DO_18_iv_0_9_Z[1]),
	.Y(OPB_DO_18_iv_0_10_Z[1])
);
defparam \OPB_DO_18_iv_0_10[1] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[12]  (
	.A(LIFT_96V_IF_REG_Z[22]),
	.B(N_122),
	.C(OPB_DO28),
	.D(OPB_DO_18_iv_0_7_Z[12]),
	.Y(OPB_DO_18_iv_0_11_Z[12])
);
defparam \OPB_DO_18_iv_0_11[12] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_13[10]  (
	.A(N_90),
	.B(DEBUG_IF_REG_Z[10]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_9_Z[10]),
	.Y(OPB_DO_18_iv_0_13_Z[10])
);
defparam \OPB_DO_18_iv_0_13[10] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_8[10]  (
	.A(OPB_DO_18_iv_0_4_Z[10]),
	.B(N_92),
	.C(OPB_DO_18_iv_0_1_Z[10]),
	.D(OPB_DO_18_iv_0_2_Z[10]),
	.Y(OPB_DO_18_iv_0_8_Z[10])
);
defparam \OPB_DO_18_iv_0_8[10] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_13[13]  (
	.A(N_138),
	.B(DEBUG_IF_REG_Z[13]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_8_Z[13]),
	.Y(OPB_DO_18_iv_0_13_Z[13])
);
defparam \OPB_DO_18_iv_0_13[13] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_7[16]  (
	.A(LIFT_96V_IF_REG_Z[26]),
	.B(OPB_DO_18_0_iv_0_4_Z[16]),
	.C(OPB_DO28),
	.D(OPB_DO_18_0_iv_0_5_Z[16]),
	.Y(OPB_DO_18_0_iv_0_7_Z[16])
);
defparam \OPB_DO_18_0_iv_0_7[16] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[8]  (
	.A(CCHL_IF_REG_Z[8]),
	.B(N_698),
	.C(N_743),
	.D(OPB_DO_18_iv_0_9_Z[8]),
	.Y(OPB_DO_18_iv_0_12_Z[8])
);
defparam \OPB_DO_18_iv_0_12[8] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[8]  (
	.A(N_739),
	.B(OPB_DO_18_iv_0_5_Z[8]),
	.C(OPB_DO_18_iv_0_a3_14_0_Z[8]),
	.D(N_697),
	.Y(OPB_DO_18_iv_0_11_Z[8])
);
defparam \OPB_DO_18_iv_0_11[8] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_10[9]  (
	.A(ADCSELMUX_IF_REG_Z[9]),
	.B(OPB_DO_18_iv_0_6_Z[9]),
	.C(N_749),
	.D(OPB_DO_18_iv_0_9_Z[9]),
	.Y(OPB_DO_18_iv_0_10_Z[9])
);
defparam \OPB_DO_18_iv_0_10[9] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_13[0]  (
	.A(N_569),
	.B(DBUG_MISO_c),
	.C(N_747),
	.D(OPB_DO_18_iv_0_8_Z[0]),
	.Y(OPB_DO_18_iv_0_13_Z[0])
);
defparam \OPB_DO_18_iv_0_13[0] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_9[14]  (
	.A(OPB_DO_18_iv_0_2_Z[14]),
	.B(OPB_DO_18_iv_0_3_Z[14]),
	.C(OPB_DO_18_iv_0_4_Z[14]),
	.D(OPB_DO_18_iv_0_7_Z[14]),
	.Y(OPB_DO_18_iv_0_9_Z[14])
);
defparam \OPB_DO_18_iv_0_9[14] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0_7[17]  (
	.A(LIFT_96V_IF_REG_Z[27]),
	.B(OPB_DO_18_0_iv_0_4_Z[17]),
	.C(OPB_DO28),
	.D(OPB_DO_18_0_iv_0_5_Z[17]),
	.Y(OPB_DO_18_0_iv_0_7_Z[17])
);
defparam \OPB_DO_18_0_iv_0_7[17] .INIT=16'hFFEC;
// @15:424
  CFG4 \LIFT_96V_IF_REG_RNO_0[11]  (
	.A(LFT_SHUNT_EN_CNT8),
	.B(N_1250),
	.C(LIFT_m1_0_a2_0_0),
	.D(N_680_0),
	.Y(N_6_mux_i)
);
defparam \LIFT_96V_IF_REG_RNO_0[11] .INIT=16'hD555;
// @15:544
  CFG3 \OPB_DO_18_iv_0_11[5]  (
	.A(MAINS_LEVEL_IF_REG_Z[5]),
	.B(N_753),
	.C(OPB_DO_18_iv_0_9_Z[5]),
	.Y(OPB_DO_18_iv_0_11_Z[5])
);
defparam \OPB_DO_18_iv_0_11[5] .INIT=8'hF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[15]  (
	.A(MAINS_LEVEL_IF_REG_Z[15]),
	.B(OPB_DO_18_iv_0_7_Z[15]),
	.C(N_753),
	.D(OPB_DO_18_iv_0_8_Z[15]),
	.Y(OPB_DO_18_iv_0_11_Z[15])
);
defparam \OPB_DO_18_iv_0_11[15] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[7]  (
	.A(MAINS_LEVEL_IF_REG_Z[7]),
	.B(OPB_DO_18_iv_0_7_Z[7]),
	.C(N_753),
	.D(OPB_DO_18_iv_0_8_Z[7]),
	.Y(OPB_DO_18_iv_0_11_Z[7])
);
defparam \OPB_DO_18_iv_0_11[7] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[2]  (
	.A(OPB_DO_18_iv_0_7_Z[2]),
	.B(N_753),
	.C(MAINS_LEVEL_IF_REG_Z[2]),
	.D(OPB_DO_18_iv_0_8_Z[2]),
	.Y(OPB_DO_18_iv_0_11_Z[2])
);
defparam \OPB_DO_18_iv_0_11[2] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[12]  (
	.A(N_123),
	.B(GPIO_FREE_IF_REG_Z[12]),
	.C(N_754),
	.D(OPB_DO_18_iv_0_8_Z[12]),
	.Y(OPB_DO_18_iv_0_12_Z[12])
);
defparam \OPB_DO_18_iv_0_12[12] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[6]  (
	.A(CCHL_IF_REG_Z[6]),
	.B(N_743),
	.C(OPB_DO_18_iv_0_8_Z[6]),
	.D(OPB_DO_18_iv_0_9_Z[6]),
	.Y(OPB_DO_18_iv_0_12_Z[6])
);
defparam \OPB_DO_18_iv_0_12[6] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[4]  (
	.A(OPB_DO_18_iv_0_4_Z[4]),
	.B(OPB_DO_18_iv_0_5_Z[4]),
	.C(OPB_DO_18_iv_0_7_Z[4]),
	.D(OPB_DO_18_iv_0_10_Z[4]),
	.Y(OPB_DO_18_iv_0_12_Z[4])
);
defparam \OPB_DO_18_iv_0_12[4] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[14]  (
	.A(CCHL_IF_REG_Z[14]),
	.B(N_155),
	.C(N_743),
	.D(OPB_DO_18_iv_0_9_Z[14]),
	.Y(OPB_DO_18_iv_0_12_Z[14])
);
defparam \OPB_DO_18_iv_0_12[14] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0_12[11]  (
	.A(OPB_DO_18_iv_0_4_Z[11]),
	.B(OPB_DO_18_iv_0_5_Z[11]),
	.C(OPB_DO_18_iv_0_7_Z[11]),
	.D(OPB_DO_18_iv_0_10_Z[11]),
	.Y(OPB_DO_18_iv_0_12_Z[11])
);
defparam \OPB_DO_18_iv_0_12[11] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[18]  (
	.A(N_538),
	.B(DEBUG_IF_REG_Z[18]),
	.C(N_747),
	.D(OPB_DO_18_0_iv_0_4_Z[18]),
	.Y(OPB_DO_18[18])
);
defparam \OPB_DO_18_0_iv_0[18] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[19]  (
	.A(N_557),
	.B(DEBUG_IF_REG_Z[19]),
	.C(N_747),
	.D(OPB_DO_18_0_iv_0_4_Z[19]),
	.Y(OPB_DO_18[19])
);
defparam \OPB_DO_18_0_iv_0[19] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0_11[3]  (
	.A(N_753),
	.B(N_620),
	.C(MAINS_LEVEL_IF_REG_Z[3]),
	.D(OPB_DO_18_iv_0_7_Z[3]),
	.Y(OPB_DO_18_iv_0_11_Z[3])
);
defparam \OPB_DO_18_iv_0_11[3] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[0]  (
	.A(OPB_DO_18_iv_0_6_Z[0]),
	.B(OPB_DO_18_iv_0_7_Z[0]),
	.C(OPB_DO_18_iv_0_10_Z[0]),
	.D(OPB_DO_18_iv_0_13_Z[0]),
	.Y(OPB_DO_18[0])
);
defparam \OPB_DO_18_iv_0[0] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0[8]  (
	.A(DEBUG_IF_REG_Z[8]),
	.B(OPB_DO_18_iv_0_11_Z[8]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[8]),
	.Y(OPB_DO_18[8])
);
defparam \OPB_DO_18_iv_0[8] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[11]  (
	.A(DEBUG_IF_REG_Z[11]),
	.B(OPB_DO_18_iv_0_11_Z[11]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[11]),
	.Y(OPB_DO_18[11])
);
defparam \OPB_DO_18_iv_0[11] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[12]  (
	.A(DEBUG_IF_REG_Z[12]),
	.B(OPB_DO_18_iv_0_11_Z[12]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[12]),
	.Y(OPB_DO_18[12])
);
defparam \OPB_DO_18_iv_0[12] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[16]  (
	.A(OPB_DO_18_0_iv_0_7_Z[16]),
	.B(DEBUG_IF_REG_Z[16]),
	.C(N_747),
	.D(OPB_DO_18_0_iv_0_8_Z[16]),
	.Y(OPB_DO_18[16])
);
defparam \OPB_DO_18_0_iv_0[16] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0[1]  (
	.A(GPIO3_c),
	.B(OPB_DO_18_iv_0_10_Z[1]),
	.C(N_754),
	.D(OPB_DO_18_iv_0_13_Z[1]),
	.Y(OPB_DO_18[1])
);
defparam \OPB_DO_18_iv_0[1] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[4]  (
	.A(DEBUG_IF_REG_Z[4]),
	.B(OPB_DO_18_iv_0_11_Z[4]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[4]),
	.Y(OPB_DO_18[4])
);
defparam \OPB_DO_18_iv_0[4] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[6]  (
	.A(DEBUG_IF_REG_Z[6]),
	.B(OPB_DO_18_iv_0_11_Z[6]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[6]),
	.Y(OPB_DO_18[6])
);
defparam \OPB_DO_18_iv_0[6] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[13]  (
	.A(OPB_DO_18_iv_0_6_Z[13]),
	.B(OPB_DO_18_iv_0_7_Z[13]),
	.C(OPB_DO_18_iv_0_10_Z[13]),
	.D(OPB_DO_18_iv_0_13_Z[13]),
	.Y(OPB_DO_18[13])
);
defparam \OPB_DO_18_iv_0[13] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0[14]  (
	.A(DEBUG_IF_REG_Z[14]),
	.B(OPB_DO_18_iv_0_11_Z[14]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[14]),
	.Y(OPB_DO_18[14])
);
defparam \OPB_DO_18_iv_0[14] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_0_iv_0[17]  (
	.A(N_549),
	.B(DEBUG_IF_REG_Z[17]),
	.C(N_747),
	.D(OPB_DO_18_0_iv_0_7_Z[17]),
	.Y(OPB_DO_18[17])
);
defparam \OPB_DO_18_0_iv_0[17] .INIT=16'hFFEA;
// @15:544
  CFG4 \OPB_DO_18_iv_0[9]  (
	.A(MAINS_LEVEL_IF_REG_Z[9]),
	.B(N_753),
	.C(OPB_DO_18_iv_0_10_Z[9]),
	.D(OPB_DO_18_iv_0_13_Z[9]),
	.Y(OPB_DO_18[9])
);
defparam \OPB_DO_18_iv_0[9] .INIT=16'hFFF8;
// @15:544
  CFG4 \OPB_DO_18_iv_0[2]  (
	.A(DEBUG_IF_REG_Z[2]),
	.B(OPB_DO_18_iv_0_11_Z[2]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[2]),
	.Y(OPB_DO_18[2])
);
defparam \OPB_DO_18_iv_0[2] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[10]  (
	.A(N_95),
	.B(OPB_DO_18_iv_0_13_Z[10]),
	.C(OPB_DO_18_iv_0_8_Z[10]),
	.D(OPB_DO_18_iv_0_7_Z[10]),
	.Y(OPB_DO_18[10])
);
defparam \OPB_DO_18_iv_0[10] .INIT=16'hFFFE;
// @15:544
  CFG4 \OPB_DO_18_iv_0[15]  (
	.A(DEBUG_IF_REG_Z[15]),
	.B(OPB_DO_18_iv_0_11_Z[15]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[15]),
	.Y(OPB_DO_18[15])
);
defparam \OPB_DO_18_iv_0[15] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[5]  (
	.A(DEBUG_IF_REG_Z[5]),
	.B(OPB_DO_18_iv_0_11_Z[5]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[5]),
	.Y(OPB_DO_18[5])
);
defparam \OPB_DO_18_iv_0[5] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[7]  (
	.A(DEBUG_IF_REG_Z[7]),
	.B(OPB_DO_18_iv_0_11_Z[7]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[7]),
	.Y(OPB_DO_18[7])
);
defparam \OPB_DO_18_iv_0[7] .INIT=16'hFFEC;
// @15:544
  CFG4 \OPB_DO_18_iv_0[3]  (
	.A(DEBUG_IF_REG_Z[3]),
	.B(OPB_DO_18_iv_0_11_Z[3]),
	.C(N_747),
	.D(OPB_DO_18_iv_0_12_Z[3]),
	.Y(OPB_DO_18[3])
);
defparam \OPB_DO_18_iv_0[3] .INIT=16'hFFEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* GPIO */

module work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 (
  mssb_config_0,
  DATA_STREAM_IN,
  state_0_0,
  DATA_STREAM_OUT,
  actual_trans_bytese,
  DATA_STREAM_OUT_EXPECTEDe,
  mssb_recv_bytese,
  un1_mssb_recv_bytes8,
  DATA_STREAM_OUT_ACK,
  MSSB_RX_c,
  RESET_N_c,
  DATA_STREAM_INe,
  DATA_STREAM_IN_STB,
  DATA_STREAM_OUT_STB,
  ST_MSSB_TX_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input mssb_config_0 ;
input [7:0] DATA_STREAM_IN ;
input state_0_0 ;
output [7:0] DATA_STREAM_OUT ;
output actual_trans_bytese ;
output DATA_STREAM_OUT_EXPECTEDe ;
output mssb_recv_bytese ;
input un1_mssb_recv_bytes8 ;
input DATA_STREAM_OUT_ACK ;
input MSSB_RX_c ;
input RESET_N_c ;
output DATA_STREAM_INe ;
input DATA_STREAM_IN_STB ;
output DATA_STREAM_OUT_STB ;
output ST_MSSB_TX_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire mssb_config_0 ;
wire state_0_0 ;
wire actual_trans_bytese ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire mssb_recv_bytese ;
wire un1_mssb_recv_bytes8 ;
wire DATA_STREAM_OUT_ACK ;
wire MSSB_RX_c ;
wire RESET_N_c ;
wire DATA_STREAM_INe ;
wire DATA_STREAM_IN_STB ;
wire DATA_STREAM_OUT_STB ;
wire ST_MSSB_TX_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:0] uart_tx_state_ns_Z;
wire [1:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [1:0] uart_rx_filter_Z;
wire [1:0] uart_rx_filter_RNO_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] baud_counter_4;
wire [3:3] uart_tx_state_ns_i_a2_2_Z;
wire [1:1] un1_uart_rx_filter_1_sqmuxa_Z;
wire [0:0] uart_rx_state_ns_1;
wire CO0_2 ;
wire CO0_2_i ;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire N_120_i ;
wire un6_baud_tick ;
wire N_117_i ;
wire ANB2 ;
wire N_19_i_i ;
wire ANB1_0 ;
wire uart_tx_data_6 ;
wire un1_baud_tick_0_a2_Z ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_0 ;
wire N_72_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_75_i_i ;
wire N_64_i ;
wire N_61_i ;
wire N_130_i_i ;
wire N_129_i_i ;
wire N_127_i_i ;
wire un29_oversample_baud_tick ;
wire un20_oversample_baud_tick ;
wire uart_rx_sync_clock_0_sqmuxa_1 ;
wire un4_uart_rx_sample_tick_2 ;
wire un4_uart_rx_sample_tick_1 ;
wire un6_baud_tick_3 ;
wire un4_uart_rx_sample_tick ;
wire N_80 ;
wire uart_rx_filter_1_sqmuxa_Z ;
wire CO1 ;
wire N_16_mux ;
wire un1_uart_rx_state_1_0_Z ;
wire N_128 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_120_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_117_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(ANB2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_19_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(ANB1_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(CO0_2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(ST_MSSB_TX_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_6),
	.EN(un1_baud_tick_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_75_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_61_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_130_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_129_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_127_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:231
  CFG4 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(DATA_STREAM_IN_STB),
	.D(uart_tx_state_Z[1]),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_0)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=16'hECA0;
// @36:304
  CFG3 \oversample_baud_counter_3[1]  (
	.A(ANB2),
	.B(ANB1_0),
	.C(CO0_2),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=8'hC2;
// @25:786
  CFG2 uart_rx_data_in_ack_RNIFSJT9 (
	.A(state_0_0),
	.B(DATA_STREAM_IN_ACK),
	.Y(DATA_STREAM_INe)
);
defparam uart_rx_data_in_ack_RNIFSJT9.INIT=4'hD;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN_STB),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h8;
// @30:2204
  CFG2 \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick .INIT=4'h8;
// @30:2101
  CFG2 \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un20_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1 .INIT=4'hE;
// @36:202
  CFG2 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0] .INIT=4'h6;
// @36:353
  CFG2 uart_rx_state_tr3_1 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_bit_Z),
	.Y(uart_rx_sync_clock_0_sqmuxa_1)
);
defparam uart_rx_state_tr3_1.INIT=4'h2;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(DATA_STREAM_IN[0]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(DATA_STREAM_IN[1]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(DATA_STREAM_IN[2]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(DATA_STREAM_IN[3]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(DATA_STREAM_IN[4]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(DATA_STREAM_IN[5]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(DATA_STREAM_IN[6]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hB8;
// @36:222
  CFG4 \uart_tx_state_ns_i_a2_2[3]  (
	.A(uart_tx_state_Z[2]),
	.B(uart_tx_count_Z[2]),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(uart_tx_state_ns_i_a2_2_Z[3])
);
defparam \uart_tx_state_ns_i_a2_2[3] .INIT=16'h4000;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(un4_uart_rx_sample_tick_2)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2 .INIT=16'h8421;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1  (
	.A(uart_rx_sync_clock_Z[3]),
	.B(uart_rx_sync_clock_Z[1]),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick_1)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1 .INIT=16'h8421;
// @36:214
  CFG4 \TX_TICK.TX_TICK.un6_baud_tick_3  (
	.A(baud_counter_Z[1]),
	.B(baud_counter_Z[0]),
	.C(RESET_N_c),
	.D(baud_counter_Z[2]),
	.Y(un6_baud_tick_3)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick_3 .INIT=16'h0010;
// @36:361
  CFG3 un1_uart_rx_state_i_a3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_bit_Z),
	.C(un4_uart_rx_sample_tick),
	.Y(N_80)
);
defparam un1_uart_rx_state_i_a3.INIT=8'h20;
// @36:338
  CFG3 uart_rx_filter_1_sqmuxa (
	.A(un20_oversample_baud_tick),
	.B(MSSB_RX_c),
	.C(oversample_baud_tick_Z),
	.Y(uart_rx_filter_1_sqmuxa_Z)
);
defparam uart_rx_filter_1_sqmuxa.INIT=8'h20;
// @36:353
  CFG3 uart_rx_state_tr3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=8'h10;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(baud_counter_4[1])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1] .INIT=8'hB4;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h01;
// @25:786
  CFG3 uart_rx_data_out_stb_RNI07P9I (
	.A(DATA_STREAM_OUT_ACK),
	.B(un1_mssb_recv_bytes8),
	.C(DATA_STREAM_OUT_STB),
	.Y(mssb_recv_bytese)
);
defparam uart_rx_data_out_stb_RNI07P9I.INIT=8'hB3;
// @25:786
  CFG3 uart_rx_data_out_stb_RNI07P9I_0 (
	.A(DATA_STREAM_OUT_ACK),
	.B(un1_mssb_recv_bytes8),
	.C(DATA_STREAM_OUT_STB),
	.Y(DATA_STREAM_OUT_EXPECTEDe)
);
defparam uart_rx_data_out_stb_RNI07P9I_0.INIT=8'hB3;
// @36:231
  CFG3 \UART_SEND_DATA.uart_tx_data_6_iv  (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(uart_tx_data_6)
);
defparam \UART_SEND_DATA.uart_tx_data_6_iv .INIT=8'hEC;
// @25:786
  CFG3 uart_rx_data_in_ack_RNILA04E (
	.A(DATA_STREAM_IN_ACK),
	.B(mssb_config_0),
	.C(state_0_0),
	.Y(actual_trans_bytese)
);
defparam uart_rx_data_in_ack_RNILA04E.INIT=8'hAC;
// @36:424
  CFG3 uart_rx_data_block_0_sqmuxa_0_o3 (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_72_i)
);
defparam uart_rx_data_block_0_sqmuxa_0_o3.INIT=8'h08;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10 .INIT=8'h26;
// @36:342
  CFG3 \RXD_SYNC_FILTER.uart_rx_bit_1_f0  (
	.A(uart_rx_bit_Z),
	.B(un20_oversample_baud_tick),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam \RXD_SYNC_FILTER.uart_rx_bit_1_f0 .INIT=8'hC8;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(CO1)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1 .INIT=8'hC8;
// @36:214
  CFG3 \TX_TICK.TX_TICK.un6_baud_tick  (
	.A(oversample_baud_tick_Z),
	.B(un6_baud_tick_3),
	.C(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick .INIT=8'h08;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[2]),
	.Y(baud_counter_4[2])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2] .INIT=8'h96;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m5  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(un4_uart_rx_sample_tick),
	.Y(N_16_mux)
);
defparam \uart_rx_state_ns_1_0_.m5 .INIT=16'h8000;
// @36:334
  CFG4 \un1_uart_rx_filter_1_sqmuxa[1]  (
	.A(MSSB_RX_c),
	.B(oversample_baud_tick_Z),
	.C(un29_oversample_baud_tick),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(un1_uart_rx_filter_1_sqmuxa_Z[1])
);
defparam \un1_uart_rx_filter_1_sqmuxa[1] .INIT=16'hFF08;
// @36:300
  CFG3 \oversample_baud_counter_RNO[2]  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(N_19_i_i)
);
defparam \oversample_baud_counter_RNO[2] .INIT=8'hE1;
// @36:361
  CFG4 un1_uart_rx_state_1_0 (
	.A(uart_rx_state_Z[0]),
	.B(DATA_STREAM_OUT_ACK),
	.C(N_80),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_0_Z)
);
defparam un1_uart_rx_state_1_0.INIT=16'h5503;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick  (
	.A(un4_uart_rx_sample_tick_1),
	.B(un4_uart_rx_sample_tick_2),
	.C(RESET_N_c),
	.D(oversample_baud_tick_Z),
	.Y(un4_uart_rx_sample_tick)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick .INIT=16'h8000;
// @36:202
  CFG4 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[2]),
	.Y(baud_counter_4[3])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3] .INIT=16'hB496;
// @36:334
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.B(uart_rx_filter_Z[0]),
	.Y(uart_rx_filter_RNO_Z[0])
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
// @36:334
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.C(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(uart_rx_filter_RNO_Z[1])
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h936C;
// @36:222
  CFG4 \uart_tx_state_ns[0]  (
	.A(uart_tx_state_Z[0]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(uart_tx_state_ns_Z[0])
);
defparam \uart_tx_state_ns[0] .INIT=16'hBA30;
// @36:231
  CFG3 un1_baud_tick_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(un1_baud_tick_0_a2_Z)
);
defparam un1_baud_tick_0_a2.INIT=8'h04;
// @36:353
  CFG2 \uart_rx_count_RNO[0]  (
	.A(N_72_i),
	.B(uart_rx_count_Z[0]),
	.Y(N_61_i)
);
defparam \uart_rx_count_RNO[0] .INIT=4'h6;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_1_0  (
	.A(uart_rx_state_Z[1]),
	.B(uart_rx_state_Z[0]),
	.C(N_16_mux),
	.D(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_state_ns_1[0])
);
defparam \uart_rx_state_ns_1_0_.m7_1_0 .INIT=16'h3120;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_128)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
// @36:222
  CFG4 \uart_tx_state_RNO[3]  (
	.A(uart_tx_state_Z[3]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(N_117_i)
);
defparam \uart_tx_state_RNO[3] .INIT=16'hC0CA;
// @36:353
  CFG4 uart_rx_data_out_stb_RNO (
	.A(un4_uart_rx_sample_tick),
	.B(un1_uart_rx_state_1_0_Z),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i)
);
defparam uart_rx_data_out_stb_RNO.INIT=16'h2033;
// @36:353
  CFG4 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(N_72_i),
	.Y(N_75_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=16'h6AAA;
// @36:353
  CFG3 \uart_rx_count_RNO[1]  (
	.A(uart_rx_count_Z[1]),
	.B(uart_rx_count_Z[0]),
	.C(N_72_i),
	.Y(N_64_i)
);
defparam \uart_rx_count_RNO[1] .INIT=8'h6A;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_127_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:222
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_ns_i_a2_2_Z[3]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[2]),
	.D(uart_tx_state_Z[1]),
	.Y(N_120_i)
);
defparam \uart_tx_state_RNO[1] .INIT=16'h4740;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m7  (
	.A(un4_uart_rx_sample_tick),
	.B(uart_rx_state_ns_1[0]),
	.C(uart_rx_state_Z[0]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7 .INIT=8'hDC;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_129_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_128),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_128),
	.B(uart_tx_count_Z[2]),
	.Y(N_130_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 */

module MSSB_IF (
  OPB_DO,
  OPB_ADDR,
  control_4,
  MSSB_STN_IN,
  mssb_config_7,
  ST_MSSB_TX_c,
  RESET_N_c,
  MSSB_RX_c,
  N_979,
  N_723,
  N_4663,
  N_978,
  N_970,
  N_1016,
  N_755,
  N_642,
  data_length_1_sqmuxa_i_o2,
  N_101_0_i_1z,
  N_1903_i_1z,
  N_1901_i_1z,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [31:0] OPB_DO ;
input [1:0] OPB_ADDR ;
output [2:0] control_4 ;
output [31:0] MSSB_STN_IN ;
output [15:0] mssb_config_7 ;
output ST_MSSB_TX_c ;
input RESET_N_c ;
input MSSB_RX_c ;
input N_979 ;
input N_723 ;
input N_4663 ;
input N_978 ;
input N_970 ;
input N_1016 ;
output N_755 ;
input N_642 ;
input data_length_1_sqmuxa_i_o2 ;
output N_101_0_i_1z ;
output N_1903_i_1z ;
output N_1901_i_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire ST_MSSB_TX_c ;
wire RESET_N_c ;
wire MSSB_RX_c ;
wire N_979 ;
wire N_723 ;
wire N_4663 ;
wire N_978 ;
wire N_970 ;
wire N_1016 ;
wire N_755 ;
wire N_642 ;
wire data_length_1_sqmuxa_i_o2 ;
wire N_101_0_i_1z ;
wire N_1903_i_1z ;
wire N_1901_i_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] DATA_STREAM_IN_Z;
wire [7:7] DATA_STREAM_IN_s_Z;
wire [6:0] DATA_STREAM_IN_s;
wire [7:0] DATA_STREAM_OUT_EXPECTED_Z;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_s;
wire [19:19] actual_trans_bytes_s_Z;
wire [18:0] actual_trans_bytes_s;
wire [31:0] mssb_recv_bytes_Z;
wire [31:31] mssb_recv_bytes_s_Z;
wire [30:0] mssb_recv_bytes_s;
wire [31:0] mssb_error_bytes_Z;
wire [31:31] mssb_error_bytes_s_Z;
wire [30:0] mssb_error_bytes_s;
wire [0:0] state_0;
wire [31:0] mssb_config_Z;
wire [31:31] mssb_config_9;
wire [1:0] mssb_status_Z;
wire [1:1] mssb_status_4_Z;
wire [31:0] OPB_DO_5_Z;
wire [6:0] DATA_STREAM_IN_cry_Z;
wire [6:0] DATA_STREAM_IN_cry_Y_0;
wire [7:7] DATA_STREAM_IN_s_FCO_0;
wire [7:7] DATA_STREAM_IN_s_Y_0;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Y_0;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_FCO_0;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Y_0;
wire [18:0] actual_trans_bytes_cry_Z;
wire [18:0] actual_trans_bytes_cry_Y_0;
wire [19:19] actual_trans_bytes_s_FCO_0;
wire [19:19] actual_trans_bytes_s_Y_0;
wire [30:0] mssb_recv_bytes_cry_Z;
wire [30:0] mssb_recv_bytes_cry_Y_0;
wire [31:31] mssb_recv_bytes_s_FCO_0;
wire [31:31] mssb_recv_bytes_s_Y_0;
wire [30:0] mssb_error_bytes_cry_Z;
wire [30:0] mssb_error_bytes_cry_Y_0;
wire [31:31] mssb_error_bytes_s_FCO_0;
wire [31:31] mssb_error_bytes_s_Y_0;
wire [1:0] OPB_DO_5_1_0_Z;
wire [1:1] mssb_status_3_i_a2_23_Z;
wire [1:1] mssb_status_3_i_a2_22_Z;
wire [1:1] mssb_status_3_i_a2_21_Z;
wire [1:1] mssb_status_3_i_a2_20_Z;
wire [1:1] mssb_status_3_i_a2_19_Z;
wire [1:1] mssb_status_3_i_a2_18_Z;
wire [1:1] mssb_status_3_i_a2_17_Z;
wire [1:1] mssb_status_3_i_a2_16_Z;
wire [7:0] DATA_STREAM_OUT;
wire [1:1] mssb_status_3_i_a2_29_Z;
wire [1:1] mssb_status_3_i_a2_28_Z;
wire un1_actual_trans_bytes_i ;
wire un1_actual_trans_bytes_i_0 ;
wire VCC ;
wire DATA_STREAM_INe ;
wire GND ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire un6_mssb_status_19 ;
wire actual_trans_bytese ;
wire un6_mssb_status_18 ;
wire un6_mssb_status_17 ;
wire un6_mssb_status_16 ;
wire un6_mssb_status_15 ;
wire un6_mssb_status_14 ;
wire un6_mssb_status_13 ;
wire un6_mssb_status_12 ;
wire un6_mssb_status_11 ;
wire un6_mssb_status_10 ;
wire un6_mssb_status_9 ;
wire un6_mssb_status_8 ;
wire un6_mssb_status_7 ;
wire un6_mssb_status_6 ;
wire un6_mssb_status_5 ;
wire un6_mssb_status_4 ;
wire un6_mssb_status_3 ;
wire un6_mssb_status_2 ;
wire un6_mssb_status_1 ;
wire un6_mssb_status_0 ;
wire mssb_recv_bytese ;
wire mssb_error_bytese ;
wire DATA_STREAM_OUT_ACK_Z ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_IN_STB_Z ;
wire N_683 ;
wire mssb_config_0 ;
wire un1_mssb_config20_0_0_Z ;
wire un1_actual_trans_bytes14_0_0_Z ;
wire un6_mssb_status_cry_0_Z ;
wire un6_mssb_status_cry_0_S_0 ;
wire un6_mssb_status_cry_0_Y_0 ;
wire un6_mssb_status_cry_1_Z ;
wire un6_mssb_status_cry_1_S_0 ;
wire un6_mssb_status_cry_1_Y_0 ;
wire un6_mssb_status_cry_2_Z ;
wire un6_mssb_status_cry_2_S_0 ;
wire un6_mssb_status_cry_2_Y_0 ;
wire un6_mssb_status_cry_3_Z ;
wire un6_mssb_status_cry_3_S_0 ;
wire un6_mssb_status_cry_3_Y_0 ;
wire un6_mssb_status_cry_4_Z ;
wire un6_mssb_status_cry_4_S_0 ;
wire un6_mssb_status_cry_4_Y_0 ;
wire un6_mssb_status_cry_5_Z ;
wire un6_mssb_status_cry_5_S_0 ;
wire un6_mssb_status_cry_5_Y_0 ;
wire un6_mssb_status_cry_6_Z ;
wire un6_mssb_status_cry_6_S_0 ;
wire un6_mssb_status_cry_6_Y_0 ;
wire un6_mssb_status_cry_7_Z ;
wire un6_mssb_status_cry_7_S_0 ;
wire un6_mssb_status_cry_7_Y_0 ;
wire un6_mssb_status_cry_8_Z ;
wire un6_mssb_status_cry_8_S_0 ;
wire un6_mssb_status_cry_8_Y_0 ;
wire un6_mssb_status_cry_9_Z ;
wire un6_mssb_status_cry_9_S_0 ;
wire un6_mssb_status_cry_9_Y_0 ;
wire un6_mssb_status_cry_10_Z ;
wire un6_mssb_status_cry_10_S_0 ;
wire un6_mssb_status_cry_10_Y_0 ;
wire un6_mssb_status_cry_11_Z ;
wire un6_mssb_status_cry_11_S_0 ;
wire un6_mssb_status_cry_11_Y_0 ;
wire un6_mssb_status_cry_12_Z ;
wire un6_mssb_status_cry_12_S_0 ;
wire un6_mssb_status_cry_12_Y_0 ;
wire un6_mssb_status_cry_13_Z ;
wire un6_mssb_status_cry_13_S_0 ;
wire un6_mssb_status_cry_13_Y_0 ;
wire un6_mssb_status_cry_14_Z ;
wire un6_mssb_status_cry_14_S_0 ;
wire un6_mssb_status_cry_14_Y_0 ;
wire un6_mssb_status_cry_15_Z ;
wire un6_mssb_status_cry_15_S_0 ;
wire un6_mssb_status_cry_15_Y_0 ;
wire un6_mssb_status_cry_16_Z ;
wire un6_mssb_status_cry_16_S_0 ;
wire un6_mssb_status_cry_16_Y_0 ;
wire un6_mssb_status_cry_17_Z ;
wire un6_mssb_status_cry_17_S_0 ;
wire un6_mssb_status_cry_17_Y_0 ;
wire un6_mssb_status_cry_18_Z ;
wire un6_mssb_status_cry_18_S_0 ;
wire un6_mssb_status_cry_18_Y_0 ;
wire un6_mssb_status_cry_19_Z ;
wire un6_mssb_status_cry_19_S_0 ;
wire un6_mssb_status_cry_19_Y_0 ;
wire un6_mssb_status_cry_20_Z ;
wire un6_mssb_status_cry_20_S_0 ;
wire un6_mssb_status_cry_20_Y_0 ;
wire un6_mssb_status_cry_21_Z ;
wire un6_mssb_status_cry_21_S_0 ;
wire un6_mssb_status_cry_21_Y_0 ;
wire un6_mssb_status_cry_22_Z ;
wire un6_mssb_status_cry_22_S_0 ;
wire un6_mssb_status_cry_22_Y_0 ;
wire un6_mssb_status_cry_23_Z ;
wire un6_mssb_status_cry_23_S_0 ;
wire un6_mssb_status_cry_23_Y_0 ;
wire un6_mssb_status_cry_24_Z ;
wire un6_mssb_status_cry_24_S_0 ;
wire un6_mssb_status_cry_24_Y_0 ;
wire un6_mssb_status_cry_25_Z ;
wire un6_mssb_status_cry_25_S_0 ;
wire un6_mssb_status_cry_25_Y_0 ;
wire un6_mssb_status_cry_26_Z ;
wire un6_mssb_status_cry_26_S_0 ;
wire un6_mssb_status_cry_26_Y_0 ;
wire un6_mssb_status_cry_27_Z ;
wire un6_mssb_status_cry_27_S_0 ;
wire un6_mssb_status_cry_27_Y_0 ;
wire un6_mssb_status_cry_28_Z ;
wire un6_mssb_status_cry_28_S_0 ;
wire un6_mssb_status_cry_28_Y_0 ;
wire un6_mssb_status_cry_29_Z ;
wire un6_mssb_status_cry_29_S_0 ;
wire un6_mssb_status_cry_29_Y_0 ;
wire un6_mssb_status_cry_30_Z ;
wire un6_mssb_status_cry_30_S_0 ;
wire un6_mssb_status_cry_30_Y_0 ;
wire un6_mssb_status_cry_31_Z ;
wire un6_mssb_status_cry_31_S_0 ;
wire un6_mssb_status_cry_31_Y_0 ;
wire un1_actual_trans_bytes_cry_0_Z ;
wire un1_actual_trans_bytes_cry_0_S_0 ;
wire un1_actual_trans_bytes_cry_0_Y_0 ;
wire un1_actual_trans_bytes_cry_1_Z ;
wire un1_actual_trans_bytes_cry_1_S_0 ;
wire un1_actual_trans_bytes_cry_1_Y_0 ;
wire un1_actual_trans_bytes_cry_2_Z ;
wire un1_actual_trans_bytes_cry_2_S_0 ;
wire un1_actual_trans_bytes_cry_2_Y_0 ;
wire un1_actual_trans_bytes_cry_3_Z ;
wire un1_actual_trans_bytes_cry_3_S_0 ;
wire un1_actual_trans_bytes_cry_3_Y_0 ;
wire un1_actual_trans_bytes_cry_4_Z ;
wire un1_actual_trans_bytes_cry_4_S_0 ;
wire un1_actual_trans_bytes_cry_4_Y_0 ;
wire un1_actual_trans_bytes_cry_5_Z ;
wire un1_actual_trans_bytes_cry_5_S_0 ;
wire un1_actual_trans_bytes_cry_5_Y_0 ;
wire un1_actual_trans_bytes_cry_6_Z ;
wire un1_actual_trans_bytes_cry_6_S_0 ;
wire un1_actual_trans_bytes_cry_6_Y_0 ;
wire un1_actual_trans_bytes_cry_7_Z ;
wire un1_actual_trans_bytes_cry_7_S_0 ;
wire un1_actual_trans_bytes_cry_7_Y_0 ;
wire un1_actual_trans_bytes_cry_8_Z ;
wire un1_actual_trans_bytes_cry_8_S_0 ;
wire un1_actual_trans_bytes_cry_8_Y_0 ;
wire un1_actual_trans_bytes_cry_9_Z ;
wire un1_actual_trans_bytes_cry_9_S_0 ;
wire un1_actual_trans_bytes_cry_9_Y_0 ;
wire un1_actual_trans_bytes_cry_10_Z ;
wire un1_actual_trans_bytes_cry_10_S_0 ;
wire un1_actual_trans_bytes_cry_10_Y_0 ;
wire un1_actual_trans_bytes_cry_11_Z ;
wire un1_actual_trans_bytes_cry_11_S_0 ;
wire un1_actual_trans_bytes_cry_11_Y_0 ;
wire un1_actual_trans_bytes_cry_12_Z ;
wire un1_actual_trans_bytes_cry_12_S_0 ;
wire un1_actual_trans_bytes_cry_12_Y_0 ;
wire un1_actual_trans_bytes_cry_13_Z ;
wire un1_actual_trans_bytes_cry_13_S_0 ;
wire un1_actual_trans_bytes_cry_13_Y_0 ;
wire un1_actual_trans_bytes_cry_14_Z ;
wire un1_actual_trans_bytes_cry_14_S_0 ;
wire un1_actual_trans_bytes_cry_14_Y_0 ;
wire un1_actual_trans_bytes_cry_15_Z ;
wire un1_actual_trans_bytes_cry_15_S_0 ;
wire un1_actual_trans_bytes_cry_15_Y_0 ;
wire un1_actual_trans_bytes_cry_16_Z ;
wire un1_actual_trans_bytes_cry_16_S_0 ;
wire un1_actual_trans_bytes_cry_16_Y_0 ;
wire un1_actual_trans_bytes_cry_17_Z ;
wire un1_actual_trans_bytes_cry_17_S_0 ;
wire un1_actual_trans_bytes_cry_17_Y_0 ;
wire un1_actual_trans_bytes_cry_18_Z ;
wire un1_actual_trans_bytes_cry_18_S_0 ;
wire un1_actual_trans_bytes_cry_18_Y_0 ;
wire un1_actual_trans_bytes_cry_19_S_0 ;
wire un1_actual_trans_bytes_cry_19_Y_0 ;
wire DATA_STREAM_IN_s_4398_FCO ;
wire DATA_STREAM_IN_s_4398_S ;
wire DATA_STREAM_IN_s_4398_Y ;
wire DATA_STREAM_OUT_EXPECTED_s_4399_FCO ;
wire DATA_STREAM_OUT_EXPECTED_s_4399_S ;
wire DATA_STREAM_OUT_EXPECTED_s_4399_Y ;
wire un1_mssb_recv_bytes8_Z ;
wire actual_trans_bytes_s_4400_FCO ;
wire actual_trans_bytes_s_4400_S ;
wire actual_trans_bytes_s_4400_Y ;
wire mssb_recv_bytes_s_4401_FCO ;
wire mssb_recv_bytes_s_4401_S ;
wire mssb_recv_bytes_s_4401_Y ;
wire mssb_error_bytes_s_4402_FCO ;
wire mssb_error_bytes_s_4402_S ;
wire mssb_error_bytes_s_4402_Y ;
wire OPB_DO11 ;
wire OPB_DO10 ;
wire OPB_DO9 ;
wire un1_DATA_STREAM_OUT_NE_3_Z ;
wire un1_DATA_STREAM_OUT_NE_2_Z ;
wire un1_DATA_STREAM_OUT_NE_1_Z ;
wire un1_DATA_STREAM_OUT_NE_0_Z ;
wire N_134 ;
wire N_131_mux ;
wire mssb_error_bytes7 ;
wire N_102_0 ;
wire N_134_mux ;
wire N_1902 ;
wire N_135_mux ;
wire N_41 ;
wire N_40 ;
  CFG1 \mssb_status_RNO[0]  (
	.A(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes_i_0)
);
defparam \mssb_status_RNO[0] .INIT=2'h1;
// @16:119
  SLE \DATA_STREAM_IN[7]  (
	.Q(DATA_STREAM_IN_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s_Z[7]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[6]  (
	.Q(DATA_STREAM_IN_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[6]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[5]  (
	.Q(DATA_STREAM_IN_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[5]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[4]  (
	.Q(DATA_STREAM_IN_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[4]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[3]  (
	.Q(DATA_STREAM_IN_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[3]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[2]  (
	.Q(DATA_STREAM_IN_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[2]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[1]  (
	.Q(DATA_STREAM_IN_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[1]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[0]  (
	.Q(DATA_STREAM_IN_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[0]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[7]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[6]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[6]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[5]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[5]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[4]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[4]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[3]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[3]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[2]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[2]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[1]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[1]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[0]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[0]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[19]  (
	.Q(un6_mssb_status_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s_Z[19]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[18]  (
	.Q(un6_mssb_status_18),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[18]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[17]  (
	.Q(un6_mssb_status_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[17]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[16]  (
	.Q(un6_mssb_status_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[16]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[15]  (
	.Q(un6_mssb_status_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[15]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[14]  (
	.Q(un6_mssb_status_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[14]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[13]  (
	.Q(un6_mssb_status_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[13]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[12]  (
	.Q(un6_mssb_status_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[12]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[11]  (
	.Q(un6_mssb_status_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[11]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[10]  (
	.Q(un6_mssb_status_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[10]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[9]  (
	.Q(un6_mssb_status_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[9]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[8]  (
	.Q(un6_mssb_status_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[8]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[7]  (
	.Q(un6_mssb_status_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[7]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[6]  (
	.Q(un6_mssb_status_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[6]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[5]  (
	.Q(un6_mssb_status_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[5]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[4]  (
	.Q(un6_mssb_status_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[4]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[3]  (
	.Q(un6_mssb_status_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[3]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[2]  (
	.Q(un6_mssb_status_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[2]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[1]  (
	.Q(un6_mssb_status_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[1]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[0]  (
	.Q(un6_mssb_status_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[0]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[31]  (
	.Q(mssb_recv_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s_Z[31]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[30]  (
	.Q(mssb_recv_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[30]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[29]  (
	.Q(mssb_recv_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[29]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[28]  (
	.Q(mssb_recv_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[28]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[27]  (
	.Q(mssb_recv_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[27]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[26]  (
	.Q(mssb_recv_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[26]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[25]  (
	.Q(mssb_recv_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[25]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[24]  (
	.Q(mssb_recv_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[24]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[23]  (
	.Q(mssb_recv_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[23]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[22]  (
	.Q(mssb_recv_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[22]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[21]  (
	.Q(mssb_recv_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[21]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[20]  (
	.Q(mssb_recv_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[20]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[19]  (
	.Q(mssb_recv_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[19]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[18]  (
	.Q(mssb_recv_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[18]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[17]  (
	.Q(mssb_recv_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[17]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[16]  (
	.Q(mssb_recv_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[16]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[15]  (
	.Q(mssb_recv_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[15]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[14]  (
	.Q(mssb_recv_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[14]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[13]  (
	.Q(mssb_recv_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[13]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[12]  (
	.Q(mssb_recv_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[12]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[11]  (
	.Q(mssb_recv_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[11]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[10]  (
	.Q(mssb_recv_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[10]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[9]  (
	.Q(mssb_recv_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[9]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[8]  (
	.Q(mssb_recv_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[8]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[7]  (
	.Q(mssb_recv_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[7]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[6]  (
	.Q(mssb_recv_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[6]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[5]  (
	.Q(mssb_recv_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[5]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[4]  (
	.Q(mssb_recv_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[4]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[3]  (
	.Q(mssb_recv_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[3]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[2]  (
	.Q(mssb_recv_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[2]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[1]  (
	.Q(mssb_recv_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[1]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[0]  (
	.Q(mssb_recv_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[0]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[31]  (
	.Q(mssb_error_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s_Z[31]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[30]  (
	.Q(mssb_error_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[30]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[29]  (
	.Q(mssb_error_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[29]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[28]  (
	.Q(mssb_error_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[28]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[27]  (
	.Q(mssb_error_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[27]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[26]  (
	.Q(mssb_error_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[26]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[25]  (
	.Q(mssb_error_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[25]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[24]  (
	.Q(mssb_error_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[24]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[23]  (
	.Q(mssb_error_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[23]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[22]  (
	.Q(mssb_error_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[22]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[21]  (
	.Q(mssb_error_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[21]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[20]  (
	.Q(mssb_error_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[20]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[19]  (
	.Q(mssb_error_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[19]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[18]  (
	.Q(mssb_error_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[18]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[17]  (
	.Q(mssb_error_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[17]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[16]  (
	.Q(mssb_error_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[16]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[15]  (
	.Q(mssb_error_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[15]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[14]  (
	.Q(mssb_error_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[14]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[13]  (
	.Q(mssb_error_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[13]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[12]  (
	.Q(mssb_error_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[12]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[11]  (
	.Q(mssb_error_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[11]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[10]  (
	.Q(mssb_error_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[10]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[9]  (
	.Q(mssb_error_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[9]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[8]  (
	.Q(mssb_error_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[8]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[7]  (
	.Q(mssb_error_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[7]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[6]  (
	.Q(mssb_error_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[6]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[5]  (
	.Q(mssb_error_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[5]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[4]  (
	.Q(mssb_error_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[4]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[3]  (
	.Q(mssb_error_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[3]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[2]  (
	.Q(mssb_error_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[2]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[1]  (
	.Q(mssb_error_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[1]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[0]  (
	.Q(mssb_error_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[0]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:160
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_STB),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:133
  SLE DATA_STREAM_IN_STB (
	.Q(DATA_STREAM_IN_STB_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:92
  SLE \state[0]  (
	.Q(state_0[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_683),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[12]  (
	.Q(mssb_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[12]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[11]  (
	.Q(mssb_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[11]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[10]  (
	.Q(mssb_config_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[10]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[9]  (
	.Q(mssb_config_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1901_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[8]  (
	.Q(mssb_config_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[8]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[7]  (
	.Q(mssb_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[7]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[6]  (
	.Q(mssb_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1903_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[5]  (
	.Q(mssb_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[5]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[4]  (
	.Q(mssb_config_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[4]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[3]  (
	.Q(mssb_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[3]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[2]  (
	.Q(mssb_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[2]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[1]  (
	.Q(mssb_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[1]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[0]  (
	.Q(mssb_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[0]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[27]  (
	.Q(mssb_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[26]  (
	.Q(mssb_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[25]  (
	.Q(mssb_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[24]  (
	.Q(mssb_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[23]  (
	.Q(mssb_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[22]  (
	.Q(mssb_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[21]  (
	.Q(mssb_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[20]  (
	.Q(mssb_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[19]  (
	.Q(mssb_config_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[18]  (
	.Q(mssb_config_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[17]  (
	.Q(mssb_config_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[16]  (
	.Q(mssb_config_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[15]  (
	.Q(mssb_config_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[15]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[14]  (
	.Q(mssb_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_101_0_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[13]  (
	.Q(mssb_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[13]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[31]  (
	.Q(mssb_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_9[31]),
	.EN(un1_mssb_config20_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[30]  (
	.Q(mssb_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[29]  (
	.Q(mssb_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[28]  (
	.Q(mssb_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:210
  SLE \mssb_status[1]  (
	.Q(mssb_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_status_4_Z[1]),
	.EN(un1_actual_trans_bytes14_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:210
  SLE \mssb_status[0]  (
	.Q(mssb_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_actual_trans_bytes_i_0),
	.EN(un1_actual_trans_bytes14_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[0]  (
	.Q(MSSB_STN_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[15]  (
	.Q(MSSB_STN_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[14]  (
	.Q(MSSB_STN_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[13]  (
	.Q(MSSB_STN_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[12]  (
	.Q(MSSB_STN_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[11]  (
	.Q(MSSB_STN_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[10]  (
	.Q(MSSB_STN_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[9]  (
	.Q(MSSB_STN_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[8]  (
	.Q(MSSB_STN_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[7]  (
	.Q(MSSB_STN_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[6]  (
	.Q(MSSB_STN_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[5]  (
	.Q(MSSB_STN_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[4]  (
	.Q(MSSB_STN_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[3]  (
	.Q(MSSB_STN_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[2]  (
	.Q(MSSB_STN_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[1]  (
	.Q(MSSB_STN_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[30]  (
	.Q(MSSB_STN_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[29]  (
	.Q(MSSB_STN_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[28]  (
	.Q(MSSB_STN_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[27]  (
	.Q(MSSB_STN_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[26]  (
	.Q(MSSB_STN_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[25]  (
	.Q(MSSB_STN_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[24]  (
	.Q(MSSB_STN_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[23]  (
	.Q(MSSB_STN_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[22]  (
	.Q(MSSB_STN_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[21]  (
	.Q(MSSB_STN_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[20]  (
	.Q(MSSB_STN_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[19]  (
	.Q(MSSB_STN_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[18]  (
	.Q(MSSB_STN_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[17]  (
	.Q(MSSB_STN_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[16]  (
	.Q(MSSB_STN_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[31]  (
	.Q(MSSB_STN_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  ARI1 un6_mssb_status_cry_0 (
	.FCO(un6_mssb_status_cry_0_Z),
	.S(un6_mssb_status_cry_0_S_0),
	.Y(un6_mssb_status_cry_0_Y_0),
	.B(mssb_recv_bytes_Z[0]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_0),
	.FCI(GND)
);
defparam un6_mssb_status_cry_0.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_1 (
	.FCO(un6_mssb_status_cry_1_Z),
	.S(un6_mssb_status_cry_1_S_0),
	.Y(un6_mssb_status_cry_1_Y_0),
	.B(mssb_recv_bytes_Z[1]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_1),
	.FCI(un6_mssb_status_cry_0_Z)
);
defparam un6_mssb_status_cry_1.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_2 (
	.FCO(un6_mssb_status_cry_2_Z),
	.S(un6_mssb_status_cry_2_S_0),
	.Y(un6_mssb_status_cry_2_Y_0),
	.B(mssb_recv_bytes_Z[2]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_2),
	.FCI(un6_mssb_status_cry_1_Z)
);
defparam un6_mssb_status_cry_2.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_3 (
	.FCO(un6_mssb_status_cry_3_Z),
	.S(un6_mssb_status_cry_3_S_0),
	.Y(un6_mssb_status_cry_3_Y_0),
	.B(mssb_recv_bytes_Z[3]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_3),
	.FCI(un6_mssb_status_cry_2_Z)
);
defparam un6_mssb_status_cry_3.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_4 (
	.FCO(un6_mssb_status_cry_4_Z),
	.S(un6_mssb_status_cry_4_S_0),
	.Y(un6_mssb_status_cry_4_Y_0),
	.B(mssb_recv_bytes_Z[4]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_4),
	.FCI(un6_mssb_status_cry_3_Z)
);
defparam un6_mssb_status_cry_4.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_5 (
	.FCO(un6_mssb_status_cry_5_Z),
	.S(un6_mssb_status_cry_5_S_0),
	.Y(un6_mssb_status_cry_5_Y_0),
	.B(mssb_recv_bytes_Z[5]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_5),
	.FCI(un6_mssb_status_cry_4_Z)
);
defparam un6_mssb_status_cry_5.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_6 (
	.FCO(un6_mssb_status_cry_6_Z),
	.S(un6_mssb_status_cry_6_S_0),
	.Y(un6_mssb_status_cry_6_Y_0),
	.B(mssb_recv_bytes_Z[6]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_6),
	.FCI(un6_mssb_status_cry_5_Z)
);
defparam un6_mssb_status_cry_6.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_7 (
	.FCO(un6_mssb_status_cry_7_Z),
	.S(un6_mssb_status_cry_7_S_0),
	.Y(un6_mssb_status_cry_7_Y_0),
	.B(mssb_recv_bytes_Z[7]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_7),
	.FCI(un6_mssb_status_cry_6_Z)
);
defparam un6_mssb_status_cry_7.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_8 (
	.FCO(un6_mssb_status_cry_8_Z),
	.S(un6_mssb_status_cry_8_S_0),
	.Y(un6_mssb_status_cry_8_Y_0),
	.B(mssb_recv_bytes_Z[8]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_8),
	.FCI(un6_mssb_status_cry_7_Z)
);
defparam un6_mssb_status_cry_8.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_9 (
	.FCO(un6_mssb_status_cry_9_Z),
	.S(un6_mssb_status_cry_9_S_0),
	.Y(un6_mssb_status_cry_9_Y_0),
	.B(mssb_recv_bytes_Z[9]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_9),
	.FCI(un6_mssb_status_cry_8_Z)
);
defparam un6_mssb_status_cry_9.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_10 (
	.FCO(un6_mssb_status_cry_10_Z),
	.S(un6_mssb_status_cry_10_S_0),
	.Y(un6_mssb_status_cry_10_Y_0),
	.B(mssb_recv_bytes_Z[10]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_10),
	.FCI(un6_mssb_status_cry_9_Z)
);
defparam un6_mssb_status_cry_10.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_11 (
	.FCO(un6_mssb_status_cry_11_Z),
	.S(un6_mssb_status_cry_11_S_0),
	.Y(un6_mssb_status_cry_11_Y_0),
	.B(mssb_recv_bytes_Z[11]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_11),
	.FCI(un6_mssb_status_cry_10_Z)
);
defparam un6_mssb_status_cry_11.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_12 (
	.FCO(un6_mssb_status_cry_12_Z),
	.S(un6_mssb_status_cry_12_S_0),
	.Y(un6_mssb_status_cry_12_Y_0),
	.B(mssb_recv_bytes_Z[12]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_12),
	.FCI(un6_mssb_status_cry_11_Z)
);
defparam un6_mssb_status_cry_12.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_13 (
	.FCO(un6_mssb_status_cry_13_Z),
	.S(un6_mssb_status_cry_13_S_0),
	.Y(un6_mssb_status_cry_13_Y_0),
	.B(mssb_recv_bytes_Z[13]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_13),
	.FCI(un6_mssb_status_cry_12_Z)
);
defparam un6_mssb_status_cry_13.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_14 (
	.FCO(un6_mssb_status_cry_14_Z),
	.S(un6_mssb_status_cry_14_S_0),
	.Y(un6_mssb_status_cry_14_Y_0),
	.B(mssb_recv_bytes_Z[14]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_14),
	.FCI(un6_mssb_status_cry_13_Z)
);
defparam un6_mssb_status_cry_14.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_15 (
	.FCO(un6_mssb_status_cry_15_Z),
	.S(un6_mssb_status_cry_15_S_0),
	.Y(un6_mssb_status_cry_15_Y_0),
	.B(mssb_recv_bytes_Z[15]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_15),
	.FCI(un6_mssb_status_cry_14_Z)
);
defparam un6_mssb_status_cry_15.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_16 (
	.FCO(un6_mssb_status_cry_16_Z),
	.S(un6_mssb_status_cry_16_S_0),
	.Y(un6_mssb_status_cry_16_Y_0),
	.B(mssb_recv_bytes_Z[16]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_16),
	.FCI(un6_mssb_status_cry_15_Z)
);
defparam un6_mssb_status_cry_16.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_17 (
	.FCO(un6_mssb_status_cry_17_Z),
	.S(un6_mssb_status_cry_17_S_0),
	.Y(un6_mssb_status_cry_17_Y_0),
	.B(mssb_recv_bytes_Z[17]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_17),
	.FCI(un6_mssb_status_cry_16_Z)
);
defparam un6_mssb_status_cry_17.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_18 (
	.FCO(un6_mssb_status_cry_18_Z),
	.S(un6_mssb_status_cry_18_S_0),
	.Y(un6_mssb_status_cry_18_Y_0),
	.B(mssb_recv_bytes_Z[18]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_18),
	.FCI(un6_mssb_status_cry_17_Z)
);
defparam un6_mssb_status_cry_18.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_19 (
	.FCO(un6_mssb_status_cry_19_Z),
	.S(un6_mssb_status_cry_19_S_0),
	.Y(un6_mssb_status_cry_19_Y_0),
	.B(mssb_recv_bytes_Z[19]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_19),
	.FCI(un6_mssb_status_cry_18_Z)
);
defparam un6_mssb_status_cry_19.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_20 (
	.FCO(un6_mssb_status_cry_20_Z),
	.S(un6_mssb_status_cry_20_S_0),
	.Y(un6_mssb_status_cry_20_Y_0),
	.B(mssb_recv_bytes_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_19_Z)
);
defparam un6_mssb_status_cry_20.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_21 (
	.FCO(un6_mssb_status_cry_21_Z),
	.S(un6_mssb_status_cry_21_S_0),
	.Y(un6_mssb_status_cry_21_Y_0),
	.B(mssb_recv_bytes_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_20_Z)
);
defparam un6_mssb_status_cry_21.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_22 (
	.FCO(un6_mssb_status_cry_22_Z),
	.S(un6_mssb_status_cry_22_S_0),
	.Y(un6_mssb_status_cry_22_Y_0),
	.B(mssb_recv_bytes_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_21_Z)
);
defparam un6_mssb_status_cry_22.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_23 (
	.FCO(un6_mssb_status_cry_23_Z),
	.S(un6_mssb_status_cry_23_S_0),
	.Y(un6_mssb_status_cry_23_Y_0),
	.B(mssb_recv_bytes_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_22_Z)
);
defparam un6_mssb_status_cry_23.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_24 (
	.FCO(un6_mssb_status_cry_24_Z),
	.S(un6_mssb_status_cry_24_S_0),
	.Y(un6_mssb_status_cry_24_Y_0),
	.B(mssb_recv_bytes_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_23_Z)
);
defparam un6_mssb_status_cry_24.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_25 (
	.FCO(un6_mssb_status_cry_25_Z),
	.S(un6_mssb_status_cry_25_S_0),
	.Y(un6_mssb_status_cry_25_Y_0),
	.B(mssb_recv_bytes_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_24_Z)
);
defparam un6_mssb_status_cry_25.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_26 (
	.FCO(un6_mssb_status_cry_26_Z),
	.S(un6_mssb_status_cry_26_S_0),
	.Y(un6_mssb_status_cry_26_Y_0),
	.B(mssb_recv_bytes_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_25_Z)
);
defparam un6_mssb_status_cry_26.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_27 (
	.FCO(un6_mssb_status_cry_27_Z),
	.S(un6_mssb_status_cry_27_S_0),
	.Y(un6_mssb_status_cry_27_Y_0),
	.B(mssb_recv_bytes_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_26_Z)
);
defparam un6_mssb_status_cry_27.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_28 (
	.FCO(un6_mssb_status_cry_28_Z),
	.S(un6_mssb_status_cry_28_S_0),
	.Y(un6_mssb_status_cry_28_Y_0),
	.B(mssb_recv_bytes_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_27_Z)
);
defparam un6_mssb_status_cry_28.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_29 (
	.FCO(un6_mssb_status_cry_29_Z),
	.S(un6_mssb_status_cry_29_S_0),
	.Y(un6_mssb_status_cry_29_Y_0),
	.B(mssb_recv_bytes_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_28_Z)
);
defparam un6_mssb_status_cry_29.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_30 (
	.FCO(un6_mssb_status_cry_30_Z),
	.S(un6_mssb_status_cry_30_S_0),
	.Y(un6_mssb_status_cry_30_Y_0),
	.B(mssb_recv_bytes_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_29_Z)
);
defparam un6_mssb_status_cry_30.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_31 (
	.FCO(un6_mssb_status_cry_31_Z),
	.S(un6_mssb_status_cry_31_S_0),
	.Y(un6_mssb_status_cry_31_Y_0),
	.B(mssb_recv_bytes_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_30_Z)
);
defparam un6_mssb_status_cry_31.INIT=20'h45500;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_0 (
	.FCO(un1_actual_trans_bytes_cry_0_Z),
	.S(un1_actual_trans_bytes_cry_0_S_0),
	.Y(un1_actual_trans_bytes_cry_0_Y_0),
	.B(un6_mssb_status_0),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[0]),
	.FCI(GND)
);
defparam un1_actual_trans_bytes_cry_0.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_1 (
	.FCO(un1_actual_trans_bytes_cry_1_Z),
	.S(un1_actual_trans_bytes_cry_1_S_0),
	.Y(un1_actual_trans_bytes_cry_1_Y_0),
	.B(un6_mssb_status_1),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[1]),
	.FCI(un1_actual_trans_bytes_cry_0_Z)
);
defparam un1_actual_trans_bytes_cry_1.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_2 (
	.FCO(un1_actual_trans_bytes_cry_2_Z),
	.S(un1_actual_trans_bytes_cry_2_S_0),
	.Y(un1_actual_trans_bytes_cry_2_Y_0),
	.B(un6_mssb_status_2),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[2]),
	.FCI(un1_actual_trans_bytes_cry_1_Z)
);
defparam un1_actual_trans_bytes_cry_2.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_3 (
	.FCO(un1_actual_trans_bytes_cry_3_Z),
	.S(un1_actual_trans_bytes_cry_3_S_0),
	.Y(un1_actual_trans_bytes_cry_3_Y_0),
	.B(un6_mssb_status_3),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[3]),
	.FCI(un1_actual_trans_bytes_cry_2_Z)
);
defparam un1_actual_trans_bytes_cry_3.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_4 (
	.FCO(un1_actual_trans_bytes_cry_4_Z),
	.S(un1_actual_trans_bytes_cry_4_S_0),
	.Y(un1_actual_trans_bytes_cry_4_Y_0),
	.B(un6_mssb_status_4),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[4]),
	.FCI(un1_actual_trans_bytes_cry_3_Z)
);
defparam un1_actual_trans_bytes_cry_4.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_5 (
	.FCO(un1_actual_trans_bytes_cry_5_Z),
	.S(un1_actual_trans_bytes_cry_5_S_0),
	.Y(un1_actual_trans_bytes_cry_5_Y_0),
	.B(un6_mssb_status_5),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[5]),
	.FCI(un1_actual_trans_bytes_cry_4_Z)
);
defparam un1_actual_trans_bytes_cry_5.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_6 (
	.FCO(un1_actual_trans_bytes_cry_6_Z),
	.S(un1_actual_trans_bytes_cry_6_S_0),
	.Y(un1_actual_trans_bytes_cry_6_Y_0),
	.B(un6_mssb_status_6),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[6]),
	.FCI(un1_actual_trans_bytes_cry_5_Z)
);
defparam un1_actual_trans_bytes_cry_6.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_7 (
	.FCO(un1_actual_trans_bytes_cry_7_Z),
	.S(un1_actual_trans_bytes_cry_7_S_0),
	.Y(un1_actual_trans_bytes_cry_7_Y_0),
	.B(un6_mssb_status_7),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[7]),
	.FCI(un1_actual_trans_bytes_cry_6_Z)
);
defparam un1_actual_trans_bytes_cry_7.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_8 (
	.FCO(un1_actual_trans_bytes_cry_8_Z),
	.S(un1_actual_trans_bytes_cry_8_S_0),
	.Y(un1_actual_trans_bytes_cry_8_Y_0),
	.B(un6_mssb_status_8),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[8]),
	.FCI(un1_actual_trans_bytes_cry_7_Z)
);
defparam un1_actual_trans_bytes_cry_8.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_9 (
	.FCO(un1_actual_trans_bytes_cry_9_Z),
	.S(un1_actual_trans_bytes_cry_9_S_0),
	.Y(un1_actual_trans_bytes_cry_9_Y_0),
	.B(un6_mssb_status_9),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[9]),
	.FCI(un1_actual_trans_bytes_cry_8_Z)
);
defparam un1_actual_trans_bytes_cry_9.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_10 (
	.FCO(un1_actual_trans_bytes_cry_10_Z),
	.S(un1_actual_trans_bytes_cry_10_S_0),
	.Y(un1_actual_trans_bytes_cry_10_Y_0),
	.B(un6_mssb_status_10),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[10]),
	.FCI(un1_actual_trans_bytes_cry_9_Z)
);
defparam un1_actual_trans_bytes_cry_10.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_11 (
	.FCO(un1_actual_trans_bytes_cry_11_Z),
	.S(un1_actual_trans_bytes_cry_11_S_0),
	.Y(un1_actual_trans_bytes_cry_11_Y_0),
	.B(un6_mssb_status_11),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[11]),
	.FCI(un1_actual_trans_bytes_cry_10_Z)
);
defparam un1_actual_trans_bytes_cry_11.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_12 (
	.FCO(un1_actual_trans_bytes_cry_12_Z),
	.S(un1_actual_trans_bytes_cry_12_S_0),
	.Y(un1_actual_trans_bytes_cry_12_Y_0),
	.B(un6_mssb_status_12),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[12]),
	.FCI(un1_actual_trans_bytes_cry_11_Z)
);
defparam un1_actual_trans_bytes_cry_12.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_13 (
	.FCO(un1_actual_trans_bytes_cry_13_Z),
	.S(un1_actual_trans_bytes_cry_13_S_0),
	.Y(un1_actual_trans_bytes_cry_13_Y_0),
	.B(un6_mssb_status_13),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[13]),
	.FCI(un1_actual_trans_bytes_cry_12_Z)
);
defparam un1_actual_trans_bytes_cry_13.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_14 (
	.FCO(un1_actual_trans_bytes_cry_14_Z),
	.S(un1_actual_trans_bytes_cry_14_S_0),
	.Y(un1_actual_trans_bytes_cry_14_Y_0),
	.B(un6_mssb_status_14),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[14]),
	.FCI(un1_actual_trans_bytes_cry_13_Z)
);
defparam un1_actual_trans_bytes_cry_14.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_15 (
	.FCO(un1_actual_trans_bytes_cry_15_Z),
	.S(un1_actual_trans_bytes_cry_15_S_0),
	.Y(un1_actual_trans_bytes_cry_15_Y_0),
	.B(un6_mssb_status_15),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[15]),
	.FCI(un1_actual_trans_bytes_cry_14_Z)
);
defparam un1_actual_trans_bytes_cry_15.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_16 (
	.FCO(un1_actual_trans_bytes_cry_16_Z),
	.S(un1_actual_trans_bytes_cry_16_S_0),
	.Y(un1_actual_trans_bytes_cry_16_Y_0),
	.B(un6_mssb_status_16),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[16]),
	.FCI(un1_actual_trans_bytes_cry_15_Z)
);
defparam un1_actual_trans_bytes_cry_16.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_17 (
	.FCO(un1_actual_trans_bytes_cry_17_Z),
	.S(un1_actual_trans_bytes_cry_17_S_0),
	.Y(un1_actual_trans_bytes_cry_17_Y_0),
	.B(un6_mssb_status_17),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[17]),
	.FCI(un1_actual_trans_bytes_cry_16_Z)
);
defparam un1_actual_trans_bytes_cry_17.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_18 (
	.FCO(un1_actual_trans_bytes_cry_18_Z),
	.S(un1_actual_trans_bytes_cry_18_S_0),
	.Y(un1_actual_trans_bytes_cry_18_Y_0),
	.B(un6_mssb_status_18),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[18]),
	.FCI(un1_actual_trans_bytes_cry_17_Z)
);
defparam un1_actual_trans_bytes_cry_18.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_19 (
	.FCO(un1_actual_trans_bytes_i),
	.S(un1_actual_trans_bytes_cry_19_S_0),
	.Y(un1_actual_trans_bytes_cry_19_Y_0),
	.B(un6_mssb_status_19),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[19]),
	.FCI(un1_actual_trans_bytes_cry_18_Z)
);
defparam un1_actual_trans_bytes_cry_19.INIT=20'h5AA55;
// @16:119
  ARI1 DATA_STREAM_IN_s_4398 (
	.FCO(DATA_STREAM_IN_s_4398_FCO),
	.S(DATA_STREAM_IN_s_4398_S),
	.Y(DATA_STREAM_IN_s_4398_Y),
	.B(state_0[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_IN_s_4398.INIT=20'h4AA00;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[0]  (
	.FCO(DATA_STREAM_IN_cry_Z[0]),
	.S(DATA_STREAM_IN_s[0]),
	.Y(DATA_STREAM_IN_cry_Y_0[0]),
	.B(DATA_STREAM_IN_Z[0]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_s_4398_FCO)
);
defparam \DATA_STREAM_IN_cry[0] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[1]  (
	.FCO(DATA_STREAM_IN_cry_Z[1]),
	.S(DATA_STREAM_IN_s[1]),
	.Y(DATA_STREAM_IN_cry_Y_0[1]),
	.B(DATA_STREAM_IN_Z[1]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[0])
);
defparam \DATA_STREAM_IN_cry[1] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[2]  (
	.FCO(DATA_STREAM_IN_cry_Z[2]),
	.S(DATA_STREAM_IN_s[2]),
	.Y(DATA_STREAM_IN_cry_Y_0[2]),
	.B(DATA_STREAM_IN_Z[2]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[1])
);
defparam \DATA_STREAM_IN_cry[2] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[3]  (
	.FCO(DATA_STREAM_IN_cry_Z[3]),
	.S(DATA_STREAM_IN_s[3]),
	.Y(DATA_STREAM_IN_cry_Y_0[3]),
	.B(DATA_STREAM_IN_Z[3]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[2])
);
defparam \DATA_STREAM_IN_cry[3] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[4]  (
	.FCO(DATA_STREAM_IN_cry_Z[4]),
	.S(DATA_STREAM_IN_s[4]),
	.Y(DATA_STREAM_IN_cry_Y_0[4]),
	.B(DATA_STREAM_IN_Z[4]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[3])
);
defparam \DATA_STREAM_IN_cry[4] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[5]  (
	.FCO(DATA_STREAM_IN_cry_Z[5]),
	.S(DATA_STREAM_IN_s[5]),
	.Y(DATA_STREAM_IN_cry_Y_0[5]),
	.B(DATA_STREAM_IN_Z[5]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[4])
);
defparam \DATA_STREAM_IN_cry[5] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_s[7]  (
	.FCO(DATA_STREAM_IN_s_FCO_0[7]),
	.S(DATA_STREAM_IN_s_Z[7]),
	.Y(DATA_STREAM_IN_s_Y_0[7]),
	.B(DATA_STREAM_IN_Z[7]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[6])
);
defparam \DATA_STREAM_IN_s[7] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[6]  (
	.FCO(DATA_STREAM_IN_cry_Z[6]),
	.S(DATA_STREAM_IN_s[6]),
	.Y(DATA_STREAM_IN_cry_Y_0[6]),
	.B(DATA_STREAM_IN_Z[6]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[5])
);
defparam \DATA_STREAM_IN_cry[6] .INIT=20'h48800;
// @16:184
  ARI1 DATA_STREAM_OUT_EXPECTED_s_4399 (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_4399_FCO),
	.S(DATA_STREAM_OUT_EXPECTED_s_4399_S),
	.Y(DATA_STREAM_OUT_EXPECTED_s_4399_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_OUT_EXPECTED_s_4399.INIT=20'h4AA00;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[0]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[0]),
	.S(DATA_STREAM_OUT_EXPECTED_s[0]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[0]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_s_4399_FCO)
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[0] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[1]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[1]),
	.S(DATA_STREAM_OUT_EXPECTED_s[1]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[1]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[0])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[1] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[2]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[2]),
	.S(DATA_STREAM_OUT_EXPECTED_s[2]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[2]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[1])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[2] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[3]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[3]),
	.S(DATA_STREAM_OUT_EXPECTED_s[3]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[2])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[3] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[4]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[4]),
	.S(DATA_STREAM_OUT_EXPECTED_s[4]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[4]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[3])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[4] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[5]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[5]),
	.S(DATA_STREAM_OUT_EXPECTED_s[5]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[4])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[5] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_s[7]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_FCO_0[7]),
	.S(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.Y(DATA_STREAM_OUT_EXPECTED_s_Y_0[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[6])
);
defparam \DATA_STREAM_OUT_EXPECTED_s[7] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[6]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[6]),
	.S(DATA_STREAM_OUT_EXPECTED_s[6]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[6]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[5])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[6] .INIT=20'h48800;
// @16:144
  ARI1 actual_trans_bytes_s_4400 (
	.FCO(actual_trans_bytes_s_4400_FCO),
	.S(actual_trans_bytes_s_4400_S),
	.Y(actual_trans_bytes_s_4400_Y),
	.B(state_0[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam actual_trans_bytes_s_4400.INIT=20'h4AA00;
// @16:144
  ARI1 \actual_trans_bytes_cry[0]  (
	.FCO(actual_trans_bytes_cry_Z[0]),
	.S(actual_trans_bytes_s[0]),
	.Y(actual_trans_bytes_cry_Y_0[0]),
	.B(state_0[0]),
	.C(un6_mssb_status_0),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_s_4400_FCO)
);
defparam \actual_trans_bytes_cry[0] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[1]  (
	.FCO(actual_trans_bytes_cry_Z[1]),
	.S(actual_trans_bytes_s[1]),
	.Y(actual_trans_bytes_cry_Y_0[1]),
	.B(state_0[0]),
	.C(un6_mssb_status_1),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[0])
);
defparam \actual_trans_bytes_cry[1] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[2]  (
	.FCO(actual_trans_bytes_cry_Z[2]),
	.S(actual_trans_bytes_s[2]),
	.Y(actual_trans_bytes_cry_Y_0[2]),
	.B(state_0[0]),
	.C(un6_mssb_status_2),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[1])
);
defparam \actual_trans_bytes_cry[2] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[3]  (
	.FCO(actual_trans_bytes_cry_Z[3]),
	.S(actual_trans_bytes_s[3]),
	.Y(actual_trans_bytes_cry_Y_0[3]),
	.B(state_0[0]),
	.C(un6_mssb_status_3),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[2])
);
defparam \actual_trans_bytes_cry[3] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[4]  (
	.FCO(actual_trans_bytes_cry_Z[4]),
	.S(actual_trans_bytes_s[4]),
	.Y(actual_trans_bytes_cry_Y_0[4]),
	.B(state_0[0]),
	.C(un6_mssb_status_4),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[3])
);
defparam \actual_trans_bytes_cry[4] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[5]  (
	.FCO(actual_trans_bytes_cry_Z[5]),
	.S(actual_trans_bytes_s[5]),
	.Y(actual_trans_bytes_cry_Y_0[5]),
	.B(state_0[0]),
	.C(un6_mssb_status_5),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[4])
);
defparam \actual_trans_bytes_cry[5] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[6]  (
	.FCO(actual_trans_bytes_cry_Z[6]),
	.S(actual_trans_bytes_s[6]),
	.Y(actual_trans_bytes_cry_Y_0[6]),
	.B(state_0[0]),
	.C(un6_mssb_status_6),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[5])
);
defparam \actual_trans_bytes_cry[6] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[7]  (
	.FCO(actual_trans_bytes_cry_Z[7]),
	.S(actual_trans_bytes_s[7]),
	.Y(actual_trans_bytes_cry_Y_0[7]),
	.B(state_0[0]),
	.C(un6_mssb_status_7),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[6])
);
defparam \actual_trans_bytes_cry[7] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[8]  (
	.FCO(actual_trans_bytes_cry_Z[8]),
	.S(actual_trans_bytes_s[8]),
	.Y(actual_trans_bytes_cry_Y_0[8]),
	.B(state_0[0]),
	.C(un6_mssb_status_8),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[7])
);
defparam \actual_trans_bytes_cry[8] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[9]  (
	.FCO(actual_trans_bytes_cry_Z[9]),
	.S(actual_trans_bytes_s[9]),
	.Y(actual_trans_bytes_cry_Y_0[9]),
	.B(state_0[0]),
	.C(un6_mssb_status_9),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[8])
);
defparam \actual_trans_bytes_cry[9] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[10]  (
	.FCO(actual_trans_bytes_cry_Z[10]),
	.S(actual_trans_bytes_s[10]),
	.Y(actual_trans_bytes_cry_Y_0[10]),
	.B(state_0[0]),
	.C(un6_mssb_status_10),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[9])
);
defparam \actual_trans_bytes_cry[10] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[11]  (
	.FCO(actual_trans_bytes_cry_Z[11]),
	.S(actual_trans_bytes_s[11]),
	.Y(actual_trans_bytes_cry_Y_0[11]),
	.B(state_0[0]),
	.C(un6_mssb_status_11),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[10])
);
defparam \actual_trans_bytes_cry[11] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[12]  (
	.FCO(actual_trans_bytes_cry_Z[12]),
	.S(actual_trans_bytes_s[12]),
	.Y(actual_trans_bytes_cry_Y_0[12]),
	.B(state_0[0]),
	.C(un6_mssb_status_12),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[11])
);
defparam \actual_trans_bytes_cry[12] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[13]  (
	.FCO(actual_trans_bytes_cry_Z[13]),
	.S(actual_trans_bytes_s[13]),
	.Y(actual_trans_bytes_cry_Y_0[13]),
	.B(state_0[0]),
	.C(un6_mssb_status_13),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[12])
);
defparam \actual_trans_bytes_cry[13] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[14]  (
	.FCO(actual_trans_bytes_cry_Z[14]),
	.S(actual_trans_bytes_s[14]),
	.Y(actual_trans_bytes_cry_Y_0[14]),
	.B(state_0[0]),
	.C(un6_mssb_status_14),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[13])
);
defparam \actual_trans_bytes_cry[14] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[15]  (
	.FCO(actual_trans_bytes_cry_Z[15]),
	.S(actual_trans_bytes_s[15]),
	.Y(actual_trans_bytes_cry_Y_0[15]),
	.B(state_0[0]),
	.C(un6_mssb_status_15),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[14])
);
defparam \actual_trans_bytes_cry[15] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[16]  (
	.FCO(actual_trans_bytes_cry_Z[16]),
	.S(actual_trans_bytes_s[16]),
	.Y(actual_trans_bytes_cry_Y_0[16]),
	.B(state_0[0]),
	.C(un6_mssb_status_16),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[15])
);
defparam \actual_trans_bytes_cry[16] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[17]  (
	.FCO(actual_trans_bytes_cry_Z[17]),
	.S(actual_trans_bytes_s[17]),
	.Y(actual_trans_bytes_cry_Y_0[17]),
	.B(state_0[0]),
	.C(un6_mssb_status_17),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[16])
);
defparam \actual_trans_bytes_cry[17] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_s[19]  (
	.FCO(actual_trans_bytes_s_FCO_0[19]),
	.S(actual_trans_bytes_s_Z[19]),
	.Y(actual_trans_bytes_s_Y_0[19]),
	.B(state_0[0]),
	.C(un6_mssb_status_19),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[18])
);
defparam \actual_trans_bytes_s[19] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[18]  (
	.FCO(actual_trans_bytes_cry_Z[18]),
	.S(actual_trans_bytes_s[18]),
	.Y(actual_trans_bytes_cry_Y_0[18]),
	.B(state_0[0]),
	.C(un6_mssb_status_18),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[17])
);
defparam \actual_trans_bytes_cry[18] .INIT=20'h48800;
// @16:172
  ARI1 mssb_recv_bytes_s_4401 (
	.FCO(mssb_recv_bytes_s_4401_FCO),
	.S(mssb_recv_bytes_s_4401_S),
	.Y(mssb_recv_bytes_s_4401_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_recv_bytes_s_4401.INIT=20'h4AA00;
// @16:172
  ARI1 \mssb_recv_bytes_cry[0]  (
	.FCO(mssb_recv_bytes_cry_Z[0]),
	.S(mssb_recv_bytes_s[0]),
	.Y(mssb_recv_bytes_cry_Y_0[0]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_s_4401_FCO)
);
defparam \mssb_recv_bytes_cry[0] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[1]  (
	.FCO(mssb_recv_bytes_cry_Z[1]),
	.S(mssb_recv_bytes_s[1]),
	.Y(mssb_recv_bytes_cry_Y_0[1]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[0])
);
defparam \mssb_recv_bytes_cry[1] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[2]  (
	.FCO(mssb_recv_bytes_cry_Z[2]),
	.S(mssb_recv_bytes_s[2]),
	.Y(mssb_recv_bytes_cry_Y_0[2]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[1])
);
defparam \mssb_recv_bytes_cry[2] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[3]  (
	.FCO(mssb_recv_bytes_cry_Z[3]),
	.S(mssb_recv_bytes_s[3]),
	.Y(mssb_recv_bytes_cry_Y_0[3]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[2])
);
defparam \mssb_recv_bytes_cry[3] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[4]  (
	.FCO(mssb_recv_bytes_cry_Z[4]),
	.S(mssb_recv_bytes_s[4]),
	.Y(mssb_recv_bytes_cry_Y_0[4]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[3])
);
defparam \mssb_recv_bytes_cry[4] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[5]  (
	.FCO(mssb_recv_bytes_cry_Z[5]),
	.S(mssb_recv_bytes_s[5]),
	.Y(mssb_recv_bytes_cry_Y_0[5]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[4])
);
defparam \mssb_recv_bytes_cry[5] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[6]  (
	.FCO(mssb_recv_bytes_cry_Z[6]),
	.S(mssb_recv_bytes_s[6]),
	.Y(mssb_recv_bytes_cry_Y_0[6]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[5])
);
defparam \mssb_recv_bytes_cry[6] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[7]  (
	.FCO(mssb_recv_bytes_cry_Z[7]),
	.S(mssb_recv_bytes_s[7]),
	.Y(mssb_recv_bytes_cry_Y_0[7]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[6])
);
defparam \mssb_recv_bytes_cry[7] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[8]  (
	.FCO(mssb_recv_bytes_cry_Z[8]),
	.S(mssb_recv_bytes_s[8]),
	.Y(mssb_recv_bytes_cry_Y_0[8]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[7])
);
defparam \mssb_recv_bytes_cry[8] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[9]  (
	.FCO(mssb_recv_bytes_cry_Z[9]),
	.S(mssb_recv_bytes_s[9]),
	.Y(mssb_recv_bytes_cry_Y_0[9]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[8])
);
defparam \mssb_recv_bytes_cry[9] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[10]  (
	.FCO(mssb_recv_bytes_cry_Z[10]),
	.S(mssb_recv_bytes_s[10]),
	.Y(mssb_recv_bytes_cry_Y_0[10]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[9])
);
defparam \mssb_recv_bytes_cry[10] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[11]  (
	.FCO(mssb_recv_bytes_cry_Z[11]),
	.S(mssb_recv_bytes_s[11]),
	.Y(mssb_recv_bytes_cry_Y_0[11]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[10])
);
defparam \mssb_recv_bytes_cry[11] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[12]  (
	.FCO(mssb_recv_bytes_cry_Z[12]),
	.S(mssb_recv_bytes_s[12]),
	.Y(mssb_recv_bytes_cry_Y_0[12]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[11])
);
defparam \mssb_recv_bytes_cry[12] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[13]  (
	.FCO(mssb_recv_bytes_cry_Z[13]),
	.S(mssb_recv_bytes_s[13]),
	.Y(mssb_recv_bytes_cry_Y_0[13]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[12])
);
defparam \mssb_recv_bytes_cry[13] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[14]  (
	.FCO(mssb_recv_bytes_cry_Z[14]),
	.S(mssb_recv_bytes_s[14]),
	.Y(mssb_recv_bytes_cry_Y_0[14]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[13])
);
defparam \mssb_recv_bytes_cry[14] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[15]  (
	.FCO(mssb_recv_bytes_cry_Z[15]),
	.S(mssb_recv_bytes_s[15]),
	.Y(mssb_recv_bytes_cry_Y_0[15]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[14])
);
defparam \mssb_recv_bytes_cry[15] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[16]  (
	.FCO(mssb_recv_bytes_cry_Z[16]),
	.S(mssb_recv_bytes_s[16]),
	.Y(mssb_recv_bytes_cry_Y_0[16]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[15])
);
defparam \mssb_recv_bytes_cry[16] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[17]  (
	.FCO(mssb_recv_bytes_cry_Z[17]),
	.S(mssb_recv_bytes_s[17]),
	.Y(mssb_recv_bytes_cry_Y_0[17]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[16])
);
defparam \mssb_recv_bytes_cry[17] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[18]  (
	.FCO(mssb_recv_bytes_cry_Z[18]),
	.S(mssb_recv_bytes_s[18]),
	.Y(mssb_recv_bytes_cry_Y_0[18]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[17])
);
defparam \mssb_recv_bytes_cry[18] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[19]  (
	.FCO(mssb_recv_bytes_cry_Z[19]),
	.S(mssb_recv_bytes_s[19]),
	.Y(mssb_recv_bytes_cry_Y_0[19]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[18])
);
defparam \mssb_recv_bytes_cry[19] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[20]  (
	.FCO(mssb_recv_bytes_cry_Z[20]),
	.S(mssb_recv_bytes_s[20]),
	.Y(mssb_recv_bytes_cry_Y_0[20]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[19])
);
defparam \mssb_recv_bytes_cry[20] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[21]  (
	.FCO(mssb_recv_bytes_cry_Z[21]),
	.S(mssb_recv_bytes_s[21]),
	.Y(mssb_recv_bytes_cry_Y_0[21]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[20])
);
defparam \mssb_recv_bytes_cry[21] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[22]  (
	.FCO(mssb_recv_bytes_cry_Z[22]),
	.S(mssb_recv_bytes_s[22]),
	.Y(mssb_recv_bytes_cry_Y_0[22]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[21])
);
defparam \mssb_recv_bytes_cry[22] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[23]  (
	.FCO(mssb_recv_bytes_cry_Z[23]),
	.S(mssb_recv_bytes_s[23]),
	.Y(mssb_recv_bytes_cry_Y_0[23]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[22])
);
defparam \mssb_recv_bytes_cry[23] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[24]  (
	.FCO(mssb_recv_bytes_cry_Z[24]),
	.S(mssb_recv_bytes_s[24]),
	.Y(mssb_recv_bytes_cry_Y_0[24]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[23])
);
defparam \mssb_recv_bytes_cry[24] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[25]  (
	.FCO(mssb_recv_bytes_cry_Z[25]),
	.S(mssb_recv_bytes_s[25]),
	.Y(mssb_recv_bytes_cry_Y_0[25]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[24])
);
defparam \mssb_recv_bytes_cry[25] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[26]  (
	.FCO(mssb_recv_bytes_cry_Z[26]),
	.S(mssb_recv_bytes_s[26]),
	.Y(mssb_recv_bytes_cry_Y_0[26]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[25])
);
defparam \mssb_recv_bytes_cry[26] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[27]  (
	.FCO(mssb_recv_bytes_cry_Z[27]),
	.S(mssb_recv_bytes_s[27]),
	.Y(mssb_recv_bytes_cry_Y_0[27]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[26])
);
defparam \mssb_recv_bytes_cry[27] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[28]  (
	.FCO(mssb_recv_bytes_cry_Z[28]),
	.S(mssb_recv_bytes_s[28]),
	.Y(mssb_recv_bytes_cry_Y_0[28]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[27])
);
defparam \mssb_recv_bytes_cry[28] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[29]  (
	.FCO(mssb_recv_bytes_cry_Z[29]),
	.S(mssb_recv_bytes_s[29]),
	.Y(mssb_recv_bytes_cry_Y_0[29]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[28])
);
defparam \mssb_recv_bytes_cry[29] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_s[31]  (
	.FCO(mssb_recv_bytes_s_FCO_0[31]),
	.S(mssb_recv_bytes_s_Z[31]),
	.Y(mssb_recv_bytes_s_Y_0[31]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[30])
);
defparam \mssb_recv_bytes_s[31] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[30]  (
	.FCO(mssb_recv_bytes_cry_Z[30]),
	.S(mssb_recv_bytes_s[30]),
	.Y(mssb_recv_bytes_cry_Y_0[30]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[29])
);
defparam \mssb_recv_bytes_cry[30] .INIT=20'h48800;
// @16:196
  ARI1 mssb_error_bytes_s_4402 (
	.FCO(mssb_error_bytes_s_4402_FCO),
	.S(mssb_error_bytes_s_4402_S),
	.Y(mssb_error_bytes_s_4402_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_error_bytes_s_4402.INIT=20'h4AA00;
// @16:196
  ARI1 \mssb_error_bytes_cry[0]  (
	.FCO(mssb_error_bytes_cry_Z[0]),
	.S(mssb_error_bytes_s[0]),
	.Y(mssb_error_bytes_cry_Y_0[0]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_s_4402_FCO)
);
defparam \mssb_error_bytes_cry[0] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[1]  (
	.FCO(mssb_error_bytes_cry_Z[1]),
	.S(mssb_error_bytes_s[1]),
	.Y(mssb_error_bytes_cry_Y_0[1]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[0])
);
defparam \mssb_error_bytes_cry[1] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[2]  (
	.FCO(mssb_error_bytes_cry_Z[2]),
	.S(mssb_error_bytes_s[2]),
	.Y(mssb_error_bytes_cry_Y_0[2]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[1])
);
defparam \mssb_error_bytes_cry[2] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[3]  (
	.FCO(mssb_error_bytes_cry_Z[3]),
	.S(mssb_error_bytes_s[3]),
	.Y(mssb_error_bytes_cry_Y_0[3]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[2])
);
defparam \mssb_error_bytes_cry[3] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[4]  (
	.FCO(mssb_error_bytes_cry_Z[4]),
	.S(mssb_error_bytes_s[4]),
	.Y(mssb_error_bytes_cry_Y_0[4]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[3])
);
defparam \mssb_error_bytes_cry[4] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[5]  (
	.FCO(mssb_error_bytes_cry_Z[5]),
	.S(mssb_error_bytes_s[5]),
	.Y(mssb_error_bytes_cry_Y_0[5]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[4])
);
defparam \mssb_error_bytes_cry[5] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[6]  (
	.FCO(mssb_error_bytes_cry_Z[6]),
	.S(mssb_error_bytes_s[6]),
	.Y(mssb_error_bytes_cry_Y_0[6]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[5])
);
defparam \mssb_error_bytes_cry[6] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[7]  (
	.FCO(mssb_error_bytes_cry_Z[7]),
	.S(mssb_error_bytes_s[7]),
	.Y(mssb_error_bytes_cry_Y_0[7]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[6])
);
defparam \mssb_error_bytes_cry[7] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[8]  (
	.FCO(mssb_error_bytes_cry_Z[8]),
	.S(mssb_error_bytes_s[8]),
	.Y(mssb_error_bytes_cry_Y_0[8]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[7])
);
defparam \mssb_error_bytes_cry[8] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[9]  (
	.FCO(mssb_error_bytes_cry_Z[9]),
	.S(mssb_error_bytes_s[9]),
	.Y(mssb_error_bytes_cry_Y_0[9]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[8])
);
defparam \mssb_error_bytes_cry[9] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[10]  (
	.FCO(mssb_error_bytes_cry_Z[10]),
	.S(mssb_error_bytes_s[10]),
	.Y(mssb_error_bytes_cry_Y_0[10]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[9])
);
defparam \mssb_error_bytes_cry[10] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[11]  (
	.FCO(mssb_error_bytes_cry_Z[11]),
	.S(mssb_error_bytes_s[11]),
	.Y(mssb_error_bytes_cry_Y_0[11]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[10])
);
defparam \mssb_error_bytes_cry[11] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[12]  (
	.FCO(mssb_error_bytes_cry_Z[12]),
	.S(mssb_error_bytes_s[12]),
	.Y(mssb_error_bytes_cry_Y_0[12]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[11])
);
defparam \mssb_error_bytes_cry[12] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[13]  (
	.FCO(mssb_error_bytes_cry_Z[13]),
	.S(mssb_error_bytes_s[13]),
	.Y(mssb_error_bytes_cry_Y_0[13]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[12])
);
defparam \mssb_error_bytes_cry[13] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[14]  (
	.FCO(mssb_error_bytes_cry_Z[14]),
	.S(mssb_error_bytes_s[14]),
	.Y(mssb_error_bytes_cry_Y_0[14]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[13])
);
defparam \mssb_error_bytes_cry[14] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[15]  (
	.FCO(mssb_error_bytes_cry_Z[15]),
	.S(mssb_error_bytes_s[15]),
	.Y(mssb_error_bytes_cry_Y_0[15]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[14])
);
defparam \mssb_error_bytes_cry[15] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[16]  (
	.FCO(mssb_error_bytes_cry_Z[16]),
	.S(mssb_error_bytes_s[16]),
	.Y(mssb_error_bytes_cry_Y_0[16]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[15])
);
defparam \mssb_error_bytes_cry[16] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[17]  (
	.FCO(mssb_error_bytes_cry_Z[17]),
	.S(mssb_error_bytes_s[17]),
	.Y(mssb_error_bytes_cry_Y_0[17]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[16])
);
defparam \mssb_error_bytes_cry[17] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[18]  (
	.FCO(mssb_error_bytes_cry_Z[18]),
	.S(mssb_error_bytes_s[18]),
	.Y(mssb_error_bytes_cry_Y_0[18]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[17])
);
defparam \mssb_error_bytes_cry[18] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[19]  (
	.FCO(mssb_error_bytes_cry_Z[19]),
	.S(mssb_error_bytes_s[19]),
	.Y(mssb_error_bytes_cry_Y_0[19]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[18])
);
defparam \mssb_error_bytes_cry[19] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[20]  (
	.FCO(mssb_error_bytes_cry_Z[20]),
	.S(mssb_error_bytes_s[20]),
	.Y(mssb_error_bytes_cry_Y_0[20]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[19])
);
defparam \mssb_error_bytes_cry[20] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[21]  (
	.FCO(mssb_error_bytes_cry_Z[21]),
	.S(mssb_error_bytes_s[21]),
	.Y(mssb_error_bytes_cry_Y_0[21]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[20])
);
defparam \mssb_error_bytes_cry[21] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[22]  (
	.FCO(mssb_error_bytes_cry_Z[22]),
	.S(mssb_error_bytes_s[22]),
	.Y(mssb_error_bytes_cry_Y_0[22]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[21])
);
defparam \mssb_error_bytes_cry[22] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[23]  (
	.FCO(mssb_error_bytes_cry_Z[23]),
	.S(mssb_error_bytes_s[23]),
	.Y(mssb_error_bytes_cry_Y_0[23]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[22])
);
defparam \mssb_error_bytes_cry[23] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[24]  (
	.FCO(mssb_error_bytes_cry_Z[24]),
	.S(mssb_error_bytes_s[24]),
	.Y(mssb_error_bytes_cry_Y_0[24]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[23])
);
defparam \mssb_error_bytes_cry[24] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[25]  (
	.FCO(mssb_error_bytes_cry_Z[25]),
	.S(mssb_error_bytes_s[25]),
	.Y(mssb_error_bytes_cry_Y_0[25]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[24])
);
defparam \mssb_error_bytes_cry[25] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[26]  (
	.FCO(mssb_error_bytes_cry_Z[26]),
	.S(mssb_error_bytes_s[26]),
	.Y(mssb_error_bytes_cry_Y_0[26]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[25])
);
defparam \mssb_error_bytes_cry[26] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[27]  (
	.FCO(mssb_error_bytes_cry_Z[27]),
	.S(mssb_error_bytes_s[27]),
	.Y(mssb_error_bytes_cry_Y_0[27]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[26])
);
defparam \mssb_error_bytes_cry[27] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[28]  (
	.FCO(mssb_error_bytes_cry_Z[28]),
	.S(mssb_error_bytes_s[28]),
	.Y(mssb_error_bytes_cry_Y_0[28]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[27])
);
defparam \mssb_error_bytes_cry[28] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[29]  (
	.FCO(mssb_error_bytes_cry_Z[29]),
	.S(mssb_error_bytes_s[29]),
	.Y(mssb_error_bytes_cry_Y_0[29]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[28])
);
defparam \mssb_error_bytes_cry[29] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_s[31]  (
	.FCO(mssb_error_bytes_s_FCO_0[31]),
	.S(mssb_error_bytes_s_Z[31]),
	.Y(mssb_error_bytes_s_Y_0[31]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[30])
);
defparam \mssb_error_bytes_s[31] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[30]  (
	.FCO(mssb_error_bytes_cry_Z[30]),
	.S(mssb_error_bytes_s[30]),
	.Y(mssb_error_bytes_cry_Y_0[30]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[29])
);
defparam \mssb_error_bytes_cry[30] .INIT=20'h48800;
// @16:240
  CFG3 \OPB_DO_5[0]  (
	.A(OPB_DO_5_1_0_Z[0]),
	.B(mssb_recv_bytes_Z[0]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[0])
);
defparam \OPB_DO_5[0] .INIT=8'hC5;
// @16:240
  CFG4 \OPB_DO_5_1_0[0]  (
	.A(mssb_status_Z[0]),
	.B(mssb_config_Z[0]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[0])
);
defparam \OPB_DO_5_1_0[0] .INIT=16'h335F;
// @16:240
  CFG3 \OPB_DO_5[1]  (
	.A(OPB_DO_5_1_0_Z[1]),
	.B(mssb_recv_bytes_Z[1]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[1])
);
defparam \OPB_DO_5[1] .INIT=8'hC5;
// @16:240
  CFG4 \OPB_DO_5_1_0[1]  (
	.A(mssb_status_Z[1]),
	.B(mssb_config_Z[1]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[1])
);
defparam \OPB_DO_5_1_0[1] .INIT=16'h335F;
  CFG2 m126 (
	.A(data_length_1_sqmuxa_i_o2),
	.B(OPB_DO[2]),
	.Y(control_4[2])
);
defparam m126.INIT=4'h8;
  CFG2 m127 (
	.A(data_length_1_sqmuxa_i_o2),
	.B(OPB_DO[1]),
	.Y(control_4[1])
);
defparam m127.INIT=4'h8;
  CFG2 m128 (
	.A(data_length_1_sqmuxa_i_o2),
	.B(OPB_DO[0]),
	.Y(control_4[0])
);
defparam m128.INIT=4'h8;
// @16:92
  CFG3 \state_ns_i_m2_i_m2[0]  (
	.A(mssb_config_Z[31]),
	.B(state_0[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(N_683)
);
defparam \state_ns_i_m2_i_m2[0] .INIT=8'hE2;
// @16:215
  CFG4 \mssb_status_3_i_a2_23[1]  (
	.A(mssb_error_bytes_Z[30]),
	.B(mssb_error_bytes_Z[29]),
	.C(mssb_error_bytes_Z[28]),
	.D(mssb_error_bytes_Z[27]),
	.Y(mssb_status_3_i_a2_23_Z[1])
);
defparam \mssb_status_3_i_a2_23[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_22[1]  (
	.A(mssb_error_bytes_Z[26]),
	.B(mssb_error_bytes_Z[25]),
	.C(mssb_error_bytes_Z[24]),
	.D(mssb_error_bytes_Z[23]),
	.Y(mssb_status_3_i_a2_22_Z[1])
);
defparam \mssb_status_3_i_a2_22[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_21[1]  (
	.A(mssb_error_bytes_Z[22]),
	.B(mssb_error_bytes_Z[21]),
	.C(mssb_error_bytes_Z[20]),
	.D(mssb_error_bytes_Z[19]),
	.Y(mssb_status_3_i_a2_21_Z[1])
);
defparam \mssb_status_3_i_a2_21[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_20[1]  (
	.A(mssb_error_bytes_Z[18]),
	.B(mssb_error_bytes_Z[17]),
	.C(mssb_error_bytes_Z[16]),
	.D(mssb_error_bytes_Z[15]),
	.Y(mssb_status_3_i_a2_20_Z[1])
);
defparam \mssb_status_3_i_a2_20[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_19[1]  (
	.A(mssb_error_bytes_Z[14]),
	.B(mssb_error_bytes_Z[13]),
	.C(mssb_error_bytes_Z[12]),
	.D(mssb_error_bytes_Z[11]),
	.Y(mssb_status_3_i_a2_19_Z[1])
);
defparam \mssb_status_3_i_a2_19[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_18[1]  (
	.A(mssb_error_bytes_Z[10]),
	.B(mssb_error_bytes_Z[9]),
	.C(mssb_error_bytes_Z[8]),
	.D(mssb_error_bytes_Z[7]),
	.Y(mssb_status_3_i_a2_18_Z[1])
);
defparam \mssb_status_3_i_a2_18[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_17[1]  (
	.A(mssb_error_bytes_Z[6]),
	.B(mssb_error_bytes_Z[5]),
	.C(mssb_error_bytes_Z[4]),
	.D(mssb_error_bytes_Z[3]),
	.Y(mssb_status_3_i_a2_17_Z[1])
);
defparam \mssb_status_3_i_a2_17[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_16[1]  (
	.A(mssb_error_bytes_Z[31]),
	.B(mssb_error_bytes_Z[2]),
	.C(mssb_error_bytes_Z[1]),
	.D(mssb_error_bytes_Z[0]),
	.Y(mssb_status_3_i_a2_16_Z[1])
);
defparam \mssb_status_3_i_a2_16[1] .INIT=16'h0001;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_3 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(DATA_STREAM_OUT[3]),
	.D(DATA_STREAM_OUT[2]),
	.Y(un1_DATA_STREAM_OUT_NE_3_Z)
);
defparam un1_DATA_STREAM_OUT_NE_3.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_2 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.B(DATA_STREAM_OUT[1]),
	.C(DATA_STREAM_OUT[0]),
	.D(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.Y(un1_DATA_STREAM_OUT_NE_2_Z)
);
defparam un1_DATA_STREAM_OUT_NE_2.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_1 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(DATA_STREAM_OUT[7]),
	.D(DATA_STREAM_OUT[6]),
	.Y(un1_DATA_STREAM_OUT_NE_1_Z)
);
defparam un1_DATA_STREAM_OUT_NE_1.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_0 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(DATA_STREAM_OUT[5]),
	.D(DATA_STREAM_OUT[4]),
	.Y(un1_DATA_STREAM_OUT_NE_0_Z)
);
defparam un1_DATA_STREAM_OUT_NE_0.INIT=16'h7BDE;
  CFG4 m105_e (
	.A(OPB_DO[13]),
	.B(OPB_DO[12]),
	.C(OPB_DO[11]),
	.D(OPB_DO[10]),
	.Y(N_134)
);
defparam m105_e.INIT=16'h0001;
  CFG4 m98 (
	.A(OPB_DO[19]),
	.B(OPB_DO[18]),
	.C(OPB_DO[17]),
	.D(OPB_DO[16]),
	.Y(N_131_mux)
);
defparam m98.INIT=16'h8000;
// @16:173
  CFG4 un1_mssb_recv_bytes8 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(DATA_STREAM_OUT_STB),
	.C(state_0[0]),
	.D(mssb_config_Z[31]),
	.Y(un1_mssb_recv_bytes8_Z)
);
defparam un1_mssb_recv_bytes8.INIT=16'hF8FF;
// @16:213
  CFG3 un1_actual_trans_bytes14_0_0 (
	.A(mssb_config_Z[31]),
	.B(state_0[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes14_0_0_Z)
);
defparam un1_actual_trans_bytes14_0_0.INIT=8'h2F;
// @16:240
  CFG4 \OPB_DO_5[31]  (
	.A(mssb_config_Z[31]),
	.B(mssb_recv_bytes_Z[31]),
	.C(OPB_DO11),
	.D(OPB_DO9),
	.Y(OPB_DO_5_Z[31])
);
defparam \OPB_DO_5[31] .INIT=16'hCAC0;
// @16:240
  CFG4 \OPB_DO_5[30]  (
	.A(mssb_config_Z[30]),
	.B(mssb_recv_bytes_Z[30]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[30])
);
defparam \OPB_DO_5[30] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[29]  (
	.A(mssb_config_Z[29]),
	.B(mssb_recv_bytes_Z[29]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[29])
);
defparam \OPB_DO_5[29] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[28]  (
	.A(mssb_config_Z[28]),
	.B(mssb_recv_bytes_Z[28]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[28])
);
defparam \OPB_DO_5[28] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[27]  (
	.A(mssb_config_Z[27]),
	.B(mssb_recv_bytes_Z[27]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[27])
);
defparam \OPB_DO_5[27] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[26]  (
	.A(mssb_config_Z[26]),
	.B(mssb_recv_bytes_Z[26]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[26])
);
defparam \OPB_DO_5[26] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[25]  (
	.A(mssb_config_Z[25]),
	.B(mssb_recv_bytes_Z[25]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[25])
);
defparam \OPB_DO_5[25] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[24]  (
	.A(mssb_config_Z[24]),
	.B(mssb_recv_bytes_Z[24]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[24])
);
defparam \OPB_DO_5[24] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[23]  (
	.A(mssb_config_Z[23]),
	.B(mssb_recv_bytes_Z[23]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[23])
);
defparam \OPB_DO_5[23] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[22]  (
	.A(mssb_config_Z[22]),
	.B(mssb_recv_bytes_Z[22]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[22])
);
defparam \OPB_DO_5[22] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[21]  (
	.A(mssb_config_Z[21]),
	.B(mssb_recv_bytes_Z[21]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[21])
);
defparam \OPB_DO_5[21] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[20]  (
	.A(mssb_config_Z[20]),
	.B(mssb_recv_bytes_Z[20]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[20])
);
defparam \OPB_DO_5[20] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[19]  (
	.A(mssb_config_Z[19]),
	.B(mssb_recv_bytes_Z[19]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[19])
);
defparam \OPB_DO_5[19] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[18]  (
	.A(mssb_config_Z[18]),
	.B(mssb_recv_bytes_Z[18]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[18])
);
defparam \OPB_DO_5[18] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[17]  (
	.A(mssb_config_Z[17]),
	.B(mssb_recv_bytes_Z[17]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[17])
);
defparam \OPB_DO_5[17] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[16]  (
	.A(mssb_config_Z[16]),
	.B(mssb_recv_bytes_Z[16]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[16])
);
defparam \OPB_DO_5[16] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[15]  (
	.A(mssb_config_Z[15]),
	.B(mssb_recv_bytes_Z[15]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[15])
);
defparam \OPB_DO_5[15] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[14]  (
	.A(mssb_config_Z[14]),
	.B(mssb_recv_bytes_Z[14]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[14])
);
defparam \OPB_DO_5[14] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[13]  (
	.A(mssb_config_Z[13]),
	.B(mssb_recv_bytes_Z[13]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[13])
);
defparam \OPB_DO_5[13] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[12]  (
	.A(mssb_config_Z[12]),
	.B(mssb_recv_bytes_Z[12]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[12])
);
defparam \OPB_DO_5[12] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[11]  (
	.A(mssb_config_Z[11]),
	.B(mssb_recv_bytes_Z[11]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[11])
);
defparam \OPB_DO_5[11] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[10]  (
	.A(mssb_config_Z[10]),
	.B(mssb_recv_bytes_Z[10]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[10])
);
defparam \OPB_DO_5[10] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[9]  (
	.A(mssb_config_Z[9]),
	.B(mssb_recv_bytes_Z[9]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[9])
);
defparam \OPB_DO_5[9] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[8]  (
	.A(mssb_config_Z[8]),
	.B(mssb_recv_bytes_Z[8]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[8])
);
defparam \OPB_DO_5[8] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[7]  (
	.A(mssb_config_Z[7]),
	.B(mssb_recv_bytes_Z[7]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[7])
);
defparam \OPB_DO_5[7] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[6]  (
	.A(mssb_config_Z[6]),
	.B(mssb_recv_bytes_Z[6]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[6])
);
defparam \OPB_DO_5[6] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[5]  (
	.A(mssb_config_Z[5]),
	.B(mssb_recv_bytes_Z[5]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[5])
);
defparam \OPB_DO_5[5] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[4]  (
	.A(mssb_config_Z[4]),
	.B(mssb_recv_bytes_Z[4]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[4])
);
defparam \OPB_DO_5[4] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[3]  (
	.A(mssb_config_Z[3]),
	.B(mssb_recv_bytes_Z[3]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[3])
);
defparam \OPB_DO_5[3] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[2]  (
	.A(mssb_config_Z[2]),
	.B(mssb_recv_bytes_Z[2]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[2])
);
defparam \OPB_DO_5[2] .INIT=16'hCCA0;
  CFG2 m111 (
	.A(N_131_mux),
	.B(OPB_DO[15]),
	.Y(mssb_config_7[15])
);
defparam m111.INIT=4'h4;
// @16:242
  CFG3 OPB_DO10_0_a2_0_0_a2_0_a2 (
	.A(OPB_ADDR[0]),
	.B(N_642),
	.C(OPB_ADDR[1]),
	.Y(N_755)
);
defparam OPB_DO10_0_a2_0_0_a2_0_a2.INIT=8'h02;
// @16:215
  CFG4 \mssb_status_3_i_a2_29[1]  (
	.A(mssb_status_3_i_a2_23_Z[1]),
	.B(mssb_status_3_i_a2_22_Z[1]),
	.C(mssb_status_3_i_a2_21_Z[1]),
	.D(mssb_status_3_i_a2_20_Z[1]),
	.Y(mssb_status_3_i_a2_29_Z[1])
);
defparam \mssb_status_3_i_a2_29[1] .INIT=16'h8000;
// @16:215
  CFG4 \mssb_status_3_i_a2_28[1]  (
	.A(mssb_status_3_i_a2_19_Z[1]),
	.B(mssb_status_3_i_a2_18_Z[1]),
	.C(mssb_status_3_i_a2_17_Z[1]),
	.D(mssb_status_3_i_a2_16_Z[1]),
	.Y(mssb_status_3_i_a2_28_Z[1])
);
defparam \mssb_status_3_i_a2_28[1] .INIT=16'h8000;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE (
	.A(un1_DATA_STREAM_OUT_NE_3_Z),
	.B(un1_DATA_STREAM_OUT_NE_2_Z),
	.C(un1_DATA_STREAM_OUT_NE_1_Z),
	.D(un1_DATA_STREAM_OUT_NE_0_Z),
	.Y(mssb_error_bytes7)
);
defparam un1_DATA_STREAM_OUT_NE.INIT=16'hFFFE;
  CFG3 m101 (
	.A(OPB_DO[15]),
	.B(N_131_mux),
	.C(OPB_DO[14]),
	.Y(N_102_0)
);
defparam m101.INIT=8'h37;
// @16:222
  CFG3 N_101_0_i (
	.A(OPB_DO[15]),
	.B(N_131_mux),
	.C(OPB_DO[14]),
	.Y(N_101_0_i_1z)
);
defparam N_101_0_i.INIT=8'hF8;
  CFG2 m115 (
	.A(N_102_0),
	.B(OPB_DO[10]),
	.Y(mssb_config_7[10])
);
defparam m115.INIT=4'h8;
  CFG2 m114 (
	.A(N_102_0),
	.B(OPB_DO[11]),
	.Y(mssb_config_7[11])
);
defparam m114.INIT=4'h8;
  CFG2 m113 (
	.A(N_102_0),
	.B(OPB_DO[12]),
	.Y(mssb_config_7[12])
);
defparam m113.INIT=4'h8;
  CFG2 m112 (
	.A(N_102_0),
	.B(OPB_DO[13]),
	.Y(mssb_config_7[13])
);
defparam m112.INIT=4'h8;
// @25:786
  CFG4 un1_DATA_STREAM_OUT_NE_RNI11AKJ (
	.A(DATA_STREAM_OUT_STB),
	.B(DATA_STREAM_OUT_ACK_Z),
	.C(mssb_error_bytes7),
	.D(un1_mssb_recv_bytes8_Z),
	.Y(mssb_error_bytese)
);
defparam un1_DATA_STREAM_OUT_NE_RNI11AKJ.INIT=16'h80FF;
  CFG4 m105 (
	.A(OPB_DO[15]),
	.B(OPB_DO[14]),
	.C(N_131_mux),
	.D(N_134),
	.Y(N_134_mux)
);
defparam m105.INIT=16'h5F1F;
// @16:211
  CFG4 \mssb_status_4[1]  (
	.A(mssb_status_3_i_a2_29_Z[1]),
	.B(mssb_status_3_i_a2_28_Z[1]),
	.C(un6_mssb_status_cry_31_Z),
	.D(un1_actual_trans_bytes_i),
	.Y(mssb_status_4_Z[1])
);
defparam \mssb_status_4[1] .INIT=16'h00F7;
  CFG3 m107 (
	.A(N_134_mux),
	.B(OPB_DO[9]),
	.C(N_102_0),
	.Y(N_1902)
);
defparam m107.INIT=8'hE2;
// @16:226
  CFG3 mssb_config20_0_a2_0_a2_1_a2 (
	.A(N_1016),
	.B(N_970),
	.C(N_978),
	.Y(mssb_config_0)
);
defparam mssb_config20_0_a2_0_a2_1_a2.INIT=8'h80;
// @16:222
  CFG2 N_1901_i (
	.A(N_134_mux),
	.B(OPB_DO[9]),
	.Y(N_1901_i_1z)
);
defparam N_1901_i.INIT=4'hD;
  CFG2 m117 (
	.A(N_1902),
	.B(OPB_DO[7]),
	.Y(mssb_config_7[7])
);
defparam m117.INIT=4'h8;
  CFG2 m116 (
	.A(N_1902),
	.B(OPB_DO[8]),
	.Y(mssb_config_7[8])
);
defparam m116.INIT=4'h8;
  CFG4 m109 (
	.A(OPB_DO[7]),
	.B(OPB_DO[8]),
	.C(N_1902),
	.D(N_134_mux),
	.Y(N_135_mux)
);
defparam m109.INIT=16'hF1E0;
// @16:223
  CFG2 \mssb_config_9_0_a2_0_a2[31]  (
	.A(mssb_config_0),
	.B(OPB_DO[31]),
	.Y(mssb_config_9[31])
);
defparam \mssb_config_9_0_a2_0_a2[31] .INIT=4'h8;
// @16:226
  CFG4 un1_mssb_config20_0_0 (
	.A(mssb_config_Z[31]),
	.B(N_978),
	.C(N_1016),
	.D(N_970),
	.Y(un1_mssb_config20_0_0_Z)
);
defparam un1_mssb_config20_0_0.INIT=16'hEAAA;
// @16:242
  CFG4 OPB_DO11_0_a2_0_a2_0_a2 (
	.A(N_978),
	.B(N_4663),
	.C(N_723),
	.D(N_970),
	.Y(OPB_DO11)
);
defparam OPB_DO11_0_a2_0_a2_0_a2.INIT=16'h8000;
// @16:242
  CFG4 OPB_DO10_0_a2_1_a2_1_a2 (
	.A(N_978),
	.B(N_755),
	.C(N_4663),
	.D(N_970),
	.Y(OPB_DO10)
);
defparam OPB_DO10_0_a2_1_a2_1_a2.INIT=16'h8000;
// @16:242
  CFG4 OPB_DO9_0_a2_0_a2_0_a2 (
	.A(N_4663),
	.B(N_970),
	.C(N_978),
	.D(N_979),
	.Y(OPB_DO9)
);
defparam OPB_DO9_0_a2_0_a2_0_a2.INIT=16'h8000;
// @16:222
  CFG2 N_1903_i (
	.A(N_135_mux),
	.B(OPB_DO[6]),
	.Y(N_1903_i_1z)
);
defparam N_1903_i.INIT=4'hD;
  CFG4 m124 (
	.A(OPB_DO[6]),
	.B(OPB_DO[0]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[0])
);
defparam m124.INIT=16'hC840;
  CFG4 m123 (
	.A(OPB_DO[6]),
	.B(OPB_DO[1]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[1])
);
defparam m123.INIT=16'hC840;
  CFG4 m122 (
	.A(OPB_DO[6]),
	.B(OPB_DO[2]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[2])
);
defparam m122.INIT=16'hC840;
  CFG4 m121 (
	.A(OPB_DO[6]),
	.B(OPB_DO[3]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[3])
);
defparam m121.INIT=16'hC840;
  CFG4 m120 (
	.A(OPB_DO[6]),
	.B(OPB_DO[4]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[4])
);
defparam m120.INIT=16'hC840;
  CFG4 m119 (
	.A(OPB_DO[6]),
	.B(OPB_DO[5]),
	.C(N_135_mux),
	.D(N_1902),
	.Y(mssb_config_7[5])
);
defparam m119.INIT=16'hC840;
// @16:262
  work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 cmn_uart_inst (
	.mssb_config_0(mssb_config_Z[31]),
	.DATA_STREAM_IN(DATA_STREAM_IN_Z[7:0]),
	.state_0_0(state_0[0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.actual_trans_bytese(actual_trans_bytese),
	.DATA_STREAM_OUT_EXPECTEDe(DATA_STREAM_OUT_EXPECTEDe),
	.mssb_recv_bytese(mssb_recv_bytese),
	.un1_mssb_recv_bytes8(un1_mssb_recv_bytes8_Z),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_Z),
	.MSSB_RX_c(MSSB_RX_c),
	.RESET_N_c(RESET_N_c),
	.DATA_STREAM_INe(DATA_STREAM_INe),
	.DATA_STREAM_IN_STB(DATA_STREAM_IN_STB_Z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.ST_MSSB_TX_c(ST_MSSB_TX_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSSB_IF */

module work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 (
  mssb_config_0,
  DATA_STREAM_IN,
  state_1_0,
  DATA_STREAM_OUT,
  DATA_STREAM_OUT_ACK,
  RESET_N_c,
  uart_rx_data_in_ack_RNIO5FU7_1z,
  DATA_STREAM_INe,
  SRV_MSSB_RX_c,
  DATA_STREAM_IN_STB,
  DATA_STREAM_OUT_STB,
  ST_SRV_MSSB_TX_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input mssb_config_0 ;
input [7:0] DATA_STREAM_IN ;
input state_1_0 ;
output [7:0] DATA_STREAM_OUT ;
input DATA_STREAM_OUT_ACK ;
input RESET_N_c ;
output uart_rx_data_in_ack_RNIO5FU7_1z ;
output DATA_STREAM_INe ;
input SRV_MSSB_RX_c ;
input DATA_STREAM_IN_STB ;
output DATA_STREAM_OUT_STB ;
output ST_SRV_MSSB_TX_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire mssb_config_0 ;
wire state_1_0 ;
wire DATA_STREAM_OUT_ACK ;
wire RESET_N_c ;
wire uart_rx_data_in_ack_RNIO5FU7_1z ;
wire DATA_STREAM_INe ;
wire SRV_MSSB_RX_c ;
wire DATA_STREAM_IN_STB ;
wire DATA_STREAM_OUT_STB ;
wire ST_SRV_MSSB_TX_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:0] uart_tx_state_ns_Z;
wire [1:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [1:0] uart_rx_filter_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [1:1] SUM_i_0_o2_1;
wire [3:3] uart_tx_state_ns_i_a2_2_Z;
wire CO0_2 ;
wire CO0_2_i ;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire N_120_i ;
wire un6_baud_tick ;
wire N_117_i ;
wire ANB2 ;
wire N_19_i_i ;
wire ANB1_0 ;
wire uart_tx_data_6 ;
wire un1_baud_tick_0_a2_0 ;
wire uart_rx_bit_Z ;
wire N_47_i ;
wire N_43 ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_1 ;
wire N_591_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_14_i ;
wire N_778_i_i ;
wire N_782_i_i ;
wire N_670_i ;
wire N_668_i ;
wire N_130_i_i ;
wire N_129_i_i ;
wire N_127_i_i ;
wire N_669_i_i ;
wire N_667_i_i ;
wire N_665_i_i ;
wire N_800_i ;
wire N_114_i ;
wire N_55_i ;
wire N_784 ;
wire N_4609 ;
wire un1_uart_rx_state_1_i_0_0_a2_0 ;
wire un4_uart_rx_sample_tick_i_0_0_2 ;
wire un4_uart_rx_sample_tick_i_0_0_1 ;
wire N_12_i ;
wire N_4610 ;
wire N_930 ;
wire N_128 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_120_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_117_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(ANB2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_19_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(ANB1_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(CO0_2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(ST_SRV_MSSB_TX_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_6),
	.EN(un1_baud_tick_0_a2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_47_i),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(N_43),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_591_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_14_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_778_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_782_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_670_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_668_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_130_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_129_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_127_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_669_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_667_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_665_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_800_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:231
  CFG4 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(DATA_STREAM_IN_STB),
	.D(uart_tx_state_Z[1]),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_1)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=16'hECA0;
// @36:304
  CFG3 \oversample_baud_counter_3[1]  (
	.A(ANB2),
	.B(ANB1_0),
	.C(CO0_2),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=8'hC2;
// @36:334
  CFG4 \uart_rx_filter_RNO_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(SUM_i_0_o2_1[1]),
	.C(N_114_i),
	.D(N_55_i),
	.Y(N_784)
);
defparam \uart_rx_filter_RNO_0[1] .INIT=16'hBF9D;
// @36:334
  CFG3 \uart_rx_filter_RNO_1[1]  (
	.A(oversample_baud_tick_Z),
	.B(SRV_MSSB_RX_c),
	.C(uart_rx_filter_Z[0]),
	.Y(SUM_i_0_o2_1[1])
);
defparam \uart_rx_filter_RNO_1[1] .INIT=8'h72;
// @36:330
  CFG2 \uart_rx_filter_RNO[1]  (
	.A(N_784),
	.B(uart_rx_filter_Z[1]),
	.Y(N_14_i)
);
defparam \uart_rx_filter_RNO[1] .INIT=4'h9;
// @25:802
  CFG2 uart_rx_data_in_ack_RNIH7A46 (
	.A(state_1_0),
	.B(DATA_STREAM_IN_ACK),
	.Y(DATA_STREAM_INe)
);
defparam uart_rx_data_in_ack_RNIH7A46.INIT=4'hD;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN_STB),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h8;
// @36:202
  CFG2 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM_0_x2_0_x2[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(N_800_i)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM_0_x2_0_x2[0] .INIT=4'h6;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(DATA_STREAM_IN[0]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(DATA_STREAM_IN[1]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(DATA_STREAM_IN[2]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(DATA_STREAM_IN[3]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(DATA_STREAM_IN[4]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(DATA_STREAM_IN[5]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(DATA_STREAM_IN[6]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hB8;
// @36:334
  CFG3 \uart_rx_filter_RNO_0[0]  (
	.A(N_55_i),
	.B(SRV_MSSB_RX_c),
	.C(N_114_i),
	.Y(N_4609)
);
defparam \uart_rx_filter_RNO_0[0] .INIT=8'h8B;
// @36:222
  CFG4 \uart_tx_state_ns_i_a2_2[3]  (
	.A(uart_tx_state_Z[2]),
	.B(uart_tx_count_Z[2]),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(uart_tx_state_ns_i_a2_2_Z[3])
);
defparam \uart_tx_state_ns_i_a2_2[3] .INIT=16'h4000;
// @36:361
  CFG3 un1_uart_rx_state_1_i_0_0_a2_0_0 (
	.A(uart_rx_bit_Z),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_state_Z[0]),
	.Y(un1_uart_rx_state_1_i_0_0_a2_0)
);
defparam un1_uart_rx_state_1_i_0_0_a2_0_0.INIT=8'h90;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_2  (
	.A(uart_rx_sync_clock_Z[1]),
	.B(uart_rx_sync_clock_Z[2]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick_i_0_0_2)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_2 .INIT=16'h7DBE;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_1  (
	.A(uart_rx_sync_clock_Z[3]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[0]),
	.Y(un4_uart_rx_sample_tick_i_0_0_1)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_1 .INIT=16'h7BDE;
// @36:424
  CFG3 uart_rx_data_block_0_sqmuxa_0_o3_i_o2_i_o2 (
	.A(uart_rx_state_Z[1]),
	.B(N_12_i),
	.C(uart_rx_state_Z[0]),
	.Y(N_591_i)
);
defparam uart_rx_data_block_0_sqmuxa_0_o3_i_o2_i_o2.INIT=8'h08;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0_0_a2_1  (
	.A(uart_rx_state_Z[1]),
	.B(oversample_baud_tick_Z),
	.C(uart_rx_state_Z[0]),
	.D(uart_rx_bit_Z),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam \uart_rx_state_ns_1_0_.m7_0_0_a2_1 .INIT=16'h0004;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h01;
// @36:231
  CFG3 \UART_SEND_DATA.uart_tx_data_6_iv  (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(uart_tx_data_6)
);
defparam \UART_SEND_DATA.uart_tx_data_6_iv .INIT=8'hEC;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM_i_x2_0_o2[2]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(N_4610)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM_i_x2_0_o2[2] .INIT=8'hFB;
// @25:802
  CFG3 uart_rx_data_in_ack_RNIO5FU7 (
	.A(DATA_STREAM_IN_ACK),
	.B(mssb_config_0),
	.C(state_1_0),
	.Y(uart_rx_data_in_ack_RNIO5FU7_1z)
);
defparam uart_rx_data_in_ack_RNIO5FU7.INIT=8'hAC;
// @36:342
  CFG2 \uart_rx_filter_RNIFSTSB[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(N_114_i)
);
defparam \uart_rx_filter_RNIFSTSB[1] .INIT=4'hE;
// @36:342
  CFG2 \uart_rx_filter_RNIFSTSB_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(N_55_i)
);
defparam \uart_rx_filter_RNIFSTSB_0[1] .INIT=4'h8;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10_0_0_0  (
	.A(uart_rx_state_Z[1]),
	.B(N_12_i),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10_0_0_0 .INIT=8'h26;
// @36:437
  CFG2 \uart_rx_count_RNO[0]  (
	.A(N_591_i),
	.B(uart_rx_count_Z[0]),
	.Y(N_668_i)
);
defparam \uart_rx_count_RNO[0] .INIT=4'h6;
// @36:300
  CFG3 \oversample_baud_counter_RNO[2]  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(N_19_i_i)
);
defparam \oversample_baud_counter_RNO[2] .INIT=8'hE1;
// @36:330
  CFG3 uart_rx_bit_RNO (
	.A(uart_rx_bit_Z),
	.B(N_114_i),
	.C(N_55_i),
	.Y(N_47_i)
);
defparam uart_rx_bit_RNO.INIT=8'hC8;
// @36:199
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.N_665_i_i  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(N_665_i_i)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.N_665_i_i .INIT=8'hB4;
// @36:214
  CFG4 \TX_TICK.TX_TICK.un6_baud_tick_0_a2  (
	.A(baud_counter_Z[3]),
	.B(RESET_N_c),
	.C(N_4610),
	.D(baud_counter_Z[2]),
	.Y(un6_baud_tick)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick_0_a2 .INIT=16'h0004;
// @36:361
  CFG4 un1_uart_rx_state_1_i_0_0 (
	.A(uart_rx_state_Z[1]),
	.B(DATA_STREAM_OUT_ACK),
	.C(N_12_i),
	.D(un1_uart_rx_state_1_i_0_0_a2_0),
	.Y(N_43)
);
defparam un1_uart_rx_state_1_i_0_0.INIT=16'hF444;
// @36:437
  CFG3 \uart_rx_count_RNO[1]  (
	.A(uart_rx_count_Z[1]),
	.B(uart_rx_count_Z[0]),
	.C(N_591_i),
	.Y(N_670_i)
);
defparam \uart_rx_count_RNO[1] .INIT=8'h6A;
// @36:199
  CFG2 \TX_CLOCK_DIVIDER.baud_counter_4_1.N_667_i_i  (
	.A(N_4610),
	.B(baud_counter_Z[2]),
	.Y(N_667_i_i)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.N_667_i_i .INIT=4'h9;
// @36:330
  CFG3 \uart_rx_filter_RNO[0]  (
	.A(uart_rx_filter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(N_4609),
	.Y(N_778_i_i)
);
defparam \uart_rx_filter_RNO[0] .INIT=8'hA6;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0_0_a2  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(N_591_i),
	.Y(N_930)
);
defparam \uart_rx_state_ns_1_0_.m7_0_0_a2 .INIT=16'h8000;
// @36:199
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.N_669_i_i  (
	.A(baud_counter_Z[3]),
	.B(baud_counter_Z[2]),
	.C(N_4610),
	.Y(N_669_i_i)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.N_669_i_i .INIT=8'hA9;
// @36:353
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_1_RNI4O1NB  (
	.A(un4_uart_rx_sample_tick_i_0_0_2),
	.B(un4_uart_rx_sample_tick_i_0_0_1),
	.C(RESET_N_c),
	.D(oversample_baud_tick_Z),
	.Y(N_12_i)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_i_0_0_1_RNI4O1NB .INIT=16'h1000;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0_0  (
	.A(uart_rx_sync_clock_0_sqmuxa),
	.B(uart_rx_state_Z[0]),
	.C(N_930),
	.D(N_12_i),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7_0_0 .INIT=16'hFAFE;
// @36:222
  CFG4 \uart_tx_state_ns[0]  (
	.A(uart_tx_state_Z[0]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(uart_tx_state_ns_Z[0])
);
defparam \uart_tx_state_ns[0] .INIT=16'hBA30;
// @36:231
  CFG3 un1_baud_tick_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(un1_baud_tick_0_a2_0)
);
defparam un1_baud_tick_0_a2.INIT=8'h04;
// @36:353
  CFG4 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(N_591_i),
	.Y(N_782_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=16'h6AAA;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_128)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
// @36:222
  CFG4 \uart_tx_state_RNO[3]  (
	.A(uart_tx_state_Z[3]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(N_117_i)
);
defparam \uart_tx_state_RNO[3] .INIT=16'hC0CA;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_127_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:222
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_ns_i_a2_2_Z[3]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[2]),
	.D(uart_tx_state_Z[1]),
	.Y(N_120_i)
);
defparam \uart_tx_state_RNO[1] .INIT=16'h4740;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_129_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_128),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_128),
	.B(uart_tx_count_Z[2]),
	.Y(N_130_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 */

module MSSB_IF_1 (
  OPB_DO,
  MSSB_SRV_IN,
  mssb_config_7,
  ST_SRV_MSSB_TX_c,
  SRV_MSSB_RX_c,
  RESET_N_c,
  N_723,
  N_755,
  N_4663,
  N_979,
  N_1016,
  N_978,
  N_1004,
  N_101_0_i,
  N_1903_i,
  N_1901_i,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [31:16] OPB_DO ;
output [31:0] MSSB_SRV_IN ;
input [15:0] mssb_config_7 ;
output ST_SRV_MSSB_TX_c ;
input SRV_MSSB_RX_c ;
input RESET_N_c ;
input N_723 ;
input N_755 ;
input N_4663 ;
input N_979 ;
input N_1016 ;
input N_978 ;
input N_1004 ;
input N_101_0_i ;
input N_1903_i ;
input N_1901_i ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire ST_SRV_MSSB_TX_c ;
wire SRV_MSSB_RX_c ;
wire RESET_N_c ;
wire N_723 ;
wire N_755 ;
wire N_4663 ;
wire N_979 ;
wire N_1016 ;
wire N_978 ;
wire N_1004 ;
wire N_101_0_i ;
wire N_1903_i ;
wire N_1901_i ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] DATA_STREAM_IN_Z;
wire [7:7] DATA_STREAM_IN_s_Z;
wire [6:0] DATA_STREAM_IN_s;
wire [7:0] DATA_STREAM_OUT_EXPECTED_Z;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_s;
wire [19:19] actual_trans_bytes_s_Z;
wire [18:0] actual_trans_bytes_s;
wire [31:0] mssb_recv_bytes_Z;
wire [31:31] mssb_recv_bytes_s_Z;
wire [30:0] mssb_recv_bytes_s;
wire [31:0] mssb_error_bytes_Z;
wire [31:31] mssb_error_bytes_s_Z;
wire [30:0] mssb_error_bytes_s;
wire [0:0] state_1;
wire [31:0] mssb_config_Z;
wire [1:0] mssb_status_Z;
wire [1:1] mssb_status_4_Z;
wire [31:0] OPB_DO_5_Z;
wire [6:0] DATA_STREAM_IN_cry_Z;
wire [6:0] DATA_STREAM_IN_cry_Y;
wire [7:7] DATA_STREAM_IN_s_FCO;
wire [7:7] DATA_STREAM_IN_s_Y;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Y;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_FCO;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Y;
wire [18:0] actual_trans_bytes_cry_Z;
wire [18:0] actual_trans_bytes_cry_Y;
wire [19:19] actual_trans_bytes_s_FCO;
wire [19:19] actual_trans_bytes_s_Y;
wire [30:0] mssb_recv_bytes_cry_Z;
wire [30:0] mssb_recv_bytes_cry_Y;
wire [31:31] mssb_recv_bytes_s_FCO;
wire [31:31] mssb_recv_bytes_s_Y;
wire [30:0] mssb_error_bytes_cry_Z;
wire [30:0] mssb_error_bytes_cry_Y;
wire [31:31] mssb_error_bytes_s_FCO;
wire [31:31] mssb_error_bytes_s_Y;
wire [1:0] OPB_DO_5_1_0_Z;
wire [1:1] mssb_status_3_i_a2_23_Z;
wire [1:1] mssb_status_3_i_a2_22_Z;
wire [1:1] mssb_status_3_i_a2_21_Z;
wire [1:1] mssb_status_3_i_a2_20_Z;
wire [1:1] mssb_status_3_i_a2_19_Z;
wire [1:1] mssb_status_3_i_a2_18_Z;
wire [1:1] mssb_status_3_i_a2_17_Z;
wire [1:1] mssb_status_3_i_a2_16_Z;
wire [7:0] DATA_STREAM_OUT;
wire [1:1] mssb_status_3_i_a2_29_Z;
wire [1:1] mssb_status_3_i_a2_28_Z;
wire un1_actual_trans_bytes_i ;
wire un1_actual_trans_bytes_i_0 ;
wire VCC ;
wire DATA_STREAM_INe ;
wire GND ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire un6_mssb_status_19 ;
wire uart_rx_data_in_ack_RNIO5FU7 ;
wire un6_mssb_status_18 ;
wire un6_mssb_status_17 ;
wire un6_mssb_status_16 ;
wire un6_mssb_status_15 ;
wire un6_mssb_status_14 ;
wire un6_mssb_status_13 ;
wire un6_mssb_status_12 ;
wire un6_mssb_status_11 ;
wire un6_mssb_status_10 ;
wire un6_mssb_status_9 ;
wire un6_mssb_status_8 ;
wire un6_mssb_status_7 ;
wire un6_mssb_status_6 ;
wire un6_mssb_status_5 ;
wire un6_mssb_status_4 ;
wire un6_mssb_status_3 ;
wire un6_mssb_status_2 ;
wire un6_mssb_status_1 ;
wire un6_mssb_status_0 ;
wire mssb_recv_bytese ;
wire mssb_error_bytese ;
wire DATA_STREAM_OUT_ACK_Z ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_IN_STB_Z ;
wire N_681 ;
wire mssb_config20_i_o2_i_a2_3_a2_Z ;
wire N_939 ;
wire un1_mssb_config20_i_a2_i_Z ;
wire un1_actual_trans_bytes14_0_0_0_Z ;
wire un6_mssb_status_cry_0_Z ;
wire un6_mssb_status_cry_0_S ;
wire un6_mssb_status_cry_0_Y ;
wire un6_mssb_status_cry_1_Z ;
wire un6_mssb_status_cry_1_S ;
wire un6_mssb_status_cry_1_Y ;
wire un6_mssb_status_cry_2_Z ;
wire un6_mssb_status_cry_2_S ;
wire un6_mssb_status_cry_2_Y ;
wire un6_mssb_status_cry_3_Z ;
wire un6_mssb_status_cry_3_S ;
wire un6_mssb_status_cry_3_Y ;
wire un6_mssb_status_cry_4_Z ;
wire un6_mssb_status_cry_4_S ;
wire un6_mssb_status_cry_4_Y ;
wire un6_mssb_status_cry_5_Z ;
wire un6_mssb_status_cry_5_S ;
wire un6_mssb_status_cry_5_Y ;
wire un6_mssb_status_cry_6_Z ;
wire un6_mssb_status_cry_6_S ;
wire un6_mssb_status_cry_6_Y ;
wire un6_mssb_status_cry_7_Z ;
wire un6_mssb_status_cry_7_S ;
wire un6_mssb_status_cry_7_Y ;
wire un6_mssb_status_cry_8_Z ;
wire un6_mssb_status_cry_8_S ;
wire un6_mssb_status_cry_8_Y ;
wire un6_mssb_status_cry_9_Z ;
wire un6_mssb_status_cry_9_S ;
wire un6_mssb_status_cry_9_Y ;
wire un6_mssb_status_cry_10_Z ;
wire un6_mssb_status_cry_10_S ;
wire un6_mssb_status_cry_10_Y ;
wire un6_mssb_status_cry_11_Z ;
wire un6_mssb_status_cry_11_S ;
wire un6_mssb_status_cry_11_Y ;
wire un6_mssb_status_cry_12_Z ;
wire un6_mssb_status_cry_12_S ;
wire un6_mssb_status_cry_12_Y ;
wire un6_mssb_status_cry_13_Z ;
wire un6_mssb_status_cry_13_S ;
wire un6_mssb_status_cry_13_Y ;
wire un6_mssb_status_cry_14_Z ;
wire un6_mssb_status_cry_14_S ;
wire un6_mssb_status_cry_14_Y ;
wire un6_mssb_status_cry_15_Z ;
wire un6_mssb_status_cry_15_S ;
wire un6_mssb_status_cry_15_Y ;
wire un6_mssb_status_cry_16_Z ;
wire un6_mssb_status_cry_16_S ;
wire un6_mssb_status_cry_16_Y ;
wire un6_mssb_status_cry_17_Z ;
wire un6_mssb_status_cry_17_S ;
wire un6_mssb_status_cry_17_Y ;
wire un6_mssb_status_cry_18_Z ;
wire un6_mssb_status_cry_18_S ;
wire un6_mssb_status_cry_18_Y ;
wire un6_mssb_status_cry_19_Z ;
wire un6_mssb_status_cry_19_S ;
wire un6_mssb_status_cry_19_Y ;
wire un6_mssb_status_cry_20_Z ;
wire un6_mssb_status_cry_20_S ;
wire un6_mssb_status_cry_20_Y ;
wire un6_mssb_status_cry_21_Z ;
wire un6_mssb_status_cry_21_S ;
wire un6_mssb_status_cry_21_Y ;
wire un6_mssb_status_cry_22_Z ;
wire un6_mssb_status_cry_22_S ;
wire un6_mssb_status_cry_22_Y ;
wire un6_mssb_status_cry_23_Z ;
wire un6_mssb_status_cry_23_S ;
wire un6_mssb_status_cry_23_Y ;
wire un6_mssb_status_cry_24_Z ;
wire un6_mssb_status_cry_24_S ;
wire un6_mssb_status_cry_24_Y ;
wire un6_mssb_status_cry_25_Z ;
wire un6_mssb_status_cry_25_S ;
wire un6_mssb_status_cry_25_Y ;
wire un6_mssb_status_cry_26_Z ;
wire un6_mssb_status_cry_26_S ;
wire un6_mssb_status_cry_26_Y ;
wire un6_mssb_status_cry_27_Z ;
wire un6_mssb_status_cry_27_S ;
wire un6_mssb_status_cry_27_Y ;
wire un6_mssb_status_cry_28_Z ;
wire un6_mssb_status_cry_28_S ;
wire un6_mssb_status_cry_28_Y ;
wire un6_mssb_status_cry_29_Z ;
wire un6_mssb_status_cry_29_S ;
wire un6_mssb_status_cry_29_Y ;
wire un6_mssb_status_cry_30_Z ;
wire un6_mssb_status_cry_30_S ;
wire un6_mssb_status_cry_30_Y ;
wire un6_mssb_status_cry_31_Z ;
wire un6_mssb_status_cry_31_S ;
wire un6_mssb_status_cry_31_Y ;
wire un1_actual_trans_bytes_cry_0_Z ;
wire un1_actual_trans_bytes_cry_0_S ;
wire un1_actual_trans_bytes_cry_0_Y ;
wire un1_actual_trans_bytes_cry_1_Z ;
wire un1_actual_trans_bytes_cry_1_S ;
wire un1_actual_trans_bytes_cry_1_Y ;
wire un1_actual_trans_bytes_cry_2_Z ;
wire un1_actual_trans_bytes_cry_2_S ;
wire un1_actual_trans_bytes_cry_2_Y ;
wire un1_actual_trans_bytes_cry_3_Z ;
wire un1_actual_trans_bytes_cry_3_S ;
wire un1_actual_trans_bytes_cry_3_Y ;
wire un1_actual_trans_bytes_cry_4_Z ;
wire un1_actual_trans_bytes_cry_4_S ;
wire un1_actual_trans_bytes_cry_4_Y ;
wire un1_actual_trans_bytes_cry_5_Z ;
wire un1_actual_trans_bytes_cry_5_S ;
wire un1_actual_trans_bytes_cry_5_Y ;
wire un1_actual_trans_bytes_cry_6_Z ;
wire un1_actual_trans_bytes_cry_6_S ;
wire un1_actual_trans_bytes_cry_6_Y ;
wire un1_actual_trans_bytes_cry_7_Z ;
wire un1_actual_trans_bytes_cry_7_S ;
wire un1_actual_trans_bytes_cry_7_Y ;
wire un1_actual_trans_bytes_cry_8_Z ;
wire un1_actual_trans_bytes_cry_8_S ;
wire un1_actual_trans_bytes_cry_8_Y ;
wire un1_actual_trans_bytes_cry_9_Z ;
wire un1_actual_trans_bytes_cry_9_S ;
wire un1_actual_trans_bytes_cry_9_Y ;
wire un1_actual_trans_bytes_cry_10_Z ;
wire un1_actual_trans_bytes_cry_10_S ;
wire un1_actual_trans_bytes_cry_10_Y ;
wire un1_actual_trans_bytes_cry_11_Z ;
wire un1_actual_trans_bytes_cry_11_S ;
wire un1_actual_trans_bytes_cry_11_Y ;
wire un1_actual_trans_bytes_cry_12_Z ;
wire un1_actual_trans_bytes_cry_12_S ;
wire un1_actual_trans_bytes_cry_12_Y ;
wire un1_actual_trans_bytes_cry_13_Z ;
wire un1_actual_trans_bytes_cry_13_S ;
wire un1_actual_trans_bytes_cry_13_Y ;
wire un1_actual_trans_bytes_cry_14_Z ;
wire un1_actual_trans_bytes_cry_14_S ;
wire un1_actual_trans_bytes_cry_14_Y ;
wire un1_actual_trans_bytes_cry_15_Z ;
wire un1_actual_trans_bytes_cry_15_S ;
wire un1_actual_trans_bytes_cry_15_Y ;
wire un1_actual_trans_bytes_cry_16_Z ;
wire un1_actual_trans_bytes_cry_16_S ;
wire un1_actual_trans_bytes_cry_16_Y ;
wire un1_actual_trans_bytes_cry_17_Z ;
wire un1_actual_trans_bytes_cry_17_S ;
wire un1_actual_trans_bytes_cry_17_Y ;
wire un1_actual_trans_bytes_cry_18_Z ;
wire un1_actual_trans_bytes_cry_18_S ;
wire un1_actual_trans_bytes_cry_18_Y ;
wire un1_actual_trans_bytes_cry_19_S ;
wire un1_actual_trans_bytes_cry_19_Y ;
wire DATA_STREAM_IN_s_4393_FCO ;
wire DATA_STREAM_IN_s_4393_S ;
wire DATA_STREAM_IN_s_4393_Y ;
wire DATA_STREAM_OUT_EXPECTED_s_4394_FCO ;
wire DATA_STREAM_OUT_EXPECTED_s_4394_S ;
wire DATA_STREAM_OUT_EXPECTED_s_4394_Y ;
wire un1_mssb_recv_bytes8_0_0_Z ;
wire actual_trans_bytes_s_4395_FCO ;
wire actual_trans_bytes_s_4395_S ;
wire actual_trans_bytes_s_4395_Y ;
wire mssb_recv_bytes_s_4396_FCO ;
wire mssb_recv_bytes_s_4396_S ;
wire mssb_recv_bytes_s_4396_Y ;
wire mssb_error_bytes_s_4397_FCO ;
wire mssb_error_bytes_s_4397_S ;
wire mssb_error_bytes_s_4397_Y ;
wire OPB_DO11 ;
wire OPB_DO10 ;
wire OPB_DO9 ;
wire un1_DATA_STREAM_OUT_NE_3_Z ;
wire un1_DATA_STREAM_OUT_NE_2_Z ;
wire un1_DATA_STREAM_OUT_NE_1_Z ;
wire un1_DATA_STREAM_OUT_NE_0_Z ;
wire mssb_error_bytes7 ;
wire N_41 ;
wire N_40 ;
  CFG1 \mssb_status_RNO[0]  (
	.A(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes_i_0)
);
defparam \mssb_status_RNO[0] .INIT=2'h1;
// @16:119
  SLE \DATA_STREAM_IN[7]  (
	.Q(DATA_STREAM_IN_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s_Z[7]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[6]  (
	.Q(DATA_STREAM_IN_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[6]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[5]  (
	.Q(DATA_STREAM_IN_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[5]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[4]  (
	.Q(DATA_STREAM_IN_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[4]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[3]  (
	.Q(DATA_STREAM_IN_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[3]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[2]  (
	.Q(DATA_STREAM_IN_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[2]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[1]  (
	.Q(DATA_STREAM_IN_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[1]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:119
  SLE \DATA_STREAM_IN[0]  (
	.Q(DATA_STREAM_IN_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[0]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[7]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[6]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[6]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[5]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[5]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[4]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[4]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[3]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[3]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[2]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[2]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[1]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[1]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \DATA_STREAM_OUT_EXPECTED[0]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[0]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[19]  (
	.Q(un6_mssb_status_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s_Z[19]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[18]  (
	.Q(un6_mssb_status_18),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[18]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[17]  (
	.Q(un6_mssb_status_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[17]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[16]  (
	.Q(un6_mssb_status_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[16]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[15]  (
	.Q(un6_mssb_status_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[15]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[14]  (
	.Q(un6_mssb_status_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[14]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[13]  (
	.Q(un6_mssb_status_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[13]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[12]  (
	.Q(un6_mssb_status_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[12]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[11]  (
	.Q(un6_mssb_status_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[11]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[10]  (
	.Q(un6_mssb_status_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[10]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[9]  (
	.Q(un6_mssb_status_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[9]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[8]  (
	.Q(un6_mssb_status_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[8]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[7]  (
	.Q(un6_mssb_status_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[7]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[6]  (
	.Q(un6_mssb_status_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[6]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[5]  (
	.Q(un6_mssb_status_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[5]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[4]  (
	.Q(un6_mssb_status_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[4]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[3]  (
	.Q(un6_mssb_status_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[3]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[2]  (
	.Q(un6_mssb_status_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[2]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[1]  (
	.Q(un6_mssb_status_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[1]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:144
  SLE \actual_trans_bytes[0]  (
	.Q(un6_mssb_status_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[0]),
	.EN(uart_rx_data_in_ack_RNIO5FU7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[31]  (
	.Q(mssb_recv_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s_Z[31]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[30]  (
	.Q(mssb_recv_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[30]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[29]  (
	.Q(mssb_recv_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[29]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[28]  (
	.Q(mssb_recv_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[28]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[27]  (
	.Q(mssb_recv_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[27]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[26]  (
	.Q(mssb_recv_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[26]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[25]  (
	.Q(mssb_recv_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[25]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[24]  (
	.Q(mssb_recv_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[24]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[23]  (
	.Q(mssb_recv_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[23]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[22]  (
	.Q(mssb_recv_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[22]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[21]  (
	.Q(mssb_recv_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[21]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[20]  (
	.Q(mssb_recv_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[20]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[19]  (
	.Q(mssb_recv_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[19]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[18]  (
	.Q(mssb_recv_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[18]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[17]  (
	.Q(mssb_recv_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[17]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[16]  (
	.Q(mssb_recv_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[16]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[15]  (
	.Q(mssb_recv_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[15]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[14]  (
	.Q(mssb_recv_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[14]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[13]  (
	.Q(mssb_recv_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[13]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[12]  (
	.Q(mssb_recv_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[12]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[11]  (
	.Q(mssb_recv_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[11]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[10]  (
	.Q(mssb_recv_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[10]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[9]  (
	.Q(mssb_recv_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[9]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[8]  (
	.Q(mssb_recv_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[8]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[7]  (
	.Q(mssb_recv_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[7]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[6]  (
	.Q(mssb_recv_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[6]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[5]  (
	.Q(mssb_recv_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[5]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[4]  (
	.Q(mssb_recv_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[4]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[3]  (
	.Q(mssb_recv_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[3]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[2]  (
	.Q(mssb_recv_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[2]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[1]  (
	.Q(mssb_recv_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[1]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:172
  SLE \mssb_recv_bytes[0]  (
	.Q(mssb_recv_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[0]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[31]  (
	.Q(mssb_error_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s_Z[31]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[30]  (
	.Q(mssb_error_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[30]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[29]  (
	.Q(mssb_error_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[29]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[28]  (
	.Q(mssb_error_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[28]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[27]  (
	.Q(mssb_error_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[27]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[26]  (
	.Q(mssb_error_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[26]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[25]  (
	.Q(mssb_error_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[25]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[24]  (
	.Q(mssb_error_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[24]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[23]  (
	.Q(mssb_error_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[23]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[22]  (
	.Q(mssb_error_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[22]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[21]  (
	.Q(mssb_error_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[21]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[20]  (
	.Q(mssb_error_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[20]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[19]  (
	.Q(mssb_error_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[19]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[18]  (
	.Q(mssb_error_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[18]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[17]  (
	.Q(mssb_error_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[17]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[16]  (
	.Q(mssb_error_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[16]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[15]  (
	.Q(mssb_error_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[15]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[14]  (
	.Q(mssb_error_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[14]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[13]  (
	.Q(mssb_error_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[13]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[12]  (
	.Q(mssb_error_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[12]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[11]  (
	.Q(mssb_error_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[11]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[10]  (
	.Q(mssb_error_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[10]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[9]  (
	.Q(mssb_error_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[9]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[8]  (
	.Q(mssb_error_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[8]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[7]  (
	.Q(mssb_error_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[7]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[6]  (
	.Q(mssb_error_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[6]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[5]  (
	.Q(mssb_error_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[5]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[4]  (
	.Q(mssb_error_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[4]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[3]  (
	.Q(mssb_error_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[3]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[2]  (
	.Q(mssb_error_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[2]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[1]  (
	.Q(mssb_error_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[1]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:196
  SLE \mssb_error_bytes[0]  (
	.Q(mssb_error_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[0]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:160
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_STB),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:133
  SLE DATA_STREAM_IN_STB (
	.Q(DATA_STREAM_IN_STB_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:92
  SLE \state[0]  (
	.Q(state_1[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_681),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[12]  (
	.Q(mssb_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[12]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[11]  (
	.Q(mssb_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[11]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[10]  (
	.Q(mssb_config_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[10]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[9]  (
	.Q(mssb_config_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1901_i),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[8]  (
	.Q(mssb_config_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[8]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[7]  (
	.Q(mssb_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[7]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[6]  (
	.Q(mssb_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1903_i),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[5]  (
	.Q(mssb_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[5]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[4]  (
	.Q(mssb_config_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[4]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[3]  (
	.Q(mssb_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[3]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[2]  (
	.Q(mssb_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[2]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[1]  (
	.Q(mssb_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[1]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[0]  (
	.Q(mssb_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[0]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[27]  (
	.Q(mssb_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[26]  (
	.Q(mssb_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[25]  (
	.Q(mssb_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[24]  (
	.Q(mssb_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[23]  (
	.Q(mssb_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[22]  (
	.Q(mssb_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[21]  (
	.Q(mssb_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[20]  (
	.Q(mssb_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[19]  (
	.Q(mssb_config_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[18]  (
	.Q(mssb_config_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[17]  (
	.Q(mssb_config_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[16]  (
	.Q(mssb_config_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[15]  (
	.Q(mssb_config_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[15]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[14]  (
	.Q(mssb_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_101_0_i),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[13]  (
	.Q(mssb_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[13]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[31]  (
	.Q(mssb_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_939),
	.EN(un1_mssb_config20_i_a2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[30]  (
	.Q(mssb_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[29]  (
	.Q(mssb_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:222
  SLE \mssb_config[28]  (
	.Q(mssb_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mssb_config20_i_o2_i_a2_3_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:210
  SLE \mssb_status[1]  (
	.Q(mssb_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_status_4_Z[1]),
	.EN(un1_actual_trans_bytes14_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:210
  SLE \mssb_status[0]  (
	.Q(mssb_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_actual_trans_bytes_i_0),
	.EN(un1_actual_trans_bytes14_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[0]  (
	.Q(MSSB_SRV_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[15]  (
	.Q(MSSB_SRV_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[14]  (
	.Q(MSSB_SRV_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[13]  (
	.Q(MSSB_SRV_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[12]  (
	.Q(MSSB_SRV_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[11]  (
	.Q(MSSB_SRV_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[10]  (
	.Q(MSSB_SRV_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[9]  (
	.Q(MSSB_SRV_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[8]  (
	.Q(MSSB_SRV_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[7]  (
	.Q(MSSB_SRV_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[6]  (
	.Q(MSSB_SRV_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[5]  (
	.Q(MSSB_SRV_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[4]  (
	.Q(MSSB_SRV_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[3]  (
	.Q(MSSB_SRV_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[2]  (
	.Q(MSSB_SRV_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO[1]  (
	.Q(MSSB_SRV_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[30]  (
	.Q(MSSB_SRV_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[29]  (
	.Q(MSSB_SRV_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[28]  (
	.Q(MSSB_SRV_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[27]  (
	.Q(MSSB_SRV_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[26]  (
	.Q(MSSB_SRV_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[25]  (
	.Q(MSSB_SRV_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[24]  (
	.Q(MSSB_SRV_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[23]  (
	.Q(MSSB_SRV_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[22]  (
	.Q(MSSB_SRV_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[21]  (
	.Q(MSSB_SRV_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[20]  (
	.Q(MSSB_SRV_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[19]  (
	.Q(MSSB_SRV_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[18]  (
	.Q(MSSB_SRV_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[17]  (
	.Q(MSSB_SRV_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[16]  (
	.Q(MSSB_SRV_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:239
  SLE \OPB_DO_Z[31]  (
	.Q(MSSB_SRV_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  ARI1 un6_mssb_status_cry_0 (
	.FCO(un6_mssb_status_cry_0_Z),
	.S(un6_mssb_status_cry_0_S),
	.Y(un6_mssb_status_cry_0_Y),
	.B(mssb_recv_bytes_Z[0]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_0),
	.FCI(GND)
);
defparam un6_mssb_status_cry_0.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_1 (
	.FCO(un6_mssb_status_cry_1_Z),
	.S(un6_mssb_status_cry_1_S),
	.Y(un6_mssb_status_cry_1_Y),
	.B(mssb_recv_bytes_Z[1]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_1),
	.FCI(un6_mssb_status_cry_0_Z)
);
defparam un6_mssb_status_cry_1.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_2 (
	.FCO(un6_mssb_status_cry_2_Z),
	.S(un6_mssb_status_cry_2_S),
	.Y(un6_mssb_status_cry_2_Y),
	.B(mssb_recv_bytes_Z[2]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_2),
	.FCI(un6_mssb_status_cry_1_Z)
);
defparam un6_mssb_status_cry_2.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_3 (
	.FCO(un6_mssb_status_cry_3_Z),
	.S(un6_mssb_status_cry_3_S),
	.Y(un6_mssb_status_cry_3_Y),
	.B(mssb_recv_bytes_Z[3]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_3),
	.FCI(un6_mssb_status_cry_2_Z)
);
defparam un6_mssb_status_cry_3.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_4 (
	.FCO(un6_mssb_status_cry_4_Z),
	.S(un6_mssb_status_cry_4_S),
	.Y(un6_mssb_status_cry_4_Y),
	.B(mssb_recv_bytes_Z[4]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_4),
	.FCI(un6_mssb_status_cry_3_Z)
);
defparam un6_mssb_status_cry_4.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_5 (
	.FCO(un6_mssb_status_cry_5_Z),
	.S(un6_mssb_status_cry_5_S),
	.Y(un6_mssb_status_cry_5_Y),
	.B(mssb_recv_bytes_Z[5]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_5),
	.FCI(un6_mssb_status_cry_4_Z)
);
defparam un6_mssb_status_cry_5.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_6 (
	.FCO(un6_mssb_status_cry_6_Z),
	.S(un6_mssb_status_cry_6_S),
	.Y(un6_mssb_status_cry_6_Y),
	.B(mssb_recv_bytes_Z[6]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_6),
	.FCI(un6_mssb_status_cry_5_Z)
);
defparam un6_mssb_status_cry_6.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_7 (
	.FCO(un6_mssb_status_cry_7_Z),
	.S(un6_mssb_status_cry_7_S),
	.Y(un6_mssb_status_cry_7_Y),
	.B(mssb_recv_bytes_Z[7]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_7),
	.FCI(un6_mssb_status_cry_6_Z)
);
defparam un6_mssb_status_cry_7.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_8 (
	.FCO(un6_mssb_status_cry_8_Z),
	.S(un6_mssb_status_cry_8_S),
	.Y(un6_mssb_status_cry_8_Y),
	.B(mssb_recv_bytes_Z[8]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_8),
	.FCI(un6_mssb_status_cry_7_Z)
);
defparam un6_mssb_status_cry_8.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_9 (
	.FCO(un6_mssb_status_cry_9_Z),
	.S(un6_mssb_status_cry_9_S),
	.Y(un6_mssb_status_cry_9_Y),
	.B(mssb_recv_bytes_Z[9]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_9),
	.FCI(un6_mssb_status_cry_8_Z)
);
defparam un6_mssb_status_cry_9.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_10 (
	.FCO(un6_mssb_status_cry_10_Z),
	.S(un6_mssb_status_cry_10_S),
	.Y(un6_mssb_status_cry_10_Y),
	.B(mssb_recv_bytes_Z[10]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_10),
	.FCI(un6_mssb_status_cry_9_Z)
);
defparam un6_mssb_status_cry_10.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_11 (
	.FCO(un6_mssb_status_cry_11_Z),
	.S(un6_mssb_status_cry_11_S),
	.Y(un6_mssb_status_cry_11_Y),
	.B(mssb_recv_bytes_Z[11]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_11),
	.FCI(un6_mssb_status_cry_10_Z)
);
defparam un6_mssb_status_cry_11.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_12 (
	.FCO(un6_mssb_status_cry_12_Z),
	.S(un6_mssb_status_cry_12_S),
	.Y(un6_mssb_status_cry_12_Y),
	.B(mssb_recv_bytes_Z[12]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_12),
	.FCI(un6_mssb_status_cry_11_Z)
);
defparam un6_mssb_status_cry_12.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_13 (
	.FCO(un6_mssb_status_cry_13_Z),
	.S(un6_mssb_status_cry_13_S),
	.Y(un6_mssb_status_cry_13_Y),
	.B(mssb_recv_bytes_Z[13]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_13),
	.FCI(un6_mssb_status_cry_12_Z)
);
defparam un6_mssb_status_cry_13.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_14 (
	.FCO(un6_mssb_status_cry_14_Z),
	.S(un6_mssb_status_cry_14_S),
	.Y(un6_mssb_status_cry_14_Y),
	.B(mssb_recv_bytes_Z[14]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_14),
	.FCI(un6_mssb_status_cry_13_Z)
);
defparam un6_mssb_status_cry_14.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_15 (
	.FCO(un6_mssb_status_cry_15_Z),
	.S(un6_mssb_status_cry_15_S),
	.Y(un6_mssb_status_cry_15_Y),
	.B(mssb_recv_bytes_Z[15]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_15),
	.FCI(un6_mssb_status_cry_14_Z)
);
defparam un6_mssb_status_cry_15.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_16 (
	.FCO(un6_mssb_status_cry_16_Z),
	.S(un6_mssb_status_cry_16_S),
	.Y(un6_mssb_status_cry_16_Y),
	.B(mssb_recv_bytes_Z[16]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_16),
	.FCI(un6_mssb_status_cry_15_Z)
);
defparam un6_mssb_status_cry_16.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_17 (
	.FCO(un6_mssb_status_cry_17_Z),
	.S(un6_mssb_status_cry_17_S),
	.Y(un6_mssb_status_cry_17_Y),
	.B(mssb_recv_bytes_Z[17]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_17),
	.FCI(un6_mssb_status_cry_16_Z)
);
defparam un6_mssb_status_cry_17.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_18 (
	.FCO(un6_mssb_status_cry_18_Z),
	.S(un6_mssb_status_cry_18_S),
	.Y(un6_mssb_status_cry_18_Y),
	.B(mssb_recv_bytes_Z[18]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_18),
	.FCI(un6_mssb_status_cry_17_Z)
);
defparam un6_mssb_status_cry_18.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_19 (
	.FCO(un6_mssb_status_cry_19_Z),
	.S(un6_mssb_status_cry_19_S),
	.Y(un6_mssb_status_cry_19_Y),
	.B(mssb_recv_bytes_Z[19]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_19),
	.FCI(un6_mssb_status_cry_18_Z)
);
defparam un6_mssb_status_cry_19.INIT=20'h5AA55;
// @16:215
  ARI1 un6_mssb_status_cry_20 (
	.FCO(un6_mssb_status_cry_20_Z),
	.S(un6_mssb_status_cry_20_S),
	.Y(un6_mssb_status_cry_20_Y),
	.B(mssb_recv_bytes_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_19_Z)
);
defparam un6_mssb_status_cry_20.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_21 (
	.FCO(un6_mssb_status_cry_21_Z),
	.S(un6_mssb_status_cry_21_S),
	.Y(un6_mssb_status_cry_21_Y),
	.B(mssb_recv_bytes_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_20_Z)
);
defparam un6_mssb_status_cry_21.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_22 (
	.FCO(un6_mssb_status_cry_22_Z),
	.S(un6_mssb_status_cry_22_S),
	.Y(un6_mssb_status_cry_22_Y),
	.B(mssb_recv_bytes_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_21_Z)
);
defparam un6_mssb_status_cry_22.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_23 (
	.FCO(un6_mssb_status_cry_23_Z),
	.S(un6_mssb_status_cry_23_S),
	.Y(un6_mssb_status_cry_23_Y),
	.B(mssb_recv_bytes_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_22_Z)
);
defparam un6_mssb_status_cry_23.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_24 (
	.FCO(un6_mssb_status_cry_24_Z),
	.S(un6_mssb_status_cry_24_S),
	.Y(un6_mssb_status_cry_24_Y),
	.B(mssb_recv_bytes_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_23_Z)
);
defparam un6_mssb_status_cry_24.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_25 (
	.FCO(un6_mssb_status_cry_25_Z),
	.S(un6_mssb_status_cry_25_S),
	.Y(un6_mssb_status_cry_25_Y),
	.B(mssb_recv_bytes_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_24_Z)
);
defparam un6_mssb_status_cry_25.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_26 (
	.FCO(un6_mssb_status_cry_26_Z),
	.S(un6_mssb_status_cry_26_S),
	.Y(un6_mssb_status_cry_26_Y),
	.B(mssb_recv_bytes_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_25_Z)
);
defparam un6_mssb_status_cry_26.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_27 (
	.FCO(un6_mssb_status_cry_27_Z),
	.S(un6_mssb_status_cry_27_S),
	.Y(un6_mssb_status_cry_27_Y),
	.B(mssb_recv_bytes_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_26_Z)
);
defparam un6_mssb_status_cry_27.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_28 (
	.FCO(un6_mssb_status_cry_28_Z),
	.S(un6_mssb_status_cry_28_S),
	.Y(un6_mssb_status_cry_28_Y),
	.B(mssb_recv_bytes_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_27_Z)
);
defparam un6_mssb_status_cry_28.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_29 (
	.FCO(un6_mssb_status_cry_29_Z),
	.S(un6_mssb_status_cry_29_S),
	.Y(un6_mssb_status_cry_29_Y),
	.B(mssb_recv_bytes_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_28_Z)
);
defparam un6_mssb_status_cry_29.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_30 (
	.FCO(un6_mssb_status_cry_30_Z),
	.S(un6_mssb_status_cry_30_S),
	.Y(un6_mssb_status_cry_30_Y),
	.B(mssb_recv_bytes_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_29_Z)
);
defparam un6_mssb_status_cry_30.INIT=20'h45500;
// @16:215
  ARI1 un6_mssb_status_cry_31 (
	.FCO(un6_mssb_status_cry_31_Z),
	.S(un6_mssb_status_cry_31_S),
	.Y(un6_mssb_status_cry_31_Y),
	.B(mssb_recv_bytes_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_30_Z)
);
defparam un6_mssb_status_cry_31.INIT=20'h45500;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_0 (
	.FCO(un1_actual_trans_bytes_cry_0_Z),
	.S(un1_actual_trans_bytes_cry_0_S),
	.Y(un1_actual_trans_bytes_cry_0_Y),
	.B(un6_mssb_status_0),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[0]),
	.FCI(GND)
);
defparam un1_actual_trans_bytes_cry_0.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_1 (
	.FCO(un1_actual_trans_bytes_cry_1_Z),
	.S(un1_actual_trans_bytes_cry_1_S),
	.Y(un1_actual_trans_bytes_cry_1_Y),
	.B(un6_mssb_status_1),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[1]),
	.FCI(un1_actual_trans_bytes_cry_0_Z)
);
defparam un1_actual_trans_bytes_cry_1.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_2 (
	.FCO(un1_actual_trans_bytes_cry_2_Z),
	.S(un1_actual_trans_bytes_cry_2_S),
	.Y(un1_actual_trans_bytes_cry_2_Y),
	.B(un6_mssb_status_2),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[2]),
	.FCI(un1_actual_trans_bytes_cry_1_Z)
);
defparam un1_actual_trans_bytes_cry_2.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_3 (
	.FCO(un1_actual_trans_bytes_cry_3_Z),
	.S(un1_actual_trans_bytes_cry_3_S),
	.Y(un1_actual_trans_bytes_cry_3_Y),
	.B(un6_mssb_status_3),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[3]),
	.FCI(un1_actual_trans_bytes_cry_2_Z)
);
defparam un1_actual_trans_bytes_cry_3.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_4 (
	.FCO(un1_actual_trans_bytes_cry_4_Z),
	.S(un1_actual_trans_bytes_cry_4_S),
	.Y(un1_actual_trans_bytes_cry_4_Y),
	.B(un6_mssb_status_4),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[4]),
	.FCI(un1_actual_trans_bytes_cry_3_Z)
);
defparam un1_actual_trans_bytes_cry_4.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_5 (
	.FCO(un1_actual_trans_bytes_cry_5_Z),
	.S(un1_actual_trans_bytes_cry_5_S),
	.Y(un1_actual_trans_bytes_cry_5_Y),
	.B(un6_mssb_status_5),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[5]),
	.FCI(un1_actual_trans_bytes_cry_4_Z)
);
defparam un1_actual_trans_bytes_cry_5.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_6 (
	.FCO(un1_actual_trans_bytes_cry_6_Z),
	.S(un1_actual_trans_bytes_cry_6_S),
	.Y(un1_actual_trans_bytes_cry_6_Y),
	.B(un6_mssb_status_6),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[6]),
	.FCI(un1_actual_trans_bytes_cry_5_Z)
);
defparam un1_actual_trans_bytes_cry_6.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_7 (
	.FCO(un1_actual_trans_bytes_cry_7_Z),
	.S(un1_actual_trans_bytes_cry_7_S),
	.Y(un1_actual_trans_bytes_cry_7_Y),
	.B(un6_mssb_status_7),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[7]),
	.FCI(un1_actual_trans_bytes_cry_6_Z)
);
defparam un1_actual_trans_bytes_cry_7.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_8 (
	.FCO(un1_actual_trans_bytes_cry_8_Z),
	.S(un1_actual_trans_bytes_cry_8_S),
	.Y(un1_actual_trans_bytes_cry_8_Y),
	.B(un6_mssb_status_8),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[8]),
	.FCI(un1_actual_trans_bytes_cry_7_Z)
);
defparam un1_actual_trans_bytes_cry_8.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_9 (
	.FCO(un1_actual_trans_bytes_cry_9_Z),
	.S(un1_actual_trans_bytes_cry_9_S),
	.Y(un1_actual_trans_bytes_cry_9_Y),
	.B(un6_mssb_status_9),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[9]),
	.FCI(un1_actual_trans_bytes_cry_8_Z)
);
defparam un1_actual_trans_bytes_cry_9.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_10 (
	.FCO(un1_actual_trans_bytes_cry_10_Z),
	.S(un1_actual_trans_bytes_cry_10_S),
	.Y(un1_actual_trans_bytes_cry_10_Y),
	.B(un6_mssb_status_10),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[10]),
	.FCI(un1_actual_trans_bytes_cry_9_Z)
);
defparam un1_actual_trans_bytes_cry_10.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_11 (
	.FCO(un1_actual_trans_bytes_cry_11_Z),
	.S(un1_actual_trans_bytes_cry_11_S),
	.Y(un1_actual_trans_bytes_cry_11_Y),
	.B(un6_mssb_status_11),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[11]),
	.FCI(un1_actual_trans_bytes_cry_10_Z)
);
defparam un1_actual_trans_bytes_cry_11.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_12 (
	.FCO(un1_actual_trans_bytes_cry_12_Z),
	.S(un1_actual_trans_bytes_cry_12_S),
	.Y(un1_actual_trans_bytes_cry_12_Y),
	.B(un6_mssb_status_12),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[12]),
	.FCI(un1_actual_trans_bytes_cry_11_Z)
);
defparam un1_actual_trans_bytes_cry_12.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_13 (
	.FCO(un1_actual_trans_bytes_cry_13_Z),
	.S(un1_actual_trans_bytes_cry_13_S),
	.Y(un1_actual_trans_bytes_cry_13_Y),
	.B(un6_mssb_status_13),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[13]),
	.FCI(un1_actual_trans_bytes_cry_12_Z)
);
defparam un1_actual_trans_bytes_cry_13.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_14 (
	.FCO(un1_actual_trans_bytes_cry_14_Z),
	.S(un1_actual_trans_bytes_cry_14_S),
	.Y(un1_actual_trans_bytes_cry_14_Y),
	.B(un6_mssb_status_14),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[14]),
	.FCI(un1_actual_trans_bytes_cry_13_Z)
);
defparam un1_actual_trans_bytes_cry_14.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_15 (
	.FCO(un1_actual_trans_bytes_cry_15_Z),
	.S(un1_actual_trans_bytes_cry_15_S),
	.Y(un1_actual_trans_bytes_cry_15_Y),
	.B(un6_mssb_status_15),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[15]),
	.FCI(un1_actual_trans_bytes_cry_14_Z)
);
defparam un1_actual_trans_bytes_cry_15.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_16 (
	.FCO(un1_actual_trans_bytes_cry_16_Z),
	.S(un1_actual_trans_bytes_cry_16_S),
	.Y(un1_actual_trans_bytes_cry_16_Y),
	.B(un6_mssb_status_16),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[16]),
	.FCI(un1_actual_trans_bytes_cry_15_Z)
);
defparam un1_actual_trans_bytes_cry_16.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_17 (
	.FCO(un1_actual_trans_bytes_cry_17_Z),
	.S(un1_actual_trans_bytes_cry_17_S),
	.Y(un1_actual_trans_bytes_cry_17_Y),
	.B(un6_mssb_status_17),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[17]),
	.FCI(un1_actual_trans_bytes_cry_16_Z)
);
defparam un1_actual_trans_bytes_cry_17.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_18 (
	.FCO(un1_actual_trans_bytes_cry_18_Z),
	.S(un1_actual_trans_bytes_cry_18_S),
	.Y(un1_actual_trans_bytes_cry_18_Y),
	.B(un6_mssb_status_18),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[18]),
	.FCI(un1_actual_trans_bytes_cry_17_Z)
);
defparam un1_actual_trans_bytes_cry_18.INIT=20'h5AA55;
// @16:105
  ARI1 un1_actual_trans_bytes_cry_19 (
	.FCO(un1_actual_trans_bytes_i),
	.S(un1_actual_trans_bytes_cry_19_S),
	.Y(un1_actual_trans_bytes_cry_19_Y),
	.B(un6_mssb_status_19),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[19]),
	.FCI(un1_actual_trans_bytes_cry_18_Z)
);
defparam un1_actual_trans_bytes_cry_19.INIT=20'h5AA55;
// @16:119
  ARI1 DATA_STREAM_IN_s_4393 (
	.FCO(DATA_STREAM_IN_s_4393_FCO),
	.S(DATA_STREAM_IN_s_4393_S),
	.Y(DATA_STREAM_IN_s_4393_Y),
	.B(state_1[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_IN_s_4393.INIT=20'h4AA00;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[0]  (
	.FCO(DATA_STREAM_IN_cry_Z[0]),
	.S(DATA_STREAM_IN_s[0]),
	.Y(DATA_STREAM_IN_cry_Y[0]),
	.B(DATA_STREAM_IN_Z[0]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_s_4393_FCO)
);
defparam \DATA_STREAM_IN_cry[0] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[1]  (
	.FCO(DATA_STREAM_IN_cry_Z[1]),
	.S(DATA_STREAM_IN_s[1]),
	.Y(DATA_STREAM_IN_cry_Y[1]),
	.B(DATA_STREAM_IN_Z[1]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[0])
);
defparam \DATA_STREAM_IN_cry[1] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[2]  (
	.FCO(DATA_STREAM_IN_cry_Z[2]),
	.S(DATA_STREAM_IN_s[2]),
	.Y(DATA_STREAM_IN_cry_Y[2]),
	.B(DATA_STREAM_IN_Z[2]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[1])
);
defparam \DATA_STREAM_IN_cry[2] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[3]  (
	.FCO(DATA_STREAM_IN_cry_Z[3]),
	.S(DATA_STREAM_IN_s[3]),
	.Y(DATA_STREAM_IN_cry_Y[3]),
	.B(DATA_STREAM_IN_Z[3]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[2])
);
defparam \DATA_STREAM_IN_cry[3] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[4]  (
	.FCO(DATA_STREAM_IN_cry_Z[4]),
	.S(DATA_STREAM_IN_s[4]),
	.Y(DATA_STREAM_IN_cry_Y[4]),
	.B(DATA_STREAM_IN_Z[4]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[3])
);
defparam \DATA_STREAM_IN_cry[4] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[5]  (
	.FCO(DATA_STREAM_IN_cry_Z[5]),
	.S(DATA_STREAM_IN_s[5]),
	.Y(DATA_STREAM_IN_cry_Y[5]),
	.B(DATA_STREAM_IN_Z[5]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[4])
);
defparam \DATA_STREAM_IN_cry[5] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_s[7]  (
	.FCO(DATA_STREAM_IN_s_FCO[7]),
	.S(DATA_STREAM_IN_s_Z[7]),
	.Y(DATA_STREAM_IN_s_Y[7]),
	.B(DATA_STREAM_IN_Z[7]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[6])
);
defparam \DATA_STREAM_IN_s[7] .INIT=20'h48800;
// @16:119
  ARI1 \DATA_STREAM_IN_cry[6]  (
	.FCO(DATA_STREAM_IN_cry_Z[6]),
	.S(DATA_STREAM_IN_s[6]),
	.Y(DATA_STREAM_IN_cry_Y[6]),
	.B(DATA_STREAM_IN_Z[6]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[5])
);
defparam \DATA_STREAM_IN_cry[6] .INIT=20'h48800;
// @16:184
  ARI1 DATA_STREAM_OUT_EXPECTED_s_4394 (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_4394_FCO),
	.S(DATA_STREAM_OUT_EXPECTED_s_4394_S),
	.Y(DATA_STREAM_OUT_EXPECTED_s_4394_Y),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_OUT_EXPECTED_s_4394.INIT=20'h4AA00;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[0]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[0]),
	.S(DATA_STREAM_OUT_EXPECTED_s[0]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[0]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_s_4394_FCO)
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[0] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[1]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[1]),
	.S(DATA_STREAM_OUT_EXPECTED_s[1]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[1]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[0])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[1] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[2]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[2]),
	.S(DATA_STREAM_OUT_EXPECTED_s[2]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[2]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[1])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[2] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[3]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[3]),
	.S(DATA_STREAM_OUT_EXPECTED_s[3]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[2])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[3] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[4]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[4]),
	.S(DATA_STREAM_OUT_EXPECTED_s[4]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[4]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[3])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[4] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[5]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[5]),
	.S(DATA_STREAM_OUT_EXPECTED_s[5]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[4])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[5] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_s[7]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_FCO[7]),
	.S(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.Y(DATA_STREAM_OUT_EXPECTED_s_Y[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[6])
);
defparam \DATA_STREAM_OUT_EXPECTED_s[7] .INIT=20'h48800;
// @16:184
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[6]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[6]),
	.S(DATA_STREAM_OUT_EXPECTED_s[6]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[6]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(un1_mssb_recv_bytes8_0_0_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[5])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[6] .INIT=20'h48800;
// @16:144
  ARI1 actual_trans_bytes_s_4395 (
	.FCO(actual_trans_bytes_s_4395_FCO),
	.S(actual_trans_bytes_s_4395_S),
	.Y(actual_trans_bytes_s_4395_Y),
	.B(state_1[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam actual_trans_bytes_s_4395.INIT=20'h4AA00;
// @16:144
  ARI1 \actual_trans_bytes_cry[0]  (
	.FCO(actual_trans_bytes_cry_Z[0]),
	.S(actual_trans_bytes_s[0]),
	.Y(actual_trans_bytes_cry_Y[0]),
	.B(state_1[0]),
	.C(un6_mssb_status_0),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_s_4395_FCO)
);
defparam \actual_trans_bytes_cry[0] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[1]  (
	.FCO(actual_trans_bytes_cry_Z[1]),
	.S(actual_trans_bytes_s[1]),
	.Y(actual_trans_bytes_cry_Y[1]),
	.B(state_1[0]),
	.C(un6_mssb_status_1),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[0])
);
defparam \actual_trans_bytes_cry[1] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[2]  (
	.FCO(actual_trans_bytes_cry_Z[2]),
	.S(actual_trans_bytes_s[2]),
	.Y(actual_trans_bytes_cry_Y[2]),
	.B(state_1[0]),
	.C(un6_mssb_status_2),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[1])
);
defparam \actual_trans_bytes_cry[2] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[3]  (
	.FCO(actual_trans_bytes_cry_Z[3]),
	.S(actual_trans_bytes_s[3]),
	.Y(actual_trans_bytes_cry_Y[3]),
	.B(state_1[0]),
	.C(un6_mssb_status_3),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[2])
);
defparam \actual_trans_bytes_cry[3] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[4]  (
	.FCO(actual_trans_bytes_cry_Z[4]),
	.S(actual_trans_bytes_s[4]),
	.Y(actual_trans_bytes_cry_Y[4]),
	.B(state_1[0]),
	.C(un6_mssb_status_4),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[3])
);
defparam \actual_trans_bytes_cry[4] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[5]  (
	.FCO(actual_trans_bytes_cry_Z[5]),
	.S(actual_trans_bytes_s[5]),
	.Y(actual_trans_bytes_cry_Y[5]),
	.B(state_1[0]),
	.C(un6_mssb_status_5),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[4])
);
defparam \actual_trans_bytes_cry[5] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[6]  (
	.FCO(actual_trans_bytes_cry_Z[6]),
	.S(actual_trans_bytes_s[6]),
	.Y(actual_trans_bytes_cry_Y[6]),
	.B(state_1[0]),
	.C(un6_mssb_status_6),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[5])
);
defparam \actual_trans_bytes_cry[6] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[7]  (
	.FCO(actual_trans_bytes_cry_Z[7]),
	.S(actual_trans_bytes_s[7]),
	.Y(actual_trans_bytes_cry_Y[7]),
	.B(state_1[0]),
	.C(un6_mssb_status_7),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[6])
);
defparam \actual_trans_bytes_cry[7] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[8]  (
	.FCO(actual_trans_bytes_cry_Z[8]),
	.S(actual_trans_bytes_s[8]),
	.Y(actual_trans_bytes_cry_Y[8]),
	.B(state_1[0]),
	.C(un6_mssb_status_8),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[7])
);
defparam \actual_trans_bytes_cry[8] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[9]  (
	.FCO(actual_trans_bytes_cry_Z[9]),
	.S(actual_trans_bytes_s[9]),
	.Y(actual_trans_bytes_cry_Y[9]),
	.B(state_1[0]),
	.C(un6_mssb_status_9),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[8])
);
defparam \actual_trans_bytes_cry[9] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[10]  (
	.FCO(actual_trans_bytes_cry_Z[10]),
	.S(actual_trans_bytes_s[10]),
	.Y(actual_trans_bytes_cry_Y[10]),
	.B(state_1[0]),
	.C(un6_mssb_status_10),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[9])
);
defparam \actual_trans_bytes_cry[10] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[11]  (
	.FCO(actual_trans_bytes_cry_Z[11]),
	.S(actual_trans_bytes_s[11]),
	.Y(actual_trans_bytes_cry_Y[11]),
	.B(state_1[0]),
	.C(un6_mssb_status_11),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[10])
);
defparam \actual_trans_bytes_cry[11] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[12]  (
	.FCO(actual_trans_bytes_cry_Z[12]),
	.S(actual_trans_bytes_s[12]),
	.Y(actual_trans_bytes_cry_Y[12]),
	.B(state_1[0]),
	.C(un6_mssb_status_12),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[11])
);
defparam \actual_trans_bytes_cry[12] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[13]  (
	.FCO(actual_trans_bytes_cry_Z[13]),
	.S(actual_trans_bytes_s[13]),
	.Y(actual_trans_bytes_cry_Y[13]),
	.B(state_1[0]),
	.C(un6_mssb_status_13),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[12])
);
defparam \actual_trans_bytes_cry[13] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[14]  (
	.FCO(actual_trans_bytes_cry_Z[14]),
	.S(actual_trans_bytes_s[14]),
	.Y(actual_trans_bytes_cry_Y[14]),
	.B(state_1[0]),
	.C(un6_mssb_status_14),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[13])
);
defparam \actual_trans_bytes_cry[14] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[15]  (
	.FCO(actual_trans_bytes_cry_Z[15]),
	.S(actual_trans_bytes_s[15]),
	.Y(actual_trans_bytes_cry_Y[15]),
	.B(state_1[0]),
	.C(un6_mssb_status_15),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[14])
);
defparam \actual_trans_bytes_cry[15] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[16]  (
	.FCO(actual_trans_bytes_cry_Z[16]),
	.S(actual_trans_bytes_s[16]),
	.Y(actual_trans_bytes_cry_Y[16]),
	.B(state_1[0]),
	.C(un6_mssb_status_16),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[15])
);
defparam \actual_trans_bytes_cry[16] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[17]  (
	.FCO(actual_trans_bytes_cry_Z[17]),
	.S(actual_trans_bytes_s[17]),
	.Y(actual_trans_bytes_cry_Y[17]),
	.B(state_1[0]),
	.C(un6_mssb_status_17),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[16])
);
defparam \actual_trans_bytes_cry[17] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_s[19]  (
	.FCO(actual_trans_bytes_s_FCO[19]),
	.S(actual_trans_bytes_s_Z[19]),
	.Y(actual_trans_bytes_s_Y[19]),
	.B(state_1[0]),
	.C(un6_mssb_status_19),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[18])
);
defparam \actual_trans_bytes_s[19] .INIT=20'h48800;
// @16:144
  ARI1 \actual_trans_bytes_cry[18]  (
	.FCO(actual_trans_bytes_cry_Z[18]),
	.S(actual_trans_bytes_s[18]),
	.Y(actual_trans_bytes_cry_Y[18]),
	.B(state_1[0]),
	.C(un6_mssb_status_18),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[17])
);
defparam \actual_trans_bytes_cry[18] .INIT=20'h48800;
// @16:172
  ARI1 mssb_recv_bytes_s_4396 (
	.FCO(mssb_recv_bytes_s_4396_FCO),
	.S(mssb_recv_bytes_s_4396_S),
	.Y(mssb_recv_bytes_s_4396_Y),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_recv_bytes_s_4396.INIT=20'h4AA00;
// @16:172
  ARI1 \mssb_recv_bytes_cry[0]  (
	.FCO(mssb_recv_bytes_cry_Z[0]),
	.S(mssb_recv_bytes_s[0]),
	.Y(mssb_recv_bytes_cry_Y[0]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_s_4396_FCO)
);
defparam \mssb_recv_bytes_cry[0] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[1]  (
	.FCO(mssb_recv_bytes_cry_Z[1]),
	.S(mssb_recv_bytes_s[1]),
	.Y(mssb_recv_bytes_cry_Y[1]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[0])
);
defparam \mssb_recv_bytes_cry[1] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[2]  (
	.FCO(mssb_recv_bytes_cry_Z[2]),
	.S(mssb_recv_bytes_s[2]),
	.Y(mssb_recv_bytes_cry_Y[2]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[1])
);
defparam \mssb_recv_bytes_cry[2] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[3]  (
	.FCO(mssb_recv_bytes_cry_Z[3]),
	.S(mssb_recv_bytes_s[3]),
	.Y(mssb_recv_bytes_cry_Y[3]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[2])
);
defparam \mssb_recv_bytes_cry[3] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[4]  (
	.FCO(mssb_recv_bytes_cry_Z[4]),
	.S(mssb_recv_bytes_s[4]),
	.Y(mssb_recv_bytes_cry_Y[4]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[3])
);
defparam \mssb_recv_bytes_cry[4] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[5]  (
	.FCO(mssb_recv_bytes_cry_Z[5]),
	.S(mssb_recv_bytes_s[5]),
	.Y(mssb_recv_bytes_cry_Y[5]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[4])
);
defparam \mssb_recv_bytes_cry[5] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[6]  (
	.FCO(mssb_recv_bytes_cry_Z[6]),
	.S(mssb_recv_bytes_s[6]),
	.Y(mssb_recv_bytes_cry_Y[6]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[5])
);
defparam \mssb_recv_bytes_cry[6] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[7]  (
	.FCO(mssb_recv_bytes_cry_Z[7]),
	.S(mssb_recv_bytes_s[7]),
	.Y(mssb_recv_bytes_cry_Y[7]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[6])
);
defparam \mssb_recv_bytes_cry[7] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[8]  (
	.FCO(mssb_recv_bytes_cry_Z[8]),
	.S(mssb_recv_bytes_s[8]),
	.Y(mssb_recv_bytes_cry_Y[8]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[7])
);
defparam \mssb_recv_bytes_cry[8] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[9]  (
	.FCO(mssb_recv_bytes_cry_Z[9]),
	.S(mssb_recv_bytes_s[9]),
	.Y(mssb_recv_bytes_cry_Y[9]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[8])
);
defparam \mssb_recv_bytes_cry[9] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[10]  (
	.FCO(mssb_recv_bytes_cry_Z[10]),
	.S(mssb_recv_bytes_s[10]),
	.Y(mssb_recv_bytes_cry_Y[10]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[9])
);
defparam \mssb_recv_bytes_cry[10] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[11]  (
	.FCO(mssb_recv_bytes_cry_Z[11]),
	.S(mssb_recv_bytes_s[11]),
	.Y(mssb_recv_bytes_cry_Y[11]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[10])
);
defparam \mssb_recv_bytes_cry[11] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[12]  (
	.FCO(mssb_recv_bytes_cry_Z[12]),
	.S(mssb_recv_bytes_s[12]),
	.Y(mssb_recv_bytes_cry_Y[12]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[11])
);
defparam \mssb_recv_bytes_cry[12] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[13]  (
	.FCO(mssb_recv_bytes_cry_Z[13]),
	.S(mssb_recv_bytes_s[13]),
	.Y(mssb_recv_bytes_cry_Y[13]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[12])
);
defparam \mssb_recv_bytes_cry[13] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[14]  (
	.FCO(mssb_recv_bytes_cry_Z[14]),
	.S(mssb_recv_bytes_s[14]),
	.Y(mssb_recv_bytes_cry_Y[14]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[13])
);
defparam \mssb_recv_bytes_cry[14] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[15]  (
	.FCO(mssb_recv_bytes_cry_Z[15]),
	.S(mssb_recv_bytes_s[15]),
	.Y(mssb_recv_bytes_cry_Y[15]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[14])
);
defparam \mssb_recv_bytes_cry[15] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[16]  (
	.FCO(mssb_recv_bytes_cry_Z[16]),
	.S(mssb_recv_bytes_s[16]),
	.Y(mssb_recv_bytes_cry_Y[16]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[15])
);
defparam \mssb_recv_bytes_cry[16] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[17]  (
	.FCO(mssb_recv_bytes_cry_Z[17]),
	.S(mssb_recv_bytes_s[17]),
	.Y(mssb_recv_bytes_cry_Y[17]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[16])
);
defparam \mssb_recv_bytes_cry[17] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[18]  (
	.FCO(mssb_recv_bytes_cry_Z[18]),
	.S(mssb_recv_bytes_s[18]),
	.Y(mssb_recv_bytes_cry_Y[18]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[17])
);
defparam \mssb_recv_bytes_cry[18] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[19]  (
	.FCO(mssb_recv_bytes_cry_Z[19]),
	.S(mssb_recv_bytes_s[19]),
	.Y(mssb_recv_bytes_cry_Y[19]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[18])
);
defparam \mssb_recv_bytes_cry[19] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[20]  (
	.FCO(mssb_recv_bytes_cry_Z[20]),
	.S(mssb_recv_bytes_s[20]),
	.Y(mssb_recv_bytes_cry_Y[20]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[19])
);
defparam \mssb_recv_bytes_cry[20] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[21]  (
	.FCO(mssb_recv_bytes_cry_Z[21]),
	.S(mssb_recv_bytes_s[21]),
	.Y(mssb_recv_bytes_cry_Y[21]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[20])
);
defparam \mssb_recv_bytes_cry[21] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[22]  (
	.FCO(mssb_recv_bytes_cry_Z[22]),
	.S(mssb_recv_bytes_s[22]),
	.Y(mssb_recv_bytes_cry_Y[22]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[21])
);
defparam \mssb_recv_bytes_cry[22] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[23]  (
	.FCO(mssb_recv_bytes_cry_Z[23]),
	.S(mssb_recv_bytes_s[23]),
	.Y(mssb_recv_bytes_cry_Y[23]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[22])
);
defparam \mssb_recv_bytes_cry[23] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[24]  (
	.FCO(mssb_recv_bytes_cry_Z[24]),
	.S(mssb_recv_bytes_s[24]),
	.Y(mssb_recv_bytes_cry_Y[24]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[23])
);
defparam \mssb_recv_bytes_cry[24] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[25]  (
	.FCO(mssb_recv_bytes_cry_Z[25]),
	.S(mssb_recv_bytes_s[25]),
	.Y(mssb_recv_bytes_cry_Y[25]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[24])
);
defparam \mssb_recv_bytes_cry[25] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[26]  (
	.FCO(mssb_recv_bytes_cry_Z[26]),
	.S(mssb_recv_bytes_s[26]),
	.Y(mssb_recv_bytes_cry_Y[26]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[25])
);
defparam \mssb_recv_bytes_cry[26] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[27]  (
	.FCO(mssb_recv_bytes_cry_Z[27]),
	.S(mssb_recv_bytes_s[27]),
	.Y(mssb_recv_bytes_cry_Y[27]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[26])
);
defparam \mssb_recv_bytes_cry[27] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[28]  (
	.FCO(mssb_recv_bytes_cry_Z[28]),
	.S(mssb_recv_bytes_s[28]),
	.Y(mssb_recv_bytes_cry_Y[28]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[27])
);
defparam \mssb_recv_bytes_cry[28] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[29]  (
	.FCO(mssb_recv_bytes_cry_Z[29]),
	.S(mssb_recv_bytes_s[29]),
	.Y(mssb_recv_bytes_cry_Y[29]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[28])
);
defparam \mssb_recv_bytes_cry[29] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_s[31]  (
	.FCO(mssb_recv_bytes_s_FCO[31]),
	.S(mssb_recv_bytes_s_Z[31]),
	.Y(mssb_recv_bytes_s_Y[31]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[30])
);
defparam \mssb_recv_bytes_s[31] .INIT=20'h48800;
// @16:172
  ARI1 \mssb_recv_bytes_cry[30]  (
	.FCO(mssb_recv_bytes_cry_Z[30]),
	.S(mssb_recv_bytes_s[30]),
	.Y(mssb_recv_bytes_cry_Y[30]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_recv_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[29])
);
defparam \mssb_recv_bytes_cry[30] .INIT=20'h48800;
// @16:196
  ARI1 mssb_error_bytes_s_4397 (
	.FCO(mssb_error_bytes_s_4397_FCO),
	.S(mssb_error_bytes_s_4397_S),
	.Y(mssb_error_bytes_s_4397_Y),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_error_bytes_s_4397.INIT=20'h4AA00;
// @16:196
  ARI1 \mssb_error_bytes_cry[0]  (
	.FCO(mssb_error_bytes_cry_Z[0]),
	.S(mssb_error_bytes_s[0]),
	.Y(mssb_error_bytes_cry_Y[0]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_s_4397_FCO)
);
defparam \mssb_error_bytes_cry[0] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[1]  (
	.FCO(mssb_error_bytes_cry_Z[1]),
	.S(mssb_error_bytes_s[1]),
	.Y(mssb_error_bytes_cry_Y[1]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[0])
);
defparam \mssb_error_bytes_cry[1] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[2]  (
	.FCO(mssb_error_bytes_cry_Z[2]),
	.S(mssb_error_bytes_s[2]),
	.Y(mssb_error_bytes_cry_Y[2]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[1])
);
defparam \mssb_error_bytes_cry[2] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[3]  (
	.FCO(mssb_error_bytes_cry_Z[3]),
	.S(mssb_error_bytes_s[3]),
	.Y(mssb_error_bytes_cry_Y[3]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[2])
);
defparam \mssb_error_bytes_cry[3] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[4]  (
	.FCO(mssb_error_bytes_cry_Z[4]),
	.S(mssb_error_bytes_s[4]),
	.Y(mssb_error_bytes_cry_Y[4]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[3])
);
defparam \mssb_error_bytes_cry[4] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[5]  (
	.FCO(mssb_error_bytes_cry_Z[5]),
	.S(mssb_error_bytes_s[5]),
	.Y(mssb_error_bytes_cry_Y[5]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[4])
);
defparam \mssb_error_bytes_cry[5] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[6]  (
	.FCO(mssb_error_bytes_cry_Z[6]),
	.S(mssb_error_bytes_s[6]),
	.Y(mssb_error_bytes_cry_Y[6]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[5])
);
defparam \mssb_error_bytes_cry[6] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[7]  (
	.FCO(mssb_error_bytes_cry_Z[7]),
	.S(mssb_error_bytes_s[7]),
	.Y(mssb_error_bytes_cry_Y[7]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[6])
);
defparam \mssb_error_bytes_cry[7] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[8]  (
	.FCO(mssb_error_bytes_cry_Z[8]),
	.S(mssb_error_bytes_s[8]),
	.Y(mssb_error_bytes_cry_Y[8]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[7])
);
defparam \mssb_error_bytes_cry[8] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[9]  (
	.FCO(mssb_error_bytes_cry_Z[9]),
	.S(mssb_error_bytes_s[9]),
	.Y(mssb_error_bytes_cry_Y[9]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[8])
);
defparam \mssb_error_bytes_cry[9] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[10]  (
	.FCO(mssb_error_bytes_cry_Z[10]),
	.S(mssb_error_bytes_s[10]),
	.Y(mssb_error_bytes_cry_Y[10]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[9])
);
defparam \mssb_error_bytes_cry[10] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[11]  (
	.FCO(mssb_error_bytes_cry_Z[11]),
	.S(mssb_error_bytes_s[11]),
	.Y(mssb_error_bytes_cry_Y[11]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[10])
);
defparam \mssb_error_bytes_cry[11] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[12]  (
	.FCO(mssb_error_bytes_cry_Z[12]),
	.S(mssb_error_bytes_s[12]),
	.Y(mssb_error_bytes_cry_Y[12]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[11])
);
defparam \mssb_error_bytes_cry[12] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[13]  (
	.FCO(mssb_error_bytes_cry_Z[13]),
	.S(mssb_error_bytes_s[13]),
	.Y(mssb_error_bytes_cry_Y[13]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[12])
);
defparam \mssb_error_bytes_cry[13] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[14]  (
	.FCO(mssb_error_bytes_cry_Z[14]),
	.S(mssb_error_bytes_s[14]),
	.Y(mssb_error_bytes_cry_Y[14]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[13])
);
defparam \mssb_error_bytes_cry[14] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[15]  (
	.FCO(mssb_error_bytes_cry_Z[15]),
	.S(mssb_error_bytes_s[15]),
	.Y(mssb_error_bytes_cry_Y[15]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[14])
);
defparam \mssb_error_bytes_cry[15] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[16]  (
	.FCO(mssb_error_bytes_cry_Z[16]),
	.S(mssb_error_bytes_s[16]),
	.Y(mssb_error_bytes_cry_Y[16]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[15])
);
defparam \mssb_error_bytes_cry[16] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[17]  (
	.FCO(mssb_error_bytes_cry_Z[17]),
	.S(mssb_error_bytes_s[17]),
	.Y(mssb_error_bytes_cry_Y[17]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[16])
);
defparam \mssb_error_bytes_cry[17] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[18]  (
	.FCO(mssb_error_bytes_cry_Z[18]),
	.S(mssb_error_bytes_s[18]),
	.Y(mssb_error_bytes_cry_Y[18]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[17])
);
defparam \mssb_error_bytes_cry[18] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[19]  (
	.FCO(mssb_error_bytes_cry_Z[19]),
	.S(mssb_error_bytes_s[19]),
	.Y(mssb_error_bytes_cry_Y[19]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[18])
);
defparam \mssb_error_bytes_cry[19] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[20]  (
	.FCO(mssb_error_bytes_cry_Z[20]),
	.S(mssb_error_bytes_s[20]),
	.Y(mssb_error_bytes_cry_Y[20]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[19])
);
defparam \mssb_error_bytes_cry[20] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[21]  (
	.FCO(mssb_error_bytes_cry_Z[21]),
	.S(mssb_error_bytes_s[21]),
	.Y(mssb_error_bytes_cry_Y[21]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[20])
);
defparam \mssb_error_bytes_cry[21] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[22]  (
	.FCO(mssb_error_bytes_cry_Z[22]),
	.S(mssb_error_bytes_s[22]),
	.Y(mssb_error_bytes_cry_Y[22]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[21])
);
defparam \mssb_error_bytes_cry[22] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[23]  (
	.FCO(mssb_error_bytes_cry_Z[23]),
	.S(mssb_error_bytes_s[23]),
	.Y(mssb_error_bytes_cry_Y[23]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[22])
);
defparam \mssb_error_bytes_cry[23] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[24]  (
	.FCO(mssb_error_bytes_cry_Z[24]),
	.S(mssb_error_bytes_s[24]),
	.Y(mssb_error_bytes_cry_Y[24]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[23])
);
defparam \mssb_error_bytes_cry[24] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[25]  (
	.FCO(mssb_error_bytes_cry_Z[25]),
	.S(mssb_error_bytes_s[25]),
	.Y(mssb_error_bytes_cry_Y[25]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[24])
);
defparam \mssb_error_bytes_cry[25] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[26]  (
	.FCO(mssb_error_bytes_cry_Z[26]),
	.S(mssb_error_bytes_s[26]),
	.Y(mssb_error_bytes_cry_Y[26]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[25])
);
defparam \mssb_error_bytes_cry[26] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[27]  (
	.FCO(mssb_error_bytes_cry_Z[27]),
	.S(mssb_error_bytes_s[27]),
	.Y(mssb_error_bytes_cry_Y[27]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[26])
);
defparam \mssb_error_bytes_cry[27] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[28]  (
	.FCO(mssb_error_bytes_cry_Z[28]),
	.S(mssb_error_bytes_s[28]),
	.Y(mssb_error_bytes_cry_Y[28]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[27])
);
defparam \mssb_error_bytes_cry[28] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[29]  (
	.FCO(mssb_error_bytes_cry_Z[29]),
	.S(mssb_error_bytes_s[29]),
	.Y(mssb_error_bytes_cry_Y[29]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[28])
);
defparam \mssb_error_bytes_cry[29] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_s[31]  (
	.FCO(mssb_error_bytes_s_FCO[31]),
	.S(mssb_error_bytes_s_Z[31]),
	.Y(mssb_error_bytes_s_Y[31]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[30])
);
defparam \mssb_error_bytes_s[31] .INIT=20'h48800;
// @16:196
  ARI1 \mssb_error_bytes_cry[30]  (
	.FCO(mssb_error_bytes_cry_Z[30]),
	.S(mssb_error_bytes_s[30]),
	.Y(mssb_error_bytes_cry_Y[30]),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(mssb_error_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[29])
);
defparam \mssb_error_bytes_cry[30] .INIT=20'h48800;
// @16:240
  CFG3 \OPB_DO_5[0]  (
	.A(OPB_DO_5_1_0_Z[0]),
	.B(mssb_recv_bytes_Z[0]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[0])
);
defparam \OPB_DO_5[0] .INIT=8'hC5;
// @16:240
  CFG4 \OPB_DO_5_1_0[0]  (
	.A(mssb_status_Z[0]),
	.B(mssb_config_Z[0]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[0])
);
defparam \OPB_DO_5_1_0[0] .INIT=16'h335F;
// @16:240
  CFG3 \OPB_DO_5[1]  (
	.A(OPB_DO_5_1_0_Z[1]),
	.B(mssb_recv_bytes_Z[1]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[1])
);
defparam \OPB_DO_5[1] .INIT=8'hC5;
// @16:240
  CFG4 \OPB_DO_5_1_0[1]  (
	.A(mssb_status_Z[1]),
	.B(mssb_config_Z[1]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[1])
);
defparam \OPB_DO_5_1_0[1] .INIT=16'h335F;
// @16:215
  CFG4 \mssb_status_3_i_a2_23[1]  (
	.A(mssb_error_bytes_Z[30]),
	.B(mssb_error_bytes_Z[29]),
	.C(mssb_error_bytes_Z[28]),
	.D(mssb_error_bytes_Z[27]),
	.Y(mssb_status_3_i_a2_23_Z[1])
);
defparam \mssb_status_3_i_a2_23[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_22[1]  (
	.A(mssb_error_bytes_Z[26]),
	.B(mssb_error_bytes_Z[25]),
	.C(mssb_error_bytes_Z[24]),
	.D(mssb_error_bytes_Z[23]),
	.Y(mssb_status_3_i_a2_22_Z[1])
);
defparam \mssb_status_3_i_a2_22[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_21[1]  (
	.A(mssb_error_bytes_Z[22]),
	.B(mssb_error_bytes_Z[21]),
	.C(mssb_error_bytes_Z[20]),
	.D(mssb_error_bytes_Z[19]),
	.Y(mssb_status_3_i_a2_21_Z[1])
);
defparam \mssb_status_3_i_a2_21[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_20[1]  (
	.A(mssb_error_bytes_Z[18]),
	.B(mssb_error_bytes_Z[17]),
	.C(mssb_error_bytes_Z[16]),
	.D(mssb_error_bytes_Z[15]),
	.Y(mssb_status_3_i_a2_20_Z[1])
);
defparam \mssb_status_3_i_a2_20[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_19[1]  (
	.A(mssb_error_bytes_Z[14]),
	.B(mssb_error_bytes_Z[13]),
	.C(mssb_error_bytes_Z[12]),
	.D(mssb_error_bytes_Z[11]),
	.Y(mssb_status_3_i_a2_19_Z[1])
);
defparam \mssb_status_3_i_a2_19[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_18[1]  (
	.A(mssb_error_bytes_Z[10]),
	.B(mssb_error_bytes_Z[9]),
	.C(mssb_error_bytes_Z[8]),
	.D(mssb_error_bytes_Z[7]),
	.Y(mssb_status_3_i_a2_18_Z[1])
);
defparam \mssb_status_3_i_a2_18[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_17[1]  (
	.A(mssb_error_bytes_Z[6]),
	.B(mssb_error_bytes_Z[5]),
	.C(mssb_error_bytes_Z[4]),
	.D(mssb_error_bytes_Z[3]),
	.Y(mssb_status_3_i_a2_17_Z[1])
);
defparam \mssb_status_3_i_a2_17[1] .INIT=16'h0001;
// @16:215
  CFG4 \mssb_status_3_i_a2_16[1]  (
	.A(mssb_error_bytes_Z[31]),
	.B(mssb_error_bytes_Z[2]),
	.C(mssb_error_bytes_Z[1]),
	.D(mssb_error_bytes_Z[0]),
	.Y(mssb_status_3_i_a2_16_Z[1])
);
defparam \mssb_status_3_i_a2_16[1] .INIT=16'h0001;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_3 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(DATA_STREAM_OUT[3]),
	.D(DATA_STREAM_OUT[2]),
	.Y(un1_DATA_STREAM_OUT_NE_3_Z)
);
defparam un1_DATA_STREAM_OUT_NE_3.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_2 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.B(DATA_STREAM_OUT[1]),
	.C(DATA_STREAM_OUT[0]),
	.D(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.Y(un1_DATA_STREAM_OUT_NE_2_Z)
);
defparam un1_DATA_STREAM_OUT_NE_2.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_1 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(DATA_STREAM_OUT[7]),
	.D(DATA_STREAM_OUT[6]),
	.Y(un1_DATA_STREAM_OUT_NE_1_Z)
);
defparam un1_DATA_STREAM_OUT_NE_1.INIT=16'h7BDE;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE_0 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(DATA_STREAM_OUT[5]),
	.D(DATA_STREAM_OUT[4]),
	.Y(un1_DATA_STREAM_OUT_NE_0_Z)
);
defparam un1_DATA_STREAM_OUT_NE_0.INIT=16'h7BDE;
// @25:802
  CFG3 DATA_STREAM_OUT_ACK_RNI1GTT3 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(DATA_STREAM_OUT_STB),
	.Y(mssb_recv_bytese)
);
defparam DATA_STREAM_OUT_ACK_RNI1GTT3.INIT=8'hB3;
// @25:802
  CFG3 DATA_STREAM_OUT_ACK_RNI1GTT3_0 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(un1_mssb_recv_bytes8_0_0_Z),
	.C(DATA_STREAM_OUT_STB),
	.Y(DATA_STREAM_OUT_EXPECTEDe)
);
defparam DATA_STREAM_OUT_ACK_RNI1GTT3_0.INIT=8'hB3;
// @16:173
  CFG4 un1_mssb_recv_bytes8_0_0 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(DATA_STREAM_OUT_STB),
	.C(state_1[0]),
	.D(mssb_config_Z[31]),
	.Y(un1_mssb_recv_bytes8_0_0_Z)
);
defparam un1_mssb_recv_bytes8_0_0.INIT=16'hF8FF;
// @16:213
  CFG3 un1_actual_trans_bytes14_0_0_0 (
	.A(mssb_config_Z[31]),
	.B(state_1[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes14_0_0_0_Z)
);
defparam un1_actual_trans_bytes14_0_0_0.INIT=8'h2F;
// @16:92
  CFG3 \state_ns_i_m2_i_o2_i_o2[0]  (
	.A(mssb_config_Z[31]),
	.B(state_1[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(N_681)
);
defparam \state_ns_i_m2_i_o2_i_o2[0] .INIT=8'hE2;
// @16:240
  CFG4 \OPB_DO_5[31]  (
	.A(mssb_config_Z[31]),
	.B(mssb_recv_bytes_Z[31]),
	.C(OPB_DO11),
	.D(OPB_DO9),
	.Y(OPB_DO_5_Z[31])
);
defparam \OPB_DO_5[31] .INIT=16'hCAC0;
// @16:240
  CFG4 \OPB_DO_5[30]  (
	.A(mssb_config_Z[30]),
	.B(mssb_recv_bytes_Z[30]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[30])
);
defparam \OPB_DO_5[30] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[29]  (
	.A(mssb_config_Z[29]),
	.B(mssb_recv_bytes_Z[29]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[29])
);
defparam \OPB_DO_5[29] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[28]  (
	.A(mssb_config_Z[28]),
	.B(mssb_recv_bytes_Z[28]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[28])
);
defparam \OPB_DO_5[28] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[27]  (
	.A(mssb_config_Z[27]),
	.B(mssb_recv_bytes_Z[27]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[27])
);
defparam \OPB_DO_5[27] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[26]  (
	.A(mssb_config_Z[26]),
	.B(mssb_recv_bytes_Z[26]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[26])
);
defparam \OPB_DO_5[26] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[25]  (
	.A(mssb_config_Z[25]),
	.B(mssb_recv_bytes_Z[25]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[25])
);
defparam \OPB_DO_5[25] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[24]  (
	.A(mssb_config_Z[24]),
	.B(mssb_recv_bytes_Z[24]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[24])
);
defparam \OPB_DO_5[24] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[23]  (
	.A(mssb_config_Z[23]),
	.B(mssb_recv_bytes_Z[23]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[23])
);
defparam \OPB_DO_5[23] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[22]  (
	.A(mssb_config_Z[22]),
	.B(mssb_recv_bytes_Z[22]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[22])
);
defparam \OPB_DO_5[22] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[21]  (
	.A(mssb_config_Z[21]),
	.B(mssb_recv_bytes_Z[21]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[21])
);
defparam \OPB_DO_5[21] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[20]  (
	.A(mssb_config_Z[20]),
	.B(mssb_recv_bytes_Z[20]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[20])
);
defparam \OPB_DO_5[20] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[19]  (
	.A(mssb_config_Z[19]),
	.B(mssb_recv_bytes_Z[19]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[19])
);
defparam \OPB_DO_5[19] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[18]  (
	.A(mssb_config_Z[18]),
	.B(mssb_recv_bytes_Z[18]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[18])
);
defparam \OPB_DO_5[18] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[17]  (
	.A(mssb_config_Z[17]),
	.B(mssb_recv_bytes_Z[17]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[17])
);
defparam \OPB_DO_5[17] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[16]  (
	.A(mssb_config_Z[16]),
	.B(mssb_recv_bytes_Z[16]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[16])
);
defparam \OPB_DO_5[16] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[15]  (
	.A(mssb_config_Z[15]),
	.B(mssb_recv_bytes_Z[15]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[15])
);
defparam \OPB_DO_5[15] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[14]  (
	.A(mssb_config_Z[14]),
	.B(mssb_recv_bytes_Z[14]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[14])
);
defparam \OPB_DO_5[14] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[13]  (
	.A(mssb_config_Z[13]),
	.B(mssb_recv_bytes_Z[13]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[13])
);
defparam \OPB_DO_5[13] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[12]  (
	.A(mssb_config_Z[12]),
	.B(mssb_recv_bytes_Z[12]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[12])
);
defparam \OPB_DO_5[12] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[11]  (
	.A(mssb_config_Z[11]),
	.B(mssb_recv_bytes_Z[11]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[11])
);
defparam \OPB_DO_5[11] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[10]  (
	.A(mssb_config_Z[10]),
	.B(mssb_recv_bytes_Z[10]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[10])
);
defparam \OPB_DO_5[10] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[9]  (
	.A(mssb_config_Z[9]),
	.B(mssb_recv_bytes_Z[9]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[9])
);
defparam \OPB_DO_5[9] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[8]  (
	.A(mssb_config_Z[8]),
	.B(mssb_recv_bytes_Z[8]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[8])
);
defparam \OPB_DO_5[8] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[7]  (
	.A(mssb_config_Z[7]),
	.B(mssb_recv_bytes_Z[7]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[7])
);
defparam \OPB_DO_5[7] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[6]  (
	.A(mssb_config_Z[6]),
	.B(mssb_recv_bytes_Z[6]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[6])
);
defparam \OPB_DO_5[6] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[5]  (
	.A(mssb_config_Z[5]),
	.B(mssb_recv_bytes_Z[5]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[5])
);
defparam \OPB_DO_5[5] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[4]  (
	.A(mssb_config_Z[4]),
	.B(mssb_recv_bytes_Z[4]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[4])
);
defparam \OPB_DO_5[4] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[3]  (
	.A(mssb_config_Z[3]),
	.B(mssb_recv_bytes_Z[3]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[3])
);
defparam \OPB_DO_5[3] .INIT=16'hCCA0;
// @16:240
  CFG4 \OPB_DO_5[2]  (
	.A(mssb_config_Z[2]),
	.B(mssb_recv_bytes_Z[2]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[2])
);
defparam \OPB_DO_5[2] .INIT=16'hCCA0;
// @16:215
  CFG4 \mssb_status_3_i_a2_29[1]  (
	.A(mssb_status_3_i_a2_23_Z[1]),
	.B(mssb_status_3_i_a2_22_Z[1]),
	.C(mssb_status_3_i_a2_21_Z[1]),
	.D(mssb_status_3_i_a2_20_Z[1]),
	.Y(mssb_status_3_i_a2_29_Z[1])
);
defparam \mssb_status_3_i_a2_29[1] .INIT=16'h8000;
// @16:215
  CFG4 \mssb_status_3_i_a2_28[1]  (
	.A(mssb_status_3_i_a2_19_Z[1]),
	.B(mssb_status_3_i_a2_18_Z[1]),
	.C(mssb_status_3_i_a2_17_Z[1]),
	.D(mssb_status_3_i_a2_16_Z[1]),
	.Y(mssb_status_3_i_a2_28_Z[1])
);
defparam \mssb_status_3_i_a2_28[1] .INIT=16'h8000;
// @16:200
  CFG4 un1_DATA_STREAM_OUT_NE (
	.A(un1_DATA_STREAM_OUT_NE_3_Z),
	.B(un1_DATA_STREAM_OUT_NE_2_Z),
	.C(un1_DATA_STREAM_OUT_NE_1_Z),
	.D(un1_DATA_STREAM_OUT_NE_0_Z),
	.Y(mssb_error_bytes7)
);
defparam un1_DATA_STREAM_OUT_NE.INIT=16'hFFFE;
// @25:802
  CFG4 un1_DATA_STREAM_OUT_NE_RNI31CRB (
	.A(DATA_STREAM_OUT_STB),
	.B(DATA_STREAM_OUT_ACK_Z),
	.C(mssb_error_bytes7),
	.D(un1_mssb_recv_bytes8_0_0_Z),
	.Y(mssb_error_bytese)
);
defparam un1_DATA_STREAM_OUT_NE_RNI31CRB.INIT=16'h80FF;
// @16:211
  CFG4 \mssb_status_4[1]  (
	.A(mssb_status_3_i_a2_29_Z[1]),
	.B(mssb_status_3_i_a2_28_Z[1]),
	.C(un6_mssb_status_cry_31_Z),
	.D(un1_actual_trans_bytes_i),
	.Y(mssb_status_4_Z[1])
);
defparam \mssb_status_4[1] .INIT=16'h00F7;
// @16:226
  CFG3 mssb_config20_i_o2_i_a2_3_a2 (
	.A(N_1004),
	.B(N_978),
	.C(N_1016),
	.Y(mssb_config20_i_o2_i_a2_3_a2_Z)
);
defparam mssb_config20_i_o2_i_a2_3_a2.INIT=8'h80;
// @16:223
  CFG2 \mssb_config_9_i_i_a2[31]  (
	.A(mssb_config20_i_o2_i_a2_3_a2_Z),
	.B(OPB_DO[31]),
	.Y(N_939)
);
defparam \mssb_config_9_i_i_a2[31] .INIT=4'h8;
// @16:226
  CFG4 un1_mssb_config20_i_a2_i (
	.A(N_1016),
	.B(N_1004),
	.C(mssb_config_Z[31]),
	.D(N_978),
	.Y(un1_mssb_config20_i_a2_i_Z)
);
defparam un1_mssb_config20_i_a2_i.INIT=16'hF8F0;
// @16:242
  CFG4 OPB_DO9_i_0_i_a2_0_a2 (
	.A(N_979),
	.B(N_978),
	.C(N_1004),
	.D(N_4663),
	.Y(OPB_DO9)
);
defparam OPB_DO9_i_0_i_a2_0_a2.INIT=16'h8000;
// @16:242
  CFG4 OPB_DO10_0_a2_0_a2_0_a2 (
	.A(N_978),
	.B(N_755),
	.C(N_4663),
	.D(N_1004),
	.Y(OPB_DO10)
);
defparam OPB_DO10_0_a2_0_a2_0_a2.INIT=16'h8000;
// @16:242
  CFG4 OPB_DO11_0_a2_0_a2_0_a2 (
	.A(N_978),
	.B(N_4663),
	.C(N_723),
	.D(N_1004),
	.Y(OPB_DO11)
);
defparam OPB_DO11_0_a2_0_a2_0_a2.INIT=16'h8000;
// @16:262
  work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 cmn_uart_inst (
	.mssb_config_0(mssb_config_Z[31]),
	.DATA_STREAM_IN(DATA_STREAM_IN_Z[7:0]),
	.state_1_0(state_1[0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_Z),
	.RESET_N_c(RESET_N_c),
	.uart_rx_data_in_ack_RNIO5FU7_1z(uart_rx_data_in_ack_RNIO5FU7),
	.DATA_STREAM_INe(DATA_STREAM_INe),
	.SRV_MSSB_RX_c(SRV_MSSB_RX_c),
	.DATA_STREAM_IN_STB(DATA_STREAM_IN_STB_Z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.ST_SRV_MSSB_TX_c(ST_SRV_MSSB_TX_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSSB_IF_1 */

module CLOCK_DIV_10 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_6;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_6 ;
wire GND ;
wire un1_cntrlto15_2 ;
wire un5_cntr_cry_4_S_6 ;
wire un5_cntr_cry_3_S_6 ;
wire un5_cntr_cry_2_S_6 ;
wire un5_cntr_cry_1_S_6 ;
wire N_17_2 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_6 ;
wire un5_cntr_cry_14_S_6 ;
wire un5_cntr_cry_13_S_6 ;
wire un5_cntr_cry_12_S_6 ;
wire un5_cntr_cry_11_S_6 ;
wire un5_cntr_cry_10_S_6 ;
wire un5_cntr_cry_9_S_6 ;
wire un5_cntr_cry_8_S_6 ;
wire un5_cntr_cry_7_S_6 ;
wire un5_cntr_cry_6_S_6 ;
wire un5_cntr_s_1_4414_FCO ;
wire un5_cntr_s_1_4414_S ;
wire un5_cntr_s_1_4414_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_6 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_6 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_6 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_6 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_6 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_6 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_6 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_6 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_6 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_6 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_6 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_6 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_6 ;
wire un5_cntr_s_15_FCO_6 ;
wire un5_cntr_s_15_Y_6 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_6 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_6[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE clkout (
	.Q(N_17_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:48
  ARI1 un5_cntr_s_1_4414 (
	.FCO(un5_cntr_s_1_4414_FCO),
	.S(un5_cntr_s_1_4414_S),
	.Y(un5_cntr_s_1_4414_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4414.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_6),
	.Y(un5_cntr_cry_1_Y_6),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4414_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_6),
	.Y(un5_cntr_cry_2_Y_6),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_6),
	.Y(un5_cntr_cry_3_Y_6),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_6),
	.Y(un5_cntr_cry_4_Y_6),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_6),
	.Y(un5_cntr_cry_5_Y_6),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_6),
	.Y(un5_cntr_cry_6_Y_6),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_6),
	.Y(un5_cntr_cry_7_Y_6),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_6),
	.Y(un5_cntr_cry_8_Y_6),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_6),
	.Y(un5_cntr_cry_9_Y_6),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_6),
	.Y(un5_cntr_cry_10_Y_6),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_6),
	.Y(un5_cntr_cry_11_Y_6),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_6),
	.Y(un5_cntr_cry_12_Y_6),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_6),
	.Y(un5_cntr_cry_13_Y_6),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_6),
	.S(un5_cntr_s_15_S_6),
	.Y(un5_cntr_s_15_Y_6),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_6),
	.Y(un5_cntr_cry_14_Y_6),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_2)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIQJ1U5 (
	.Y(clk_25MHz),
	.A(N_17_2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_10 */

module CMN_DEADBAND_5_0 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [1:0] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_10;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_1969_3 ;
wire N_1958 ;
wire N_1963 ;
wire N_17 ;
wire N_1975 ;
wire N_1976 ;
wire N_18 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_1969_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_1958)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_1963)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_17)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_17),
	.Y(N_1969_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1958),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_1975)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1958),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_1976)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_17),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_18)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1975),
	.Y(DB_STATE_ns_i_i_a3_10[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1976),
	.Y(DB_STATE_ns_i_i_a3_10[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1963),
	.C(N_1958),
	.D(N_17),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1022;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_1963),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_1969_3),
	.D(N_18),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1975),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1976),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0 */

module CMN_DEADBAND_5_0_8 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [5:4] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_9;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_1997_3 ;
wire N_1977 ;
wire N_1986 ;
wire N_1982 ;
wire N_2010 ;
wire N_2011 ;
wire N_1983 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_9[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_1997_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_1977)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_1986)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_1982)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_1982),
	.Y(N_1997_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1977),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2010)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1977),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2011)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_1982),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_1983)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2010),
	.Y(DB_STATE_ns_i_i_a3_9[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2011),
	.Y(DB_STATE_ns_i_i_a3_9[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_1986),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_1982),
	.D(N_1977),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_1986),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_1997_3),
	.D(N_1983),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2010),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2011),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_8 */

module CMN_DEADBAND_5_0_9 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [3:2] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_8;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2032_3 ;
wire N_2012 ;
wire N_2021 ;
wire N_2017 ;
wire N_2045 ;
wire N_2046 ;
wire N_2018 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2032_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2012)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2021)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2017)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2017),
	.Y(N_2032_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2012),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2045)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2012),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2046)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2017),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2018)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2045),
	.Y(DB_STATE_ns_i_i_a3_8[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2046),
	.Y(DB_STATE_ns_i_i_a3_8[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2021),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2017),
	.D(N_2012),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2021),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2032_3),
	.D(N_2018),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2045),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2046),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_9 */

module PH_PWM_625_0_80_3_3_0 (
  sync_cntr,
  state_0,
  PWM_counter,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_i,
  sync_cntr11,
  clk_25MHz
)
;
input [1:0] sync_cntr ;
input state_0 ;
output [8:0] PWM_counter ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_i ;
input sync_cntr11 ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_i ;
wire sync_cntr11 ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_lxu_RNIMV8D02_Y;
wire [0:0] PWM_counter_lxu_;
wire [1:1] PWM_counter_RNILH7V24_Y;
wire [2:2] PWM_counter_RNIL46H56_Y;
wire [3:3] PWM_counter_RNIMO4388_Y;
wire [4:4] PWM_counter_RNIOD3LAA_Y;
wire [5:5] PWM_counter_RNIR327DC_Y;
wire [6:6] PWM_counter_RNIVQ0PFE_Y;
wire [8:8] PWM_counter_RNO_FCO;
wire [8:8] PWM_counter_RNO_Y;
wire [7:7] PWM_counter_RNI4JVAIG_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_80 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNIMQU2P_S ;
wire un21_clk_en_1_RNIMQU2P_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIVOLSI1_S ;
wire un21_clk_en_1_RNIVOLSI1_Y ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire down_2_sqmuxa_0_Z ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_80),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un21_clk_en_1_RNIMQU2P  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNIMQU2P_S),
	.Y(un21_clk_en_1_RNIMQU2P_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(state_0),
	.A(sync_cntr11),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNIMQU2P .INIT=20'h43111;
// @42:236
  ARI1 \PWM_PROC.un21_clk_en_1_RNIVOLSI1  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIVOLSI1_S),
	.Y(un21_clk_en_1_RNIVOLSI1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_i),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIVOLSI1 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_lxu_RNIMV8D02[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_lxu_RNIMV8D02_Y[0]),
	.B(down_Z),
	.C(state_0),
	.D(sync_cntr11),
	.A(PWM_counter_lxu_[0]),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_lxu_RNIMV8D02[0] .INIT=20'h5D52A;
// @42:236
  ARI1 \PWM_counter_RNILH7V24[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNILH7V24_Y[1]),
	.B(PWM_counter[1]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNILH7V24[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIL46H56[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIL46H56_Y[2]),
	.B(PWM_counter[2]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIL46H56[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIMO4388[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIMO4388_Y[3]),
	.B(PWM_counter[3]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIMO4388[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIOD3LAA[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIOD3LAA_Y[4]),
	.B(PWM_counter[4]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIOD3LAA[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIR327DC[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIR327DC_Y[5]),
	.B(PWM_counter[5]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIR327DC[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIVQ0PFE[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIVQ0PFE_Y[6]),
	.B(PWM_counter[6]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIVQ0PFE[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un21_clk_en_1_RNIVOLSI1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNI4JVAIG[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI4JVAIG_Y[7]),
	.B(PWM_counter[7]),
	.C(un21_clk_en_1_RNIVOLSI1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI4JVAIG[7] .INIT=20'h57788;
// @38:85
  CFG4 \PWM_counter_lxu[0]  (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(PWM_counter[0]),
	.Y(PWM_counter_lxu_[0])
);
defparam \PWM_counter_lxu[0] .INIT=16'h8F00;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[6]),
	.B(PWM_counter[5]),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0010;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[3]),
	.B(PWM_counter[5]),
	.C(PWM_counter[4]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[2]),
	.D(PWM_counter[1]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0004;
  CFG3 down_RNISD8RB (
	.A(down_Z),
	.B(sync_cntr11),
	.C(state_0),
	.Y(PWM_counter_0)
);
defparam down_RNISD8RB.INIT=8'h2A;
// @38:85
  CFG3 down_RNO (
	.A(PWM_counter[8]),
	.B(sync_cntr11),
	.C(state_0),
	.Y(N_80)
);
defparam down_RNO.INIT=8'h2A;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:128
  CFG4 down_2_sqmuxa_0 (
	.A(un31_clk_en_4),
	.B(state_0),
	.C(sync_cntr11),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_0_Z)
);
defparam down_2_sqmuxa_0.INIT=16'h153F;
// @38:85
  CFG3 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_2_sqmuxa_0_Z),
	.C(down_Z),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=8'h3B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_0 */

module SIMPLE_PH_PWM_0 (
  pwm_config_0,
  mot_pwm_raw_i,
  mot_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
input pwm_config_0 ;
output [2:0] mot_pwm_raw_i ;
output [2:0] mot_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [15:0] counter1_Z;
wire [15:0] counter1_s;
wire [15:0] counter3_Z;
wire [15:0] counter2_Z;
wire [2:0] pwm_out_5_Z;
wire [14:0] counter1_cry;
wire [0:0] counter1_RNIM86FF2_Y;
wire [1:1] counter1_RNITUFOR2_Y;
wire [2:2] counter1_RNI5MP183_Y;
wire [3:3] counter1_RNIEE3BK3_Y;
wire [4:4] counter1_RNIO7DK04_Y;
wire [5:5] counter1_RNI32NTC4_Y;
wire [6:6] counter1_RNIFT07P4_Y;
wire [7:7] counter1_RNISPAG55_Y;
wire [8:8] counter1_RNIANKPH5_Y;
wire [9:9] counter1_RNIPLU2U5_Y;
wire [10:10] counter1_RNIGSUI76_Y;
wire [11:11] counter1_RNI84V2H6_Y;
wire [12:12] counter1_RNI1DVIQ6_Y;
wire [13:13] counter1_RNIRMV247_Y;
wire [15:15] counter1_RNO_FCO;
wire [15:15] counter1_RNO_Y;
wire [14:14] counter1_RNIM10JD7_Y;
wire VCC ;
wire GND ;
wire un1_counter3_cry_6_0_S ;
wire un1_counter3_cry_5_0_S ;
wire un1_counter3_cry_4_0_S ;
wire un1_counter3_cry_3_0_S ;
wire un1_counter3_cry_2_0_S ;
wire un1_counter3_cry_1_0_S ;
wire un1_counter3_cry_0_Y ;
wire direction1_Z ;
wire N_25_i_i ;
wire direction2_Z ;
wire un1_direction2_0_sqmuxa_i ;
wire direction3_Z ;
wire un1_direction3_0_sqmuxa_i ;
wire un1_counter2_cry_5_0_S ;
wire un1_counter2_cry_4_0_S ;
wire un1_counter2_cry_3_0_S ;
wire un1_counter2_cry_2_0_S ;
wire un1_counter2_cry_1_0_S ;
wire un1_counter2_cry_0_Y ;
wire un1_counter3_s_15_S ;
wire un1_counter3_cry_14_0_S ;
wire un1_counter3_cry_13_0_S ;
wire un1_counter3_cry_12_0_S ;
wire un1_counter3_cry_11_0_S ;
wire un1_counter3_cry_10_0_S ;
wire un1_counter3_cry_9_0_S ;
wire un1_counter3_cry_8_0_S ;
wire un1_counter3_cry_7_0_S ;
wire un1_counter2_s_15_S ;
wire un1_counter2_cry_14_0_S ;
wire un1_counter2_cry_13_0_S ;
wire un1_counter2_cry_12_0_S ;
wire un1_counter2_cry_11_0_S ;
wire un1_counter2_cry_10_0_S ;
wire un1_counter2_cry_9_0_S ;
wire un1_counter2_cry_8_0_S ;
wire un1_counter2_cry_7_0_S ;
wire un1_counter2_cry_6_0_S ;
wire counter1_cry_cy ;
wire un7_enablelto15_i_a2_RNIGJS532_S ;
wire un7_enablelto15_i_a2_RNIGJS532_Y ;
wire N_34 ;
wire un1_N_6 ;
wire un1_N_8 ;
wire un1_m8_i_0 ;
wire un1_counter3_cry_0_Z ;
wire un1_counter3_cry_0_S ;
wire un1_counter3_cry_1 ;
wire un1_counter3_cry_1_0_Y ;
wire un1_counter3_cry_2 ;
wire un1_counter3_cry_2_0_Y ;
wire un1_counter3_cry_3 ;
wire un1_counter3_cry_3_0_Y ;
wire un1_counter3_cry_4 ;
wire un1_counter3_cry_4_0_Y ;
wire un1_counter3_cry_5 ;
wire un1_counter3_cry_5_0_Y ;
wire un1_counter3_cry_6 ;
wire un1_counter3_cry_6_0_Y ;
wire un1_counter3_cry_7 ;
wire un1_counter3_cry_7_0_Y ;
wire un1_counter3_cry_8 ;
wire un1_counter3_cry_8_0_Y ;
wire un1_counter3_cry_9 ;
wire un1_counter3_cry_9_0_Y ;
wire un1_counter3_cry_10 ;
wire un1_counter3_cry_10_0_Y ;
wire un1_counter3_cry_11 ;
wire un1_counter3_cry_11_0_Y ;
wire un1_counter3_cry_12 ;
wire un1_counter3_cry_12_0_Y ;
wire un1_counter3_cry_13 ;
wire un1_counter3_cry_13_0_Y ;
wire un1_counter3_s_15_FCO ;
wire un1_counter3_s_15_Y ;
wire un1_counter3_cry_14 ;
wire un1_counter3_cry_14_0_Y ;
wire un1_counter2_cry_0_Z ;
wire un1_counter2_cry_0_S ;
wire un1_counter2_cry_1 ;
wire un1_counter2_cry_1_0_Y ;
wire un1_counter2_cry_2 ;
wire un1_counter2_cry_2_0_Y ;
wire un1_counter2_cry_3 ;
wire un1_counter2_cry_3_0_Y ;
wire un1_counter2_cry_4 ;
wire un1_counter2_cry_4_0_Y ;
wire un1_counter2_cry_5 ;
wire un1_counter2_cry_5_0_Y ;
wire un1_counter2_cry_6 ;
wire un1_counter2_cry_6_0_Y ;
wire un1_counter2_cry_7 ;
wire un1_counter2_cry_7_0_Y ;
wire un1_counter2_cry_8 ;
wire un1_counter2_cry_8_0_Y ;
wire un1_counter2_cry_9 ;
wire un1_counter2_cry_9_0_Y ;
wire un1_counter2_cry_10 ;
wire un1_counter2_cry_10_0_Y ;
wire un1_counter2_cry_11 ;
wire un1_counter2_cry_11_0_Y ;
wire un1_counter2_cry_12 ;
wire un1_counter2_cry_12_0_Y ;
wire un1_counter2_cry_13 ;
wire un1_counter2_cry_13_0_Y ;
wire un1_counter2_s_15_FCO ;
wire un1_counter2_s_15_Y ;
wire un1_counter2_cry_14 ;
wire un1_counter2_cry_14_0_Y ;
wire un1_m8_i_o5_1 ;
wire un1_N_5 ;
wire un1_direction3_0_sqmuxa_0_a2_1_Z ;
wire N_201 ;
wire un12_enablelto8_1_Z ;
wire un12_enablelt9 ;
wire N_270 ;
wire un7_enablelto15_i_a2_9_Z ;
wire un7_enablelto15_i_a2_8_Z ;
wire un7_enablelto15_i_a2_7_Z ;
wire un7_enablelto15_i_a2_6 ;
wire un16_enablelto15_i_a2_9_Z ;
wire un16_enablelto15_i_a2_8_Z ;
wire un16_enablelto15_i_a2_7_Z ;
wire un1_direction3_0_sqmuxa_0_a5_2_8_Z ;
wire un1_direction3_0_sqmuxa_0_a5_2_7_Z ;
wire un1_direction3_0_sqmuxa_0_0_Z ;
wire un1_direction3_0_sqmuxa_0_a5_2 ;
wire un16_enablelto15_i_a2_10_Z ;
wire un1_direction3_0_sqmuxa_0_a5_2_10_Z ;
wire un1_direction3_0_sqmuxa_0_a5_2_12_Z ;
wire N_37 ;
wire un1_direction3_0_sqmuxa_0_1_Z ;
wire un12_enablelt12 ;
wire un12_enablelt15 ;
  CFG1 \pwm_out_RNIMHT03[1]  (
	.A(mot_pwm_raw[1]),
	.Y(mot_pwm_raw_i[1])
);
defparam \pwm_out_RNIMHT03[1] .INIT=2'h1;
  CFG1 \pwm_out_RNINIT03[2]  (
	.A(mot_pwm_raw[2]),
	.Y(mot_pwm_raw_i[2])
);
defparam \pwm_out_RNINIT03[2] .INIT=2'h1;
  CFG1 \pwm_out_RNILGT03[0]  (
	.A(mot_pwm_raw[0]),
	.Y(mot_pwm_raw_i[0])
);
defparam \pwm_out_RNILGT03[0] .INIT=2'h1;
// @39:33
  SLE \counter1[15]  (
	.Q(counter1_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[15]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[14]  (
	.Q(counter1_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[14]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[13]  (
	.Q(counter1_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[13]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[12]  (
	.Q(counter1_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[12]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[11]  (
	.Q(counter1_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[11]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[10]  (
	.Q(counter1_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[10]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[9]  (
	.Q(counter1_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[9]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[8]  (
	.Q(counter1_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[8]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[7]  (
	.Q(counter1_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[7]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[6]  (
	.Q(counter1_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[6]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[5]  (
	.Q(counter1_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[5]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[4]  (
	.Q(counter1_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[4]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[3]  (
	.Q(counter1_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[3]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[2]  (
	.Q(counter1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[2]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[1]  (
	.Q(counter1_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[1]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[0]  (
	.Q(counter1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[0]),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[6]  (
	.Q(counter3_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_6_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[5]  (
	.Q(counter3_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[4]  (
	.Q(counter3_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[3]  (
	.Q(counter3_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[2]  (
	.Q(counter3_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[1]  (
	.Q(counter3_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[0]  (
	.Q(counter3_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE direction1 (
	.Q(direction1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_25_i_i),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE direction2 (
	.Q(direction2_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_direction2_0_sqmuxa_i),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE direction3 (
	.Q(direction3_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_direction3_0_sqmuxa_i),
	.EN(pwm_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[5]  (
	.Q(counter2_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[4]  (
	.Q(counter2_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[3]  (
	.Q(counter2_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[2]  (
	.Q(counter2_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[1]  (
	.Q(counter2_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[0]  (
	.Q(counter2_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[15]  (
	.Q(counter3_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[14]  (
	.Q(counter3_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_14_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[13]  (
	.Q(counter3_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_13_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[12]  (
	.Q(counter3_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_12_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[11]  (
	.Q(counter3_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_11_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[10]  (
	.Q(counter3_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_10_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[9]  (
	.Q(counter3_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_9_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[8]  (
	.Q(counter3_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_8_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[7]  (
	.Q(counter3_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_7_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[15]  (
	.Q(counter2_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[14]  (
	.Q(counter2_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_14_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[13]  (
	.Q(counter2_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_13_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[12]  (
	.Q(counter2_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_12_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[11]  (
	.Q(counter2_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_11_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[10]  (
	.Q(counter2_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_10_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[9]  (
	.Q(counter2_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_9_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[8]  (
	.Q(counter2_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_8_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[7]  (
	.Q(counter2_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_7_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[6]  (
	.Q(counter2_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_6_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[2]  (
	.Q(mot_pwm_raw[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pwm_out_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[1]  (
	.Q(mot_pwm_raw[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pwm_out_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[0]  (
	.Q(mot_pwm_raw[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pwm_out_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:38
  ARI1 un7_enablelto15_i_a2_RNIGJS532 (
	.FCO(counter1_cry_cy),
	.S(un7_enablelto15_i_a2_RNIGJS532_S),
	.Y(un7_enablelto15_i_a2_RNIGJS532_Y),
	.B(N_34),
	.C(un1_N_6),
	.D(un1_N_8),
	.A(un1_m8_i_0),
	.FCI(VCC)
);
defparam un7_enablelto15_i_a2_RNIGJS532.INIT=20'h4AAAB;
// @39:38
  ARI1 \counter1_RNIM86FF2[0]  (
	.FCO(counter1_cry[0]),
	.S(counter1_s[0]),
	.Y(counter1_RNIM86FF2_Y[0]),
	.B(counter1_Z[0]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry_cy)
);
defparam \counter1_RNIM86FF2[0] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNITUFOR2[1]  (
	.FCO(counter1_cry[1]),
	.S(counter1_s[1]),
	.Y(counter1_RNITUFOR2_Y[1]),
	.B(counter1_Z[1]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[0])
);
defparam \counter1_RNITUFOR2[1] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI5MP183[2]  (
	.FCO(counter1_cry[2]),
	.S(counter1_s[2]),
	.Y(counter1_RNI5MP183_Y[2]),
	.B(counter1_Z[2]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[1])
);
defparam \counter1_RNI5MP183[2] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIEE3BK3[3]  (
	.FCO(counter1_cry[3]),
	.S(counter1_s[3]),
	.Y(counter1_RNIEE3BK3_Y[3]),
	.B(counter1_Z[3]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[2])
);
defparam \counter1_RNIEE3BK3[3] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIO7DK04[4]  (
	.FCO(counter1_cry[4]),
	.S(counter1_s[4]),
	.Y(counter1_RNIO7DK04_Y[4]),
	.B(counter1_Z[4]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[3])
);
defparam \counter1_RNIO7DK04[4] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI32NTC4[5]  (
	.FCO(counter1_cry[5]),
	.S(counter1_s[5]),
	.Y(counter1_RNI32NTC4_Y[5]),
	.B(counter1_Z[5]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[4])
);
defparam \counter1_RNI32NTC4[5] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIFT07P4[6]  (
	.FCO(counter1_cry[6]),
	.S(counter1_s[6]),
	.Y(counter1_RNIFT07P4_Y[6]),
	.B(counter1_Z[6]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[5])
);
defparam \counter1_RNIFT07P4[6] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNISPAG55[7]  (
	.FCO(counter1_cry[7]),
	.S(counter1_s[7]),
	.Y(counter1_RNISPAG55_Y[7]),
	.B(counter1_Z[7]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[6])
);
defparam \counter1_RNISPAG55[7] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIANKPH5[8]  (
	.FCO(counter1_cry[8]),
	.S(counter1_s[8]),
	.Y(counter1_RNIANKPH5_Y[8]),
	.B(counter1_Z[8]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[7])
);
defparam \counter1_RNIANKPH5[8] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIPLU2U5[9]  (
	.FCO(counter1_cry[9]),
	.S(counter1_s[9]),
	.Y(counter1_RNIPLU2U5_Y[9]),
	.B(counter1_Z[9]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[8])
);
defparam \counter1_RNIPLU2U5[9] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIGSUI76[10]  (
	.FCO(counter1_cry[10]),
	.S(counter1_s[10]),
	.Y(counter1_RNIGSUI76_Y[10]),
	.B(counter1_Z[10]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[9])
);
defparam \counter1_RNIGSUI76[10] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI84V2H6[11]  (
	.FCO(counter1_cry[11]),
	.S(counter1_s[11]),
	.Y(counter1_RNI84V2H6_Y[11]),
	.B(counter1_Z[11]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[10])
);
defparam \counter1_RNI84V2H6[11] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI1DVIQ6[12]  (
	.FCO(counter1_cry[12]),
	.S(counter1_s[12]),
	.Y(counter1_RNI1DVIQ6_Y[12]),
	.B(counter1_Z[12]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[11])
);
defparam \counter1_RNI1DVIQ6[12] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIRMV247[13]  (
	.FCO(counter1_cry[13]),
	.S(counter1_s[13]),
	.Y(counter1_RNIRMV247_Y[13]),
	.B(counter1_Z[13]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[12])
);
defparam \counter1_RNIRMV247[13] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNO[15]  (
	.FCO(counter1_RNO_FCO[15]),
	.S(counter1_s[15]),
	.Y(counter1_RNO_Y[15]),
	.B(N_25_i_i),
	.C(counter1_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(counter1_cry[14])
);
defparam \counter1_RNO[15] .INIT=20'h46600;
// @39:38
  ARI1 \counter1_RNIM10JD7[14]  (
	.FCO(counter1_cry[14]),
	.S(counter1_s[14]),
	.Y(counter1_RNIM10JD7_Y[14]),
	.B(counter1_Z[14]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[13])
);
defparam \counter1_RNIM10JD7[14] .INIT=20'h555AA;
// @39:91
  ARI1 un1_counter3_cry_0 (
	.FCO(un1_counter3_cry_0_Z),
	.S(un1_counter3_cry_0_S),
	.Y(un1_counter3_cry_0_Y),
	.B(pwm_config_0),
	.C(GND),
	.D(GND),
	.A(counter3_Z[0]),
	.FCI(GND)
);
defparam un1_counter3_cry_0.INIT=20'h555AA;
// @39:91
  ARI1 un1_counter3_cry_1_0 (
	.FCO(un1_counter3_cry_1),
	.S(un1_counter3_cry_1_0_S),
	.Y(un1_counter3_cry_1_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[1]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_0_Z)
);
defparam un1_counter3_cry_1_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_2_0 (
	.FCO(un1_counter3_cry_2),
	.S(un1_counter3_cry_2_0_S),
	.Y(un1_counter3_cry_2_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[2]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_1)
);
defparam un1_counter3_cry_2_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_3_0 (
	.FCO(un1_counter3_cry_3),
	.S(un1_counter3_cry_3_0_S),
	.Y(un1_counter3_cry_3_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[3]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_2)
);
defparam un1_counter3_cry_3_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_4_0 (
	.FCO(un1_counter3_cry_4),
	.S(un1_counter3_cry_4_0_S),
	.Y(un1_counter3_cry_4_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[4]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_3)
);
defparam un1_counter3_cry_4_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_5_0 (
	.FCO(un1_counter3_cry_5),
	.S(un1_counter3_cry_5_0_S),
	.Y(un1_counter3_cry_5_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[5]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_4)
);
defparam un1_counter3_cry_5_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_6_0 (
	.FCO(un1_counter3_cry_6),
	.S(un1_counter3_cry_6_0_S),
	.Y(un1_counter3_cry_6_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[6]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_5)
);
defparam un1_counter3_cry_6_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_7_0 (
	.FCO(un1_counter3_cry_7),
	.S(un1_counter3_cry_7_0_S),
	.Y(un1_counter3_cry_7_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[7]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_6)
);
defparam un1_counter3_cry_7_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_8_0 (
	.FCO(un1_counter3_cry_8),
	.S(un1_counter3_cry_8_0_S),
	.Y(un1_counter3_cry_8_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[8]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_7)
);
defparam un1_counter3_cry_8_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_9_0 (
	.FCO(un1_counter3_cry_9),
	.S(un1_counter3_cry_9_0_S),
	.Y(un1_counter3_cry_9_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[9]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_8)
);
defparam un1_counter3_cry_9_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_10_0 (
	.FCO(un1_counter3_cry_10),
	.S(un1_counter3_cry_10_0_S),
	.Y(un1_counter3_cry_10_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[10]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_9)
);
defparam un1_counter3_cry_10_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_11_0 (
	.FCO(un1_counter3_cry_11),
	.S(un1_counter3_cry_11_0_S),
	.Y(un1_counter3_cry_11_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[11]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_10)
);
defparam un1_counter3_cry_11_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_12_0 (
	.FCO(un1_counter3_cry_12),
	.S(un1_counter3_cry_12_0_S),
	.Y(un1_counter3_cry_12_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[12]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_11)
);
defparam un1_counter3_cry_12_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_cry_13_0 (
	.FCO(un1_counter3_cry_13),
	.S(un1_counter3_cry_13_0_S),
	.Y(un1_counter3_cry_13_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[13]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_12)
);
defparam un1_counter3_cry_13_0.INIT=20'h566CC;
// @39:91
  ARI1 un1_counter3_s_15 (
	.FCO(un1_counter3_s_15_FCO),
	.S(un1_counter3_s_15_S),
	.Y(un1_counter3_s_15_Y),
	.B(counter3_Z[15]),
	.C(un1_direction3_0_sqmuxa_i),
	.D(pwm_config_0),
	.A(VCC),
	.FCI(un1_counter3_cry_14)
);
defparam un1_counter3_s_15.INIT=20'h46A00;
// @39:91
  ARI1 un1_counter3_cry_14_0 (
	.FCO(un1_counter3_cry_14),
	.S(un1_counter3_cry_14_0_S),
	.Y(un1_counter3_cry_14_0_Y),
	.B(un1_direction3_0_sqmuxa_i),
	.C(counter3_Z[14]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter3_cry_13)
);
defparam un1_counter3_cry_14_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_0 (
	.FCO(un1_counter2_cry_0_Z),
	.S(un1_counter2_cry_0_S),
	.Y(un1_counter2_cry_0_Y),
	.B(pwm_config_0),
	.C(GND),
	.D(GND),
	.A(counter2_Z[0]),
	.FCI(GND)
);
defparam un1_counter2_cry_0.INIT=20'h555AA;
// @39:64
  ARI1 un1_counter2_cry_1_0 (
	.FCO(un1_counter2_cry_1),
	.S(un1_counter2_cry_1_0_S),
	.Y(un1_counter2_cry_1_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[1]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_0_Z)
);
defparam un1_counter2_cry_1_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_2_0 (
	.FCO(un1_counter2_cry_2),
	.S(un1_counter2_cry_2_0_S),
	.Y(un1_counter2_cry_2_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[2]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_1)
);
defparam un1_counter2_cry_2_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_3_0 (
	.FCO(un1_counter2_cry_3),
	.S(un1_counter2_cry_3_0_S),
	.Y(un1_counter2_cry_3_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[3]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_2)
);
defparam un1_counter2_cry_3_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_4_0 (
	.FCO(un1_counter2_cry_4),
	.S(un1_counter2_cry_4_0_S),
	.Y(un1_counter2_cry_4_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[4]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_3)
);
defparam un1_counter2_cry_4_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_5_0 (
	.FCO(un1_counter2_cry_5),
	.S(un1_counter2_cry_5_0_S),
	.Y(un1_counter2_cry_5_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[5]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_4)
);
defparam un1_counter2_cry_5_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_6_0 (
	.FCO(un1_counter2_cry_6),
	.S(un1_counter2_cry_6_0_S),
	.Y(un1_counter2_cry_6_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[6]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_5)
);
defparam un1_counter2_cry_6_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_7_0 (
	.FCO(un1_counter2_cry_7),
	.S(un1_counter2_cry_7_0_S),
	.Y(un1_counter2_cry_7_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[7]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_6)
);
defparam un1_counter2_cry_7_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_8_0 (
	.FCO(un1_counter2_cry_8),
	.S(un1_counter2_cry_8_0_S),
	.Y(un1_counter2_cry_8_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[8]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_7)
);
defparam un1_counter2_cry_8_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_9_0 (
	.FCO(un1_counter2_cry_9),
	.S(un1_counter2_cry_9_0_S),
	.Y(un1_counter2_cry_9_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[9]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_8)
);
defparam un1_counter2_cry_9_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_10_0 (
	.FCO(un1_counter2_cry_10),
	.S(un1_counter2_cry_10_0_S),
	.Y(un1_counter2_cry_10_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[10]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_9)
);
defparam un1_counter2_cry_10_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_11_0 (
	.FCO(un1_counter2_cry_11),
	.S(un1_counter2_cry_11_0_S),
	.Y(un1_counter2_cry_11_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[11]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_10)
);
defparam un1_counter2_cry_11_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_12_0 (
	.FCO(un1_counter2_cry_12),
	.S(un1_counter2_cry_12_0_S),
	.Y(un1_counter2_cry_12_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[12]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_11)
);
defparam un1_counter2_cry_12_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_cry_13_0 (
	.FCO(un1_counter2_cry_13),
	.S(un1_counter2_cry_13_0_S),
	.Y(un1_counter2_cry_13_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[13]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_12)
);
defparam un1_counter2_cry_13_0.INIT=20'h566CC;
// @39:64
  ARI1 un1_counter2_s_15 (
	.FCO(un1_counter2_s_15_FCO),
	.S(un1_counter2_s_15_S),
	.Y(un1_counter2_s_15_Y),
	.B(counter2_Z[15]),
	.C(un1_direction2_0_sqmuxa_i),
	.D(pwm_config_0),
	.A(VCC),
	.FCI(un1_counter2_cry_14)
);
defparam un1_counter2_s_15.INIT=20'h46A00;
// @39:64
  ARI1 un1_counter2_cry_14_0 (
	.FCO(un1_counter2_cry_14),
	.S(un1_counter2_cry_14_0_S),
	.Y(un1_counter2_cry_14_0_Y),
	.B(un1_direction2_0_sqmuxa_i),
	.C(counter2_Z[14]),
	.D(GND),
	.A(pwm_config_0),
	.FCI(un1_counter2_cry_13)
);
defparam un1_counter2_cry_14_0.INIT=20'h566CC;
// @39:38
  CFG4 \counter1_RNI04GK01[4]  (
	.A(counter1_Z[4]),
	.B(un1_m8_i_o5_1),
	.C(counter1_Z[8]),
	.D(counter1_Z[7]),
	.Y(un1_N_5)
);
defparam \counter1_RNI04GK01[4] .INIT=16'hFFF2;
// @39:38
  CFG4 \counter1_RNISBRKI[2]  (
	.A(counter1_Z[6]),
	.B(counter1_Z[5]),
	.C(counter1_Z[3]),
	.D(counter1_Z[2]),
	.Y(un1_m8_i_o5_1)
);
defparam \counter1_RNISBRKI[2] .INIT=16'h7FFF;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a2 (
	.A(counter3_Z[5]),
	.B(un1_direction3_0_sqmuxa_0_a2_1_Z),
	.C(counter3_Z[8]),
	.D(counter3_Z[7]),
	.Y(N_201)
);
defparam un1_direction3_0_sqmuxa_0_a2.INIT=16'h000D;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a2_1 (
	.A(counter3_Z[6]),
	.B(counter3_Z[4]),
	.C(counter3_Z[3]),
	.D(counter3_Z[2]),
	.Y(un1_direction3_0_sqmuxa_0_a2_1_Z)
);
defparam un1_direction3_0_sqmuxa_0_a2_1.INIT=16'h7FFF;
// @39:66
  CFG4 un12_enablelto8 (
	.A(counter2_Z[5]),
	.B(un12_enablelto8_1_Z),
	.C(counter2_Z[8]),
	.D(counter2_Z[7]),
	.Y(un12_enablelt9)
);
defparam un12_enablelto8.INIT=16'h000D;
// @39:66
  CFG4 un12_enablelto8_1 (
	.A(counter2_Z[6]),
	.B(counter2_Z[4]),
	.C(counter2_Z[3]),
	.D(counter2_Z[2]),
	.Y(un12_enablelto8_1_Z)
);
defparam un12_enablelto8_1.INIT=16'h7FFF;
// @39:38
  CFG4 un1_direction1_0_sqmuxa_0_i (
	.A(un1_N_8),
	.B(un1_m8_i_0),
	.C(un1_N_6),
	.D(N_34),
	.Y(N_25_i_i)
);
defparam un1_direction1_0_sqmuxa_0_i.INIT=16'h00FE;
// @39:92
  CFG2 un1_direction3_0_sqmuxa_0_a2_0 (
	.A(counter3_Z[13]),
	.B(counter3_Z[14]),
	.Y(N_270)
);
defparam un1_direction3_0_sqmuxa_0_a2_0.INIT=4'h1;
// @39:117
  CFG2 \pwm_out_5[0]  (
	.A(direction1_Z),
	.B(pwm_config_0),
	.Y(pwm_out_5_Z[0])
);
defparam \pwm_out_5[0] .INIT=4'h8;
// @39:117
  CFG2 \pwm_out_5[2]  (
	.A(direction3_Z),
	.B(pwm_config_0),
	.Y(pwm_out_5_Z[2])
);
defparam \pwm_out_5[2] .INIT=4'h8;
// @39:117
  CFG2 \pwm_out_5[1]  (
	.A(direction2_Z),
	.B(pwm_config_0),
	.Y(pwm_out_5_Z[1])
);
defparam \pwm_out_5[1] .INIT=4'h8;
// @39:46
  CFG4 un7_enablelto15_i_a2_9 (
	.A(counter1_Z[6]),
	.B(counter1_Z[7]),
	.C(counter1_Z[15]),
	.D(counter1_Z[12]),
	.Y(un7_enablelto15_i_a2_9_Z)
);
defparam un7_enablelto15_i_a2_9.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_8 (
	.A(counter1_Z[5]),
	.B(counter1_Z[4]),
	.C(counter1_Z[3]),
	.D(counter1_Z[2]),
	.Y(un7_enablelto15_i_a2_8_Z)
);
defparam un7_enablelto15_i_a2_8.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_7 (
	.A(counter1_Z[11]),
	.B(counter1_Z[10]),
	.C(counter1_Z[9]),
	.D(counter1_Z[8]),
	.Y(un7_enablelto15_i_a2_7_Z)
);
defparam un7_enablelto15_i_a2_7.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_6_0 (
	.A(counter1_Z[1]),
	.B(counter1_Z[0]),
	.C(counter1_Z[14]),
	.D(counter1_Z[13]),
	.Y(un7_enablelto15_i_a2_6)
);
defparam un7_enablelto15_i_a2_6_0.INIT=16'h0001;
// @39:73
  CFG4 un16_enablelto15_i_a2_9 (
	.A(counter2_Z[11]),
	.B(counter2_Z[10]),
	.C(counter2_Z[9]),
	.D(counter2_Z[8]),
	.Y(un16_enablelto15_i_a2_9_Z)
);
defparam un16_enablelto15_i_a2_9.INIT=16'h0001;
// @39:73
  CFG4 un16_enablelto15_i_a2_8 (
	.A(counter2_Z[15]),
	.B(counter2_Z[14]),
	.C(counter2_Z[13]),
	.D(counter2_Z[12]),
	.Y(un16_enablelto15_i_a2_8_Z)
);
defparam un16_enablelto15_i_a2_8.INIT=16'h0001;
// @39:73
  CFG4 un16_enablelto15_i_a2_7 (
	.A(counter2_Z[5]),
	.B(counter2_Z[4]),
	.C(counter2_Z[3]),
	.D(counter2_Z[2]),
	.Y(un16_enablelto15_i_a2_7_Z)
);
defparam un16_enablelto15_i_a2_7.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a5_2_8 (
	.A(counter3_Z[11]),
	.B(counter3_Z[7]),
	.C(counter3_Z[5]),
	.D(counter3_Z[2]),
	.Y(un1_direction3_0_sqmuxa_0_a5_2_8_Z)
);
defparam un1_direction3_0_sqmuxa_0_a5_2_8.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a5_2_7 (
	.A(counter3_Z[15]),
	.B(counter3_Z[12]),
	.C(counter3_Z[9]),
	.D(counter3_Z[3]),
	.Y(un1_direction3_0_sqmuxa_0_a5_2_7_Z)
);
defparam un1_direction3_0_sqmuxa_0_a5_2_7.INIT=16'h0001;
// @39:38
  CFG4 \counter1_RNIO9LF7[10]  (
	.A(counter1_Z[10]),
	.B(counter1_Z[11]),
	.C(counter1_Z[15]),
	.D(counter1_Z[12]),
	.Y(un1_N_8)
);
defparam \counter1_RNIO9LF7[10] .INIT=16'hE000;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0 (
	.A(direction3_Z),
	.B(counter3_Z[15]),
	.C(counter3_Z[12]),
	.D(N_270),
	.Y(un1_direction3_0_sqmuxa_0_0_Z)
);
defparam un1_direction3_0_sqmuxa_0_0.INIT=16'h1511;
// @39:38
  CFG4 direction1_RNI46HSC (
	.A(counter1_Z[14]),
	.B(direction1_Z),
	.C(counter1_Z[15]),
	.D(counter1_Z[13]),
	.Y(un1_m8_i_0)
);
defparam direction1_RNI46HSC.INIT=16'hFCEC;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a5_2_13 (
	.A(direction3_Z),
	.B(counter3_Z[11]),
	.C(counter3_Z[10]),
	.D(N_270),
	.Y(un1_direction3_0_sqmuxa_0_a5_2)
);
defparam un1_direction3_0_sqmuxa_0_a5_2_13.INIT=16'h0100;
// @39:73
  CFG4 un16_enablelto15_i_a2_10 (
	.A(counter2_Z[1]),
	.B(counter2_Z[0]),
	.C(counter2_Z[7]),
	.D(counter2_Z[6]),
	.Y(un16_enablelto15_i_a2_10_Z)
);
defparam un16_enablelto15_i_a2_10.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a5_2_10 (
	.A(counter3_Z[10]),
	.B(counter3_Z[1]),
	.C(N_270),
	.D(counter3_Z[6]),
	.Y(un1_direction3_0_sqmuxa_0_a5_2_10_Z)
);
defparam un1_direction3_0_sqmuxa_0_a5_2_10.INIT=16'h0010;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_a5_2_12 (
	.A(counter3_Z[0]),
	.B(counter3_Z[8]),
	.C(counter3_Z[4]),
	.D(un1_direction3_0_sqmuxa_0_a5_2_10_Z),
	.Y(un1_direction3_0_sqmuxa_0_a5_2_12_Z)
);
defparam un1_direction3_0_sqmuxa_0_a5_2_12.INIT=16'h0100;
// @39:46
  CFG4 un7_enablelto15_i_a2 (
	.A(un7_enablelto15_i_a2_6),
	.B(un7_enablelto15_i_a2_9_Z),
	.C(un7_enablelto15_i_a2_8_Z),
	.D(un7_enablelto15_i_a2_7_Z),
	.Y(N_34)
);
defparam un7_enablelto15_i_a2.INIT=16'h8000;
// @39:73
  CFG4 un16_enablelto15_i_a2 (
	.A(un16_enablelto15_i_a2_10_Z),
	.B(un16_enablelto15_i_a2_9_Z),
	.C(un16_enablelto15_i_a2_8_Z),
	.D(un16_enablelto15_i_a2_7_Z),
	.Y(N_37)
);
defparam un16_enablelto15_i_a2.INIT=16'h8000;
// @39:38
  CFG4 \counter1_RNI3SH191[9]  (
	.A(counter1_Z[9]),
	.B(counter1_Z[12]),
	.C(counter1_Z[15]),
	.D(un1_N_5),
	.Y(un1_N_6)
);
defparam \counter1_RNI3SH191[9] .INIT=16'h8000;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_1 (
	.A(un1_direction3_0_sqmuxa_0_0_Z),
	.B(un1_direction3_0_sqmuxa_0_a5_2_12_Z),
	.C(un1_direction3_0_sqmuxa_0_a5_2_8_Z),
	.D(un1_direction3_0_sqmuxa_0_a5_2_7_Z),
	.Y(un1_direction3_0_sqmuxa_0_1_Z)
);
defparam un1_direction3_0_sqmuxa_0_1.INIT=16'hEAAA;
// @39:66
  CFG4 un12_enablelto11 (
	.A(counter2_Z[9]),
	.B(un12_enablelt9),
	.C(counter2_Z[11]),
	.D(counter2_Z[10]),
	.Y(un12_enablelt12)
);
defparam un12_enablelto11.INIT=16'h000D;
// @39:66
  CFG4 un12_enablelto14 (
	.A(counter2_Z[12]),
	.B(un12_enablelt12),
	.C(counter2_Z[14]),
	.D(counter2_Z[13]),
	.Y(un12_enablelt15)
);
defparam un12_enablelto14.INIT=16'h000D;
// @39:91
  CFG4 un1_direction3_0_sqmuxa_0_a2_RNI082EO (
	.A(counter3_Z[9]),
	.B(un1_direction3_0_sqmuxa_0_a5_2),
	.C(N_201),
	.D(un1_direction3_0_sqmuxa_0_1_Z),
	.Y(un1_direction3_0_sqmuxa_i)
);
defparam un1_direction3_0_sqmuxa_0_a2_RNI082EO.INIT=16'h003B;
// @39:64
  CFG4 un12_enablelto14_RNIAP3LK (
	.A(N_37),
	.B(un12_enablelt15),
	.C(direction2_Z),
	.D(counter2_Z[15]),
	.Y(un1_direction2_0_sqmuxa_i)
);
defparam un12_enablelto14_RNIAP3LK.INIT=16'h5150;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SIMPLE_PH_PWM_0 */

module cmn_debouncer_8_8_1_0 (
  pwm_config_0,
  GNT_MOT_PWR_EN_c,
  gnt_mot_pwr_en_1,
  gnt_mot_pwr_override,
  OC_V_GNT_MOT_DRV_c,
  clk_25MHz,
  RESET_N_arst
)
;
input pwm_config_0 ;
output GNT_MOT_PWR_EN_c ;
input gnt_mot_pwr_en_1 ;
input gnt_mot_pwr_override ;
input OC_V_GNT_MOT_DRV_c ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0 ;
wire GNT_MOT_PWR_EN_c ;
wire gnt_mot_pwr_en_1 ;
wire gnt_mot_pwr_override ;
wire OC_V_GNT_MOT_DRV_c ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S;
wire [0:0] debounce_cntr_cry_cy_Y;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y;
wire [27:27] debounce_cntr_s_FCO;
wire [27:27] debounce_cntr_s_Y;
wire VCC ;
wire GND ;
wire filt_mot_over_curr ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_Z ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_mot_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_MOT_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S[0]),
	.Y(debounce_cntr_cry_cy_Y[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_Z)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @25:350
  CFG4 GNT_MOT_PWR_EN (
	.A(gnt_mot_pwr_override),
	.B(gnt_mot_pwr_en_1),
	.C(pwm_config_0),
	.D(filt_mot_over_curr),
	.Y(GNT_MOT_PWR_EN_c)
);
defparam GNT_MOT_PWR_EN.INIT=16'h44E4;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_1_0 */

module cmn_pwm_0 (
  pwm_config_0,
  PWM_counter,
  state_0,
  sync_cntr,
  mot_pwm,
  OC_V_GNT_MOT_DRV_c,
  gnt_mot_pwr_override,
  gnt_mot_pwr_en_1,
  GNT_MOT_PWR_EN_c,
  sync_cntr11,
  sync_cntr_0_sqmuxa_i,
  act_test_duration15_3,
  RESET_N_arst,
  clk_25MHz
)
;
input pwm_config_0 ;
output [8:0] PWM_counter ;
input state_0 ;
input [1:0] sync_cntr ;
output [5:0] mot_pwm ;
input OC_V_GNT_MOT_DRV_c ;
input gnt_mot_pwr_override ;
input gnt_mot_pwr_en_1 ;
output GNT_MOT_PWR_EN_c ;
input sync_cntr11 ;
input sync_cntr_0_sqmuxa_i ;
input act_test_duration15_3 ;
input RESET_N_arst ;
input clk_25MHz ;
wire pwm_config_0 ;
wire state_0 ;
wire OC_V_GNT_MOT_DRV_c ;
wire gnt_mot_pwr_override ;
wire gnt_mot_pwr_en_1 ;
wire GNT_MOT_PWR_EN_c ;
wire sync_cntr11 ;
wire sync_cntr_0_sqmuxa_i ;
wire act_test_duration15_3 ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [2:0] mot_pwm_raw_i;
wire [2:0] mot_pwm_raw;
wire GND ;
wire VCC ;
// @42:213
  CMN_DEADBAND_5_0 \gen_dead_band_col_pwm.1.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[0]),
	.mot_pwm_raw_0(mot_pwm_raw[0]),
	.mot_pwm(mot_pwm[1:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:213
  CMN_DEADBAND_5_0_8 \gen_dead_band_col_pwm.3.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[2]),
	.mot_pwm_raw_0(mot_pwm_raw[2]),
	.mot_pwm(mot_pwm[5:4]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:213
  CMN_DEADBAND_5_0_9 \gen_dead_band_col_pwm.2.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[1]),
	.mot_pwm_raw_0(mot_pwm_raw[1]),
	.mot_pwm(mot_pwm[3:2]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:236
  PH_PWM_625_0_80_3_3_0 i_brk_pwm (
	.sync_cntr(sync_cntr[1:0]),
	.state_0(state_0),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.sync_cntr11(sync_cntr11),
	.clk_25MHz(clk_25MHz)
);
  SIMPLE_PH_PWM_0 i_mot_pwm_simple (
	.pwm_config_0(pwm_config_0),
	.mot_pwm_raw_i(mot_pwm_raw_i[2:0]),
	.mot_pwm_raw(mot_pwm_raw[2:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_1_0 i_mot_filt (
	.pwm_config_0(pwm_config_0),
	.GNT_MOT_PWR_EN_c(GNT_MOT_PWR_EN_c),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.gnt_mot_pwr_override(gnt_mot_pwr_override),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_0 */

module cmn_pwm_wrapper_7 (
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_ADDR_2,
  OPB_ADDR_3,
  OPB_ADDR_19,
  OPB_ADDR_16,
  GANTRY_MOT_IN,
  OPB_DO,
  GNT_MOT_PWR_EN_c,
  gnt_mot_pwr_en_1,
  N_1833_1,
  N_1720,
  GNT_PWM_PHA_HI_c,
  GNT_PWM_PHA_LO_c,
  GNT_PWM_PHB_HI_c,
  GNT_PWM_PHB_LO_c,
  GNT_PWM_PHC_HI_c,
  GNT_PWM_PHC_LO_c,
  N_675,
  OPB_WE,
  N_5338,
  GANTRY_MOT_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_MOT_DRV_c
)
;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_ADDR_2 ;
input OPB_ADDR_3 ;
input OPB_ADDR_19 ;
input OPB_ADDR_16 ;
output [31:0] GANTRY_MOT_IN ;
input [31:0] OPB_DO ;
output GNT_MOT_PWR_EN_c ;
input gnt_mot_pwr_en_1 ;
input N_1833_1 ;
input N_1720 ;
output GNT_PWM_PHA_HI_c ;
output GNT_PWM_PHA_LO_c ;
output GNT_PWM_PHB_HI_c ;
output GNT_PWM_PHB_LO_c ;
output GNT_PWM_PHC_HI_c ;
output GNT_PWM_PHC_LO_c ;
output N_675 ;
input OPB_WE ;
input N_5338 ;
input GANTRY_MOT_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_MOT_DRV_c ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_19 ;
wire OPB_ADDR_16 ;
wire GNT_MOT_PWR_EN_c ;
wire gnt_mot_pwr_en_1 ;
wire N_1833_1 ;
wire N_1720 ;
wire GNT_PWM_PHA_HI_c ;
wire GNT_PWM_PHA_LO_c ;
wire GNT_PWM_PHB_HI_c ;
wire GNT_PWM_PHB_LO_c ;
wire GNT_PWM_PHC_HI_c ;
wire GNT_PWM_PHC_LO_c ;
wire N_675 ;
wire OPB_WE ;
wire N_5338 ;
wire GANTRY_MOT_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_MOT_DRV_c ;
wire [23:0] pwm_status_Z;
wire [0:0] pwm_status_RNO_Z;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:0] state_Z;
wire [1:0] state_ns;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [29:2] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_6;
wire [15:15] act_test_duration_s_FCO_6;
wire [15:15] act_test_duration_s_Y_6;
wire [29:0] OPB_DO_10_4_1_0_co1;
wire [29:2] OPB_DO_10_4_1_wmux_0_S;
wire [29:0] OPB_DO_10_4_1_0_y0;
wire [29:0] OPB_DO_10_4_1_0_co0;
wire [29:2] OPB_DO_10_4_1_0_wmux_S;
wire [23:10] OPB_DO_10_4_1_wmux_0_S_0;
wire [23:10] OPB_DO_10_4_1_wmux_S_0;
wire [28:28] OPB_DO_10_4_1_wmux_0_S_1;
wire [28:28] OPB_DO_10_4_1_wmux_S_1;
wire [22:8] OPB_DO_10_4_i_m3_1_0_co1;
wire [22:8] OPB_DO_10_4_i_m3_1_wmux_0_S;
wire [22:8] OPB_DO_10_4_i_m3_1_0_y0;
wire [22:8] OPB_DO_10_4_i_m3_1_0_co0;
wire [22:8] OPB_DO_10_4_i_m3_1_0_wmux_S;
wire [20:11] OPB_DO_10_4_1_wmux_0_S_3;
wire [20:11] OPB_DO_10_4_1_wmux_S_3;
wire [1:1] OPB_DO_10_i_m2_1_0_co1;
wire [1:1] OPB_DO_10_i_m2_1_0_wmux_0_S;
wire [1:1] OPB_DO_10_i_m2_1_0_y0;
wire [1:1] OPB_DO_10_i_m2_1_0_co0;
wire [1:1] OPB_DO_10_i_m2_1_0_wmux_S;
wire [13:13] OPB_DO_10_4_i_m3_1_wmux_0_S_0;
wire [13:13] OPB_DO_10_4_i_m3_1_wmux_S_0;
wire [0:0] OPB_DO_10_4_1_wmux_0_S_4;
wire [0:0] OPB_DO_10_4_1_wmux_S_4;
wire [31:3] OPB_DO_10_i_m3_2_1_wmux_3_FCO;
wire [31:3] OPB_DO_10_i_m3_2_1_wmux_3_S;
wire [31:3] OPB_DO_10_i_m3_2_1_0_y1;
wire [31:3] OPB_DO_10_i_m3_2_1_0_y3;
wire [31:3] OPB_DO_10_i_m3_2_1_co1_0;
wire [31:3] OPB_DO_10_i_m3_2_1_wmux_2_S;
wire [31:3] OPB_DO_10_i_m3_2_1_y0_0;
wire [31:3] OPB_DO_10_i_m3_2_1_co0_0;
wire [31:3] OPB_DO_10_i_m3_2_1_wmux_1_S;
wire [31:3] OPB_DO_10_i_m3_2_1_0_co1;
wire [31:3] OPB_DO_10_i_m3_2_1_wmux_0_S;
wire [31:3] OPB_DO_10_i_m3_2_1_0_y0;
wire [31:3] OPB_DO_10_i_m3_2_1_0_co0;
wire [31:3] OPB_DO_10_i_m3_2_1_0_wmux_S;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_3_FCO_0;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_3_S_0;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_2_S_0;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_1_S_0;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_0_S_0;
wire [7:6] OPB_DO_10_i_m3_2_1_wmux_S_0;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [22:0] OPB_DO_10_i_0_Z;
wire [5:0] mot_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S ;
wire un6_pulse_200us_cntr_1_cry_10_S ;
wire un6_pulse_200us_cntr_1_cry_6_S ;
wire un6_pulse_200us_cntr_1_cry_5_S ;
wire un6_pulse_200us_cntr_1_cry_4_S ;
wire un6_pulse_200us_cntr_1_cry_2_S ;
wire un6_pulse_200us_cntr_1_cry_1_S ;
wire N_54_i ;
wire N_2608_i ;
wire N_2609_i ;
wire N_2610_i ;
wire N_2611_i ;
wire N_2612_i ;
wire N_2613_i ;
wire N_2614_i ;
wire un6_pulse_200us_cntr_1_s_15_S ;
wire un6_pulse_200us_cntr_1_cry_14_S ;
wire un6_pulse_200us_cntr_1_cry_13_S ;
wire N_2602_i ;
wire N_2603_i ;
wire N_2604_i ;
wire N_2605_i ;
wire N_2606_i ;
wire N_2607_i ;
wire N_50_i ;
wire N_52_i ;
wire pwm_control9_0_a2_Z ;
wire N_2598_i ;
wire N_2599_i ;
wire N_2600_i ;
wire N_2601_i ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S ;
wire un1_act_test_duration_1_a_4_cry_0_Y ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y ;
wire state28_RNO_7_S_6 ;
wire state28_RNO_7_Y_6 ;
wire state28_RNO_6_S_6 ;
wire state28_RNO_6_Y_6 ;
wire state28_RNO_5_S_6 ;
wire state28_RNO_5_Y_6 ;
wire state28_RNO_4_S_6 ;
wire state28_RNO_4_Y_6 ;
wire state28_RNO_3_S_6 ;
wire state28_RNO_3_Y_6 ;
wire state28_RNO_2_S_6 ;
wire state28_RNO_2_Y_6 ;
wire state28_RNO_1_S_6 ;
wire state28_RNO_1_Y_6 ;
wire state28_RNO_0_S_6 ;
wire state28_RNO_0_Y_6 ;
wire state28_RNO_FCO ;
wire state28_RNO_S_6 ;
wire state28_RNO_Y_6 ;
wire act_test_duration_s_4392_FCO ;
wire act_test_duration_s_4392_S ;
wire act_test_duration_s_4392_Y ;
wire un6_pulse_200us_cntr_1_s_1_4415_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4415_S ;
wire un6_pulse_200us_cntr_1_s_1_4415_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S ;
wire un6_pulse_200us_cntr_1_cry_3_Y ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S ;
wire un6_pulse_200us_cntr_1_cry_7_Y ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S ;
wire un6_pulse_200us_cntr_1_cry_8_Y ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S ;
wire un6_pulse_200us_cntr_1_cry_9_Y ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S ;
wire un6_pulse_200us_cntr_1_cry_12_Y ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y ;
wire un6_pulse_200us_cntr_1_s_15_FCO ;
wire un6_pulse_200us_cntr_1_s_15_Y ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y ;
wire N_542 ;
wire N_892 ;
wire N_543 ;
wire N_891 ;
wire N_535 ;
wire N_545 ;
wire N_554 ;
wire N_3615 ;
wire N_3616 ;
wire N_556 ;
wire N_544 ;
wire N_3618 ;
wire N_550 ;
wire N_549 ;
wire N_2654 ;
wire N_2640 ;
wire N_2642 ;
wire N_2641 ;
wire N_553 ;
wire N_2898 ;
wire N_2643 ;
wire N_3614 ;
wire N_3613 ;
wire N_3612 ;
wire N_3611 ;
wire N_3610 ;
wire N_3609 ;
wire N_3608 ;
wire N_3607 ;
wire N_3606 ;
wire N_3605 ;
wire N_3604 ;
wire sync_cntr_0_sqmuxa_i ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_2_Z ;
wire act_test_duration15_3_Z ;
wire state_s0_0_a3_Z ;
wire OPB_DO_10_sn_N_8_mux ;
wire sync_cntr11 ;
wire N_851 ;
wire N_878 ;
wire N_877 ;
wire N_2646 ;
wire N_2892 ;
wire N_2889 ;
wire N_2888 ;
wire N_2885 ;
wire N_2884 ;
wire N_2883 ;
wire N_2878 ;
wire N_2647 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire act_test_duration15_6_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire N_2597 ;
wire OPB_DO_10_sn_N_6 ;
wire pulse_200us_cntr15_11_Z ;
wire act_test_duration15_5_Z ;
wire pwm_config8lt6 ;
wire N_2617 ;
wire N_583_2 ;
wire N_579_2 ;
wire N_577_2 ;
wire N_584_2 ;
wire N_588_2 ;
wire N_578_2 ;
wire N_576_2 ;
wire N_587_2 ;
wire N_590_2 ;
wire N_637 ;
wire pwm_config8lt9 ;
wire pwm_config8lt11 ;
wire N_583_1 ;
wire N_579_1 ;
wire N_577_1 ;
wire N_584_1 ;
wire N_588_1 ;
wire N_578_1 ;
wire N_576_1 ;
wire N_587_1 ;
wire N_590_1 ;
wire gnt_mot_pwr_override ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_744 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:262
  CFG2 \pwm_status_RNO[0]  (
	.A(pwm_status_Z[0]),
	.B(OC_V_GNT_MOT_DRV_c),
	.Y(pwm_status_RNO_Z[0])
);
defparam \pwm_status_RNO[0] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[0]  (
	.Q(pwm_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_RNO_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_MOT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_MOT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_MOT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_54_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_MOT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2608_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_MOT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2609_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_MOT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2610_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_MOT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2611_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_MOT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2612_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_MOT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_MOT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2613_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_MOT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2614_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_MOT_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2602_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_MOT_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2603_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_MOT_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_MOT_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2604_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_MOT_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_MOT_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_MOT_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2605_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_MOT_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2606_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_MOT_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_MOT_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_MOT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2607_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_MOT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_50_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_MOT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_MOT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_MOT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_MOT_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2598_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_MOT_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2599_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_MOT_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_MOT_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_MOT_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2600_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_MOT_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2601_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:818
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_6),
	.Y(state28_RNO_7_Y_6),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:818
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_6),
	.Y(state28_RNO_6_Y_6),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_6),
	.Y(state28_RNO_5_Y_6),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_6),
	.Y(state28_RNO_4_Y_6),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_6),
	.Y(state28_RNO_3_Y_6),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_6),
	.Y(state28_RNO_2_Y_6),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_6),
	.Y(state28_RNO_1_Y_6),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_6),
	.Y(state28_RNO_0_Y_6),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:818
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO),
	.S(state28_RNO_S_6),
	.Y(state28_RNO_Y_6),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4392 (
	.FCO(act_test_duration_s_4392_FCO),
	.S(act_test_duration_s_4392_S),
	.Y(act_test_duration_s_4392_Y),
	.B(state_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4392.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_6[0]),
	.B(act_test_duration_Z[0]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4392_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_6[1]),
	.B(act_test_duration_Z[1]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_6[2]),
	.B(act_test_duration_Z[2]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_6[3]),
	.B(act_test_duration_Z[3]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_6[4]),
	.B(act_test_duration_Z[4]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_6[5]),
	.B(act_test_duration_Z[5]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_6[6]),
	.B(act_test_duration_Z[6]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_6[7]),
	.B(act_test_duration_Z[7]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_6[8]),
	.B(act_test_duration_Z[8]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_6[9]),
	.B(act_test_duration_Z[9]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_6[10]),
	.B(act_test_duration_Z[10]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_6[11]),
	.B(act_test_duration_Z[11]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_6[12]),
	.B(act_test_duration_Z[12]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_6[13]),
	.B(act_test_duration_Z[13]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_6[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_6[15]),
	.B(act_test_duration_Z[15]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_6[14]),
	.B(act_test_duration_Z[14]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4415 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4415_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4415_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4415_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4415.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4415_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO),
	.S(un6_pulse_200us_cntr_1_s_15_S),
	.Y(un6_pulse_200us_cntr_1_s_15_Y),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S[9]),
	.Y(N_542),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_0_wmux_S[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S[29]),
	.Y(N_892),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_0_wmux_S[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[10]),
	.Y(N_543),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_0[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[28]),
	.Y(N_891),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_1[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S[2]),
	.Y(N_535),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_0_wmux_S[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[12]),
	.Y(N_545),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_0[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[21]),
	.Y(N_554),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_0[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[19]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[19]),
	.Y(N_3615),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[19]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[19])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[19]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[19]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[19]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[22]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[22]),
	.Y(N_3616),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[22]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[22])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[22]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[22]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[22]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[23]),
	.Y(N_556),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_0[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[11]),
	.Y(N_544),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_3[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[18]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[18]),
	.Y(N_3618),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[18]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[18])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[18]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[18]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[18]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[17]),
	.Y(N_550),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_0[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[16]),
	.Y(N_549),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_0[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux_0[1]  (
	.FCO(OPB_DO_10_i_m2_1_0_co1[1]),
	.S(OPB_DO_10_i_m2_1_0_wmux_0_S[1]),
	.Y(N_2654),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_i_m2_1_0_y0[1]),
	.FCI(OPB_DO_10_i_m2_1_0_co0[1])
);
defparam \OPB_DO_10_i_m2_1_0_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux[1]  (
	.FCO(OPB_DO_10_i_m2_1_0_co0[1]),
	.S(OPB_DO_10_i_m2_1_0_wmux_S[1]),
	.Y(OPB_DO_10_i_m2_1_0_y0[1]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m2_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[15]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[15]),
	.Y(N_2640),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[15]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[15])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[15]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[15]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[15]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[13]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S_0[13]),
	.Y(N_2642),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[13]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[13])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[13]),
	.S(OPB_DO_10_4_i_m3_1_wmux_S_0[13]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[13]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[14]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[14]),
	.Y(N_2641),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[14]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[14])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[14]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[14]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[14]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[20]),
	.Y(N_553),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_3[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[0]),
	.Y(N_2898),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_4[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[8]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[8]),
	.Y(N_2643),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[8]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[8])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[8]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[8]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[8]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[8] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[3]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[3]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[3]),
	.Y(N_3614),
	.B(OPB_DO_10_i_m3_2_1_0_y1[3]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[3]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[3])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[3] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[3]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[3]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[3]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[3]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[3]),
	.D(pwm_control_Z[3]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[3]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[3])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[3] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[3]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[3]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[3]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[3]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[3]),
	.D(pwm_control_Z[3]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[3])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[3] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[3]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[3]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[3]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[3]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[3]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[3])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[3] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[3]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[3]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[3]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[3]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[4]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[4]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[4]),
	.Y(N_3613),
	.B(OPB_DO_10_i_m3_2_1_0_y1[4]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[4]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[4])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[4] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[4]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[4]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[4]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[4]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[4]),
	.D(pwm_control_Z[4]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[4]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[4])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[4] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[4]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[4]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[4]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[4]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[4]),
	.D(pwm_control_Z[4]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[4])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[4] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[4]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[4]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[4]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[4]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[4]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[4])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[4] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[4]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[4]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[4]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[4]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[4] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[5]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[5]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[5]),
	.Y(N_3612),
	.B(OPB_DO_10_i_m3_2_1_0_y1[5]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[5]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[5])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[5] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[5]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[5]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[5]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[5]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[5]),
	.D(pwm_control_Z[5]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[5]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[5])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[5] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[5]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[5]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[5]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[5]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[5]),
	.D(pwm_control_Z[5]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[5])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[5] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[5]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[5]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[5]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[5]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[5]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[5])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[5] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[5]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[5]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[5]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[5]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[5] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO_0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S_0[6]),
	.Y(N_3611),
	.B(OPB_DO_10_i_m3_2_1_0_y1[6]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[6]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S_0[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[6]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[6]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S_0[6]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[6]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S_0[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[6]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[6]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_S_0[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[6]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO_0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S_0[7]),
	.Y(N_3610),
	.B(OPB_DO_10_i_m3_2_1_0_y1[7]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[7]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S_0[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[7]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[7]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S_0[7]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[7]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S_0[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[7]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[7]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_S_0[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[7]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[24]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[24]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[24]),
	.Y(N_3609),
	.B(OPB_DO_10_i_m3_2_1_0_y1[24]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[24]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[24])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[24] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[24]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[24]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[24]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[24]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[24]),
	.D(pwm_control_Z[24]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[24]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[24])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[24] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[24]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[24]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[24]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[24]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[24]),
	.D(pwm_control_Z[24]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[24])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[24] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[24]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[24]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[24]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[24]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[24]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[24])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[24] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[24]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[24]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[24]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[24]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[24] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[25]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[25]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[25]),
	.Y(N_3608),
	.B(OPB_DO_10_i_m3_2_1_0_y1[25]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[25]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[25])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[25] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[25]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[25]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[25]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[25]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[25]),
	.D(pwm_control_Z[25]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[25]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[25])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[25] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[25]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[25]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[25]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[25]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[25]),
	.D(pwm_control_Z[25]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[25])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[25] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[25]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[25]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[25]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[25]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[25]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[25])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[25] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[25]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[25]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[25]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[25]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[25] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[26]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[26]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[26]),
	.Y(N_3607),
	.B(OPB_DO_10_i_m3_2_1_0_y1[26]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[26]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[26])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[26] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[26]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[26]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[26]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[26]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[26]),
	.D(pwm_control_Z[26]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[26]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[26])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[26] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[26]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[26]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[26]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[26]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[26]),
	.D(pwm_control_Z[26]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[26])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[26] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[26]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[26]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[26]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[26]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[26]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[26])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[26] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[26]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[26]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[26]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[26]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[26] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[27]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[27]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[27]),
	.Y(N_3606),
	.B(OPB_DO_10_i_m3_2_1_0_y1[27]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[27]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[27])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[27] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[27]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[27]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[27]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[27]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[27]),
	.D(pwm_control_Z[27]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[27]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[27])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[27] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[27]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[27]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[27]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[27]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[27]),
	.D(pwm_control_Z[27]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[27])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[27] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[27]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[27]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[27]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[27]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[27]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[27])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[27] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[27]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[27]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[27]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[27]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[27] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[30]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[30]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[30]),
	.Y(N_3605),
	.B(OPB_DO_10_i_m3_2_1_0_y1[30]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[30]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[30])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[30] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[30]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[30]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[30]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[30]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[30]),
	.D(pwm_control_Z[30]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[30]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[30])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[30] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[30]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[30]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[30]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[30]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[30]),
	.D(pwm_control_Z[30]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[30])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[30] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[30]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[30]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[30]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[30]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[30]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[30])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[30] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[30]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[30]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[30]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[30]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[30] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[31]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[31]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[31]),
	.Y(N_3604),
	.B(OPB_DO_10_i_m3_2_1_0_y1[31]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[31]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[31])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[31] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[31]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[31]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[31]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[31]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[31]),
	.D(pwm_control_Z[31]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[31]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[31])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[31] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[31]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[31]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[31]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[31]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[31]),
	.D(pwm_control_Z[31]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[31])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[31] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[31]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[31]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[31]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[31]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[31]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[31])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[31] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[31]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[31]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[31]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[31]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[31] .INIT=20'h0FA44;
// @38:128
  CFG3 \sync_cntr_RNIDGEUD[1]  (
	.A(state_Z[0]),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.Y(sync_cntr_0_sqmuxa_i)
);
defparam \sync_cntr_RNIDGEUD[1] .INIT=8'hD5;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[5]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[3]),
	.B(PWM_counter[4]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO),
	.B(OC_V_GNT_MOT_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.Y(state_s0_0_a3_Z)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(GANTRY_MOT_IF_RE),
	.B(OPB_ADDR_3),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:242
  CFG2 sync_cntr11lto1 (
	.A(sync_cntr_Z[0]),
	.B(sync_cntr_Z[1]),
	.Y(sync_cntr11)
);
defparam sync_cntr11lto1.INIT=4'h7;
// @24:151
  CFG3 \OPB_DO_10_3[2]  (
	.A(pwm_control_Z[2]),
	.B(brk_pwm_param_Z[2]),
	.C(OPB_ADDR_0),
	.Y(N_851)
);
defparam \OPB_DO_10_3[2] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[29]  (
	.A(pwm_control_Z[29]),
	.B(brk_pwm_param_Z[29]),
	.C(OPB_ADDR_0),
	.Y(N_878)
);
defparam \OPB_DO_10_3[29] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[28]  (
	.A(pwm_control_Z[28]),
	.B(brk_pwm_param_Z[28]),
	.C(OPB_ADDR_0),
	.Y(N_877)
);
defparam \OPB_DO_10_3[28] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3_i_m3[1]  (
	.A(pwm_control_Z[1]),
	.B(OPB_ADDR_0),
	.C(brk_pwm_param_Z[1]),
	.Y(N_2646)
);
defparam \OPB_DO_10_3_i_m3[1] .INIT=8'hB8;
// @24:151
  CFG3 \OPB_DO_10_3[22]  (
	.A(pwm_control_Z[22]),
	.B(brk_pwm_param_Z[22]),
	.C(OPB_ADDR_0),
	.Y(N_2892)
);
defparam \OPB_DO_10_3[22] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[19]  (
	.A(pwm_control_Z[19]),
	.B(brk_pwm_param_Z[19]),
	.C(OPB_ADDR_0),
	.Y(N_2889)
);
defparam \OPB_DO_10_3[19] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[18]  (
	.A(pwm_control_Z[18]),
	.B(brk_pwm_param_Z[18]),
	.C(OPB_ADDR_0),
	.Y(N_2888)
);
defparam \OPB_DO_10_3[18] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[15]  (
	.A(pwm_control_Z[15]),
	.B(brk_pwm_param_Z[15]),
	.C(OPB_ADDR_0),
	.Y(N_2885)
);
defparam \OPB_DO_10_3[15] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[14]  (
	.A(pwm_control_Z[14]),
	.B(brk_pwm_param_Z[14]),
	.C(OPB_ADDR_0),
	.Y(N_2884)
);
defparam \OPB_DO_10_3[14] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[13]  (
	.A(pwm_control_Z[13]),
	.B(brk_pwm_param_Z[13]),
	.C(OPB_ADDR_0),
	.Y(N_2883)
);
defparam \OPB_DO_10_3[13] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[8]  (
	.A(pwm_control_Z[8]),
	.B(brk_pwm_param_Z[8]),
	.C(OPB_ADDR_0),
	.Y(N_2878)
);
defparam \OPB_DO_10_3[8] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3_i_m3[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR_0),
	.C(brk_pwm_param_Z[0]),
	.Y(N_2647)
);
defparam \OPB_DO_10_3_i_m3[0] .INIT=8'hB8;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(PWM_counter[0]),
	.B(PWM_counter[7]),
	.C(PWM_counter[6]),
	.D(PWM_counter[8]),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m6_i (
	.A(OPB_ADDR_2),
	.B(GANTRY_MOT_IF_RE),
	.C(OPB_ADDR_3),
	.Y(N_2597)
);
defparam OPB_DO_10_sn_m6_i.INIT=8'hFB;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a5 (
	.A(OPB_ADDR_1),
	.B(GANTRY_MOT_IF_RE),
	.C(OPB_ADDR_3),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a5.INIT=8'h04;
// @24:291
  CFG4 pulse_200us_cntr15_11 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.D(pulse_200us_cntr15_8_Z),
	.Y(pulse_200us_cntr15_11_Z)
);
defparam pulse_200us_cntr15_11.INIT=16'h0100;
// @24:254
  CFG4 act_test_duration15_5 (
	.A(state_Z[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[1]),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=16'h0800;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_i_o5[22]  (
	.A(OPB_ADDR_0),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2617)
);
defparam \OPB_DO_10_i_o5[22] .INIT=16'hB333;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNISC1RH[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNISC1RH[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_i_0[15]  (
	.A(pwm_status_Z[15]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2885),
	.Y(OPB_DO_10_i_0_Z[15])
);
defparam \OPB_DO_10_i_0[15] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[18]  (
	.A(pwm_status_Z[18]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2888),
	.Y(OPB_DO_10_i_0_Z[18])
);
defparam \OPB_DO_10_i_0[18] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[8]  (
	.A(pwm_status_Z[8]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2878),
	.Y(OPB_DO_10_i_0_Z[8])
);
defparam \OPB_DO_10_i_0[8] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[1]  (
	.A(pwm_status_Z[1]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2646),
	.Y(OPB_DO_10_i_0_Z[1])
);
defparam \OPB_DO_10_i_0[1] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[14]  (
	.A(pwm_status_Z[14]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2884),
	.Y(OPB_DO_10_i_0_Z[14])
);
defparam \OPB_DO_10_i_0[14] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[13]  (
	.A(pwm_status_Z[13]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2883),
	.Y(OPB_DO_10_i_0_Z[13])
);
defparam \OPB_DO_10_i_0[13] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[19]  (
	.A(pwm_status_Z[19]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2889),
	.Y(OPB_DO_10_i_0_Z[19])
);
defparam \OPB_DO_10_i_0[19] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[22]  (
	.A(pwm_status_Z[22]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2892),
	.Y(OPB_DO_10_i_0_Z[22])
);
defparam \OPB_DO_10_i_0[22] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[0]  (
	.A(pwm_status_Z[0]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_2647),
	.Y(OPB_DO_10_i_0_Z[0])
);
defparam \OPB_DO_10_i_0[0] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_5_2[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_583_2)
);
defparam \OPB_DO_10_5_2[16] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_579_2)
);
defparam \OPB_DO_10_5_2[12] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_577_2)
);
defparam \OPB_DO_10_5_2[10] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_584_2)
);
defparam \OPB_DO_10_5_2[17] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_588_2)
);
defparam \OPB_DO_10_5_2[21] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_578_2)
);
defparam \OPB_DO_10_5_2[11] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_576_2)
);
defparam \OPB_DO_10_5_2[9] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_587_2)
);
defparam \OPB_DO_10_5_2[20] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_590_2)
);
defparam \OPB_DO_10_5_2[23] .INIT=16'hC0A0;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG4 \sync_cntr_4[0]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_Z),
	.C(sync_cntr_Z[0]),
	.D(sync_cntr11),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=16'h1230;
// @24:122
  CFG4 mot_pwm_param016_0_a2_1_0_a2 (
	.A(N_5338),
	.B(OPB_ADDR_19),
	.C(OPB_WE),
	.D(OPB_ADDR_16),
	.Y(N_675)
);
defparam mot_pwm_param016_0_a2_1_0_a2.INIT=16'h2000;
// @24:150
  CFG4 \OPB_DO_RNO[7]  (
	.A(N_3610),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2608_i)
);
defparam \OPB_DO_RNO[7] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[6]  (
	.A(N_3611),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2609_i)
);
defparam \OPB_DO_RNO[6] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[5]  (
	.A(N_3612),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2610_i)
);
defparam \OPB_DO_RNO[5] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[4]  (
	.A(N_3613),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2611_i)
);
defparam \OPB_DO_RNO[4] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[3]  (
	.A(N_3614),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2612_i)
);
defparam \OPB_DO_RNO[3] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[25]  (
	.A(N_3608),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2602_i)
);
defparam \OPB_DO_RNO[25] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[24]  (
	.A(N_3609),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2603_i)
);
defparam \OPB_DO_RNO[24] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[31]  (
	.A(N_3604),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2598_i)
);
defparam \OPB_DO_RNO[31] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[30]  (
	.A(N_3605),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2599_i)
);
defparam \OPB_DO_RNO[30] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[27]  (
	.A(N_3606),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2600_i)
);
defparam \OPB_DO_RNO[27] .INIT=16'h0888;
// @24:150
  CFG4 \OPB_DO_RNO[26]  (
	.A(N_3607),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(N_2601_i)
);
defparam \OPB_DO_RNO[26] .INIT=16'h0888;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_851),
	.B(N_535),
	.C(N_2597),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hAC0C;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_878),
	.B(N_892),
	.C(N_2597),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hAC0C;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_877),
	.B(N_891),
	.C(N_2597),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hAC0C;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_Z),
	.C(sync_cntr_Z[1]),
	.D(sync_cntr_Z[0]),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h3230;
// @24:289
  CFG4 \pulse_200us_cntr_3[9]  (
	.A(un6_pulse_200us_cntr_1_cry_9_S),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[8]  (
	.A(un6_pulse_200us_cntr_1_cry_8_S),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[7]  (
	.A(un6_pulse_200us_cntr_1_cry_7_S),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[12]  (
	.A(un6_pulse_200us_cntr_1_cry_12_S),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[3]  (
	.A(un6_pulse_200us_cntr_1_cry_3_S),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_10_Z),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr_Z[0]),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=16'h070F;
// @24:215
  CFG4 state18 (
	.A(sync_cntr11),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(state18_Z)
);
defparam state18.INIT=16'h4000;
// @24:151
  CFG4 \OPB_DO_10_5_1[16]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[16]),
	.D(OPB_ADDR_0),
	.Y(N_583_1)
);
defparam \OPB_DO_10_5_1[16] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[12]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[12]),
	.D(OPB_ADDR_0),
	.Y(N_579_1)
);
defparam \OPB_DO_10_5_1[12] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[10]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[10]),
	.D(OPB_ADDR_0),
	.Y(N_577_1)
);
defparam \OPB_DO_10_5_1[10] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[17]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[17]),
	.D(OPB_ADDR_0),
	.Y(N_584_1)
);
defparam \OPB_DO_10_5_1[17] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[21]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[21]),
	.D(OPB_ADDR_0),
	.Y(N_588_1)
);
defparam \OPB_DO_10_5_1[21] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[11]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[11]),
	.D(OPB_ADDR_0),
	.Y(N_578_1)
);
defparam \OPB_DO_10_5_1[11] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[9]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[9]),
	.D(OPB_ADDR_0),
	.Y(N_576_1)
);
defparam \OPB_DO_10_5_1[9] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[20]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[20]),
	.D(OPB_ADDR_0),
	.Y(N_587_1)
);
defparam \OPB_DO_10_5_1[20] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[23]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[23]),
	.D(OPB_ADDR_0),
	.Y(N_590_1)
);
defparam \OPB_DO_10_5_1[23] .INIT=16'h0020;
// @25:818
  CFG4 act_test_duration15_5_RNI2B91F (
	.A(act_test_duration15_6_Z),
	.B(act_test_duration15_5_Z),
	.C(state_s0_0_a3_Z),
	.D(act_test_duration15_3_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_5_RNI2B91F.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_Z[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_mot_pwr_override)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:150
  CFG4 \OPB_DO_RNO[8]  (
	.A(OPB_DO_10_i_0_Z[8]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_2643),
	.Y(N_54_i)
);
defparam \OPB_DO_RNO[8] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[1]  (
	.A(OPB_DO_10_i_0_Z[1]),
	.B(OPB_ADDR_2),
	.C(N_2617),
	.D(N_2654),
	.Y(N_2613_i)
);
defparam \OPB_DO_RNO[1] .INIT=16'h0504;
// @24:150
  CFG4 \OPB_DO_RNO[0]  (
	.A(OPB_DO_10_i_0_Z[0]),
	.B(OPB_ADDR_2),
	.C(N_2617),
	.D(N_2898),
	.Y(N_2614_i)
);
defparam \OPB_DO_RNO[0] .INIT=16'h0504;
// @24:150
  CFG4 \OPB_DO_RNO[22]  (
	.A(OPB_DO_10_i_0_Z[22]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_3616),
	.Y(N_2604_i)
);
defparam \OPB_DO_RNO[22] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[19]  (
	.A(OPB_DO_10_i_0_Z[19]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_3615),
	.Y(N_2605_i)
);
defparam \OPB_DO_RNO[19] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[18]  (
	.A(OPB_DO_10_i_0_Z[18]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_3618),
	.Y(N_2606_i)
);
defparam \OPB_DO_RNO[18] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[15]  (
	.A(OPB_DO_10_i_0_Z[15]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_2640),
	.Y(N_2607_i)
);
defparam \OPB_DO_RNO[15] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[14]  (
	.A(OPB_DO_10_i_0_Z[14]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_2641),
	.Y(N_50_i)
);
defparam \OPB_DO_RNO[14] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[13]  (
	.A(OPB_DO_10_i_0_Z[13]),
	.B(N_2617),
	.C(OPB_ADDR_2),
	.D(N_2642),
	.Y(N_52_i)
);
defparam \OPB_DO_RNO[13] .INIT=16'h1110;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:326
  CFG2 \mot_pwm_o[5]  (
	.A(mot_pwm[5]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHC_LO_c)
);
defparam \mot_pwm_o[5] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[4]  (
	.A(mot_pwm[4]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHC_HI_c)
);
defparam \mot_pwm_o[4] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[3]  (
	.A(mot_pwm[3]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHB_LO_c)
);
defparam \mot_pwm_o[3] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[2]  (
	.A(mot_pwm[2]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHB_HI_c)
);
defparam \mot_pwm_o[2] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[1]  (
	.A(mot_pwm[1]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHA_LO_c)
);
defparam \mot_pwm_o[1] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[0]  (
	.A(mot_pwm[0]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHA_HI_c)
);
defparam \mot_pwm_o[0] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:122
  CFG4 mot_pwm_param016_0_a2_0 (
	.A(N_1720),
	.B(OPB_ADDR_3),
	.C(N_1833_1),
	.D(N_675),
	.Y(N_744)
);
defparam mot_pwm_param016_0_a2_0.INIT=16'h1000;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_2597),
	.B(N_553),
	.C(N_587_2),
	.D(N_587_1),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_2597),
	.B(N_550),
	.C(N_584_2),
	.D(N_584_1),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_2597),
	.B(N_549),
	.C(N_583_2),
	.D(N_583_1),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_2597),
	.B(N_545),
	.C(N_579_2),
	.D(N_579_1),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_2597),
	.B(N_543),
	.C(N_577_2),
	.D(N_577_1),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_2597),
	.B(N_542),
	.C(N_576_2),
	.D(N_576_1),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_2597),
	.B(N_556),
	.C(N_590_2),
	.D(N_590_1),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_2597),
	.B(N_554),
	.C(N_588_2),
	.D(N_588_1),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_2597),
	.B(N_544),
	.C(N_578_2),
	.D(N_578_1),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hEEE4;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(pwm_control9_0_a2_Z)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_744),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_10 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_0 pwm_0 (
	.pwm_config_0(pwm_config_Z[1]),
	.PWM_counter(PWM_counter[8:0]),
	.state_0(state_Z[0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.mot_pwm(mot_pwm[5:0]),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.gnt_mot_pwr_override(gnt_mot_pwr_override),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.GNT_MOT_PWR_EN_c(GNT_MOT_PWR_EN_c),
	.sync_cntr11(sync_cntr11),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_7 */

module CLOCK_DIV_11_0 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_7;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_7 ;
wire GND ;
wire un1_cntrlto15_3 ;
wire un5_cntr_cry_4_S_7 ;
wire un5_cntr_cry_3_S_7 ;
wire un5_cntr_cry_2_S_7 ;
wire un5_cntr_cry_1_S_7 ;
wire N_17_3 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_7 ;
wire un5_cntr_cry_14_S_7 ;
wire un5_cntr_cry_13_S_7 ;
wire un5_cntr_cry_12_S_7 ;
wire un5_cntr_cry_11_S_7 ;
wire un5_cntr_cry_10_S_7 ;
wire un5_cntr_cry_9_S_7 ;
wire un5_cntr_cry_8_S_7 ;
wire un5_cntr_cry_7_S_7 ;
wire un5_cntr_cry_6_S_7 ;
wire un5_cntr_s_1_4416_FCO ;
wire un5_cntr_s_1_4416_S ;
wire un5_cntr_s_1_4416_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_7 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_7 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_7 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_7 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_7 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_7 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_7 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_7 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_7 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_7 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_7 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_7 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_7 ;
wire un5_cntr_s_15_FCO_7 ;
wire un5_cntr_s_15_Y_7 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_7 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_7[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE clkout (
	.Q(N_17_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:48
  ARI1 un5_cntr_s_1_4416 (
	.FCO(un5_cntr_s_1_4416_FCO),
	.S(un5_cntr_s_1_4416_S),
	.Y(un5_cntr_s_1_4416_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4416.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_7),
	.Y(un5_cntr_cry_1_Y_7),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4416_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_7),
	.Y(un5_cntr_cry_2_Y_7),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_7),
	.Y(un5_cntr_cry_3_Y_7),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_7),
	.Y(un5_cntr_cry_4_Y_7),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_7),
	.Y(un5_cntr_cry_5_Y_7),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_7),
	.Y(un5_cntr_cry_6_Y_7),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_7),
	.Y(un5_cntr_cry_7_Y_7),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_7),
	.Y(un5_cntr_cry_8_Y_7),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_7),
	.Y(un5_cntr_cry_9_Y_7),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_7),
	.Y(un5_cntr_cry_10_Y_7),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_7),
	.Y(un5_cntr_cry_11_Y_7),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_7),
	.Y(un5_cntr_cry_12_Y_7),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_7),
	.Y(un5_cntr_cry_13_Y_7),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_7),
	.S(un5_cntr_s_15_S_7),
	.Y(un5_cntr_s_15_Y_7),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_7),
	.Y(un5_cntr_cry_14_Y_7),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_3)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIQKG67 (
	.Y(clk_25MHz),
	.A(N_17_3)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_0 */

module PH_PWM_625_0_80_3_3_1 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  PWM_counter,
  un2_valid_brk_pwm_paramlto9,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNIQ5U801_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
output [8:0] PWM_counter ;
input un2_valid_brk_pwm_paramlto9 ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNIQ5U801_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlto9 ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNIQ5U801_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_Z;
wire [0:0] start_timerce_Z;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNI4JVFF2_Y;
wire [1:1] PWM_counter_RNIF11NU3_Y;
wire [2:2] PWM_counter_RNIRG2UD5_Y;
wire [3:3] PWM_counter_RNI8145T6_Y;
wire [4:4] PWM_counter_RNIMI5CC8_Y;
wire [5:5] PWM_counter_RNI557JR9_Y;
wire [6:6] PWM_counter_RNILO8QAB_Y;
wire [8:8] PWM_counter_RNO_FCO_0;
wire [8:8] PWM_counter_RNO_Y_0;
wire [7:7] PWM_counter_RNI6DA1QC_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIUPITI_S ;
wire un24_clk_en_RNIUPITI_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un24_clk_en_RNIQ5U801_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_4 ;
wire un13_clk_en_cry_0_Y_4 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_4 ;
wire un13_clk_en_cry_1_Y_4 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_4 ;
wire un13_clk_en_cry_2_Y_4 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_4 ;
wire un13_clk_en_cry_3_Y_4 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_4 ;
wire un13_clk_en_cry_4_Y_4 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_4 ;
wire un13_clk_en_cry_5_Y_4 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_4 ;
wire un13_clk_en_cry_6_Y_4 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_4 ;
wire un13_clk_en_cry_7_Y_4 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_4 ;
wire un13_clk_en_cry_8_Y_4 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIOGQ87[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIOGQ87[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_Z[1]),
	.EN(start_timerce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIUPITI  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIUPITI_S),
	.Y(un24_clk_en_RNIUPITI_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIUPITI .INIT=20'h41100;
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIQ5U801  (
	.FCO(PWM_counter_Z),
	.S(un24_clk_en_RNIQ5U801_S),
	.Y(un24_clk_en_RNIQ5U801_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIQ5U801 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_RNI4JVFF2[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNI4JVFF2_Y[0]),
	.B(PWM_counter[0]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNI4JVFF2[0] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIF11NU3[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIF11NU3_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIF11NU3[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIRG2UD5[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIRG2UD5_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIRG2UD5[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI8145T6[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNI8145T6_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNI8145T6[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIMI5CC8[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIMI5CC8_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIMI5CC8[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI557JR9[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNI557JR9_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNI557JR9[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNILO8QAB[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNILO8QAB_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNILO8QAB[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_0[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_0[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIQ5U801_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNI6DA1QC[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI6DA1QC_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI6DA1QC[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_4),
	.Y(un13_clk_en_cry_0_Y_4),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_4),
	.Y(un13_clk_en_cry_1_Y_4),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_4),
	.Y(un13_clk_en_cry_2_Y_4),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_4),
	.Y(un13_clk_en_cry_3_Y_4),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_4),
	.Y(un13_clk_en_cry_4_Y_4),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_4),
	.Y(un13_clk_en_cry_5_Y_4),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_4),
	.Y(un13_clk_en_cry_6_Y_4),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_4),
	.Y(un13_clk_en_cry_7_Y_4),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_4),
	.Y(un13_clk_en_cry_8_Y_4),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
  CFG4 down_RNIDSM2B (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIDSM2B.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter[6]),
	.B(PWM_counter[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_Z[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[1]),
	.B(PWM_counter[5]),
	.C(PWM_counter[3]),
	.D(PWM_counter[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNIQ5U801_Y),
	.B(pwm_config_0),
	.Y(start_timerce_Z[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter[4]),
	.B(un31_clk_en_3),
	.C(PWM_counter[2]),
	.D(PWM_counter[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIQ5U801_Y),
	.B(PWM_counter[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNIQ5U801_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un24_clk_en_RNIQ5U801_Y),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_1 */

module CMN_DEADBAND_5_0_1 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_7;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2067_3 ;
wire N_2047 ;
wire N_2056 ;
wire N_2052 ;
wire N_2080 ;
wire N_2081 ;
wire N_2053 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2067_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2047)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2056)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2052)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2052),
	.Y(N_2067_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2047),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2080)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2047),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2081)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2052),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2053)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2080),
	.Y(DB_STATE_ns_i_i_a3_7[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2081),
	.Y(DB_STATE_ns_i_i_a3_7[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2056),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2052),
	.D(N_2047),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2056),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2067_3),
	.D(N_2053),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2080),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2081),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_1 */

module cmn_debouncer_8_8_0_1 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_0;
wire [0:0] debounce_cntr_cry_cy_Y_0;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_0;
wire [27:27] debounce_cntr_s_FCO_0;
wire [27:27] debounce_cntr_s_Y_0;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_0 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_0[0]),
	.Y(debounce_cntr_cry_cy_Y_0[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_0[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_0[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_0[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_0[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_0[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_0[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_0[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_0[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_0[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_0[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_0[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_0[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_0[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_0[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_0[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_0[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_0[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_0[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_0[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_0[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_0[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_0[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_0[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_0[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_0[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_0[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_0[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_0[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_0[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_0)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_1 */

module cmn_pwm_1 (
  brk_pwm,
  PWM_counter,
  pwm_config_0,
  brk_pwm_param,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  un24_clk_en_RNIQ5U801_Y,
  sync_cntr_0_sqmuxa
)
;
output [1:0] brk_pwm ;
output [8:0] PWM_counter ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
output un24_clk_en_RNIQ5U801_Y ;
input sync_cntr_0_sqmuxa ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire un24_clk_en_RNIQ5U801_Y ;
wire sync_cntr_0_sqmuxa ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_paramlto9_Z ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlto9_Z)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @42:236
  PH_PWM_625_0_80_3_3_1 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0),
	.PWM_counter(PWM_counter[8:0]),
	.un2_valid_brk_pwm_paramlto9(un2_valid_brk_pwm_paramlto9_Z),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNIQ5U801_Y(un24_clk_en_RNIQ5U801_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_1 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_1 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_1 */

module cmn_pwm_wrapper_6 (
  OPB_ADDR_0_0,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK1_IN,
  OPB_DO,
  N_285,
  N_717,
  GNT_BRK1_PWM_HI_c,
  GNT_BRK1_PWM_LO_c,
  N_678,
  N_283_i,
  N_675,
  N_1720,
  GANTRY_BRK1_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input OPB_ADDR_0_0 ;
output gnt_brk_pwr_en_2_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK1_IN ;
input [31:0] OPB_DO ;
input N_285 ;
input N_717 ;
output GNT_BRK1_PWM_HI_c ;
output GNT_BRK1_PWM_LO_c ;
output N_678 ;
input N_283_i ;
input N_675 ;
input N_1720 ;
input GANTRY_BRK1_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire OPB_ADDR_0_0 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_override_0 ;
wire N_285 ;
wire N_717 ;
wire GNT_BRK1_PWM_HI_c ;
wire GNT_BRK1_PWM_LO_c ;
wire N_678 ;
wire N_283_i ;
wire N_675 ;
wire N_1720 ;
wire GANTRY_BRK1_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_Z;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_0;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_5;
wire [15:15] act_test_duration_s_FCO_5;
wire [15:15] act_test_duration_s_Y_5;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [31:22] OPB_DO_10_4_1_wmux_0_S_0;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [31:22] OPB_DO_10_4_1_wmux_S_0;
wire [0:0] OPB_DO_10_4_1_wmux_0_S;
wire [0:0] OPB_DO_10_4_1_0_wmux_S;
wire [21:3] OPB_DO_10_4_1_wmux_0_S_2;
wire [21:3] OPB_DO_10_4_1_wmux_S_2;
wire [25:1] OPB_DO_10_4_1_wmux_0_S_1;
wire [25:1] OPB_DO_10_4_1_wmux_S_1;
wire [29:8] OPB_DO_10_4_1_wmux_0_S_4;
wire [29:8] OPB_DO_10_4_1_wmux_S_4;
wire [27:14] OPB_DO_10_4_1_wmux_0_S_3;
wire [27:14] OPB_DO_10_4_1_wmux_S_3;
wire [30:10] OPB_DO_10_4_1_wmux_0_S_5;
wire [30:10] OPB_DO_10_4_1_wmux_S_5;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_0 ;
wire un6_pulse_200us_cntr_1_cry_10_S_0 ;
wire un6_pulse_200us_cntr_1_cry_6_S_0 ;
wire un6_pulse_200us_cntr_1_cry_5_S_0 ;
wire un6_pulse_200us_cntr_1_cry_4_S_0 ;
wire un6_pulse_200us_cntr_1_cry_2_S_0 ;
wire un6_pulse_200us_cntr_1_cry_1_S_0 ;
wire un6_pulse_200us_cntr_1_s_15_S_0 ;
wire un6_pulse_200us_cntr_1_cry_14_S_0 ;
wire un6_pulse_200us_cntr_1_cry_13_S_0 ;
wire pwm_control9_0_a2_0 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_0 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_0 ;
wire state28_RNO_7_S_5 ;
wire state28_RNO_7_Y_5 ;
wire state28_RNO_6_S_5 ;
wire state28_RNO_6_Y_5 ;
wire state28_RNO_5_S_5 ;
wire state28_RNO_5_Y_5 ;
wire state28_RNO_4_S_5 ;
wire state28_RNO_4_Y_5 ;
wire state28_RNO_3_S_5 ;
wire state28_RNO_3_Y_5 ;
wire state28_RNO_2_S_5 ;
wire state28_RNO_2_Y_5 ;
wire state28_RNO_1_S_5 ;
wire state28_RNO_1_Y_5 ;
wire state28_RNO_0_S_5 ;
wire state28_RNO_0_Y_5 ;
wire state28_RNO_FCO_0 ;
wire state28_RNO_S_5 ;
wire state28_RNO_Y_5 ;
wire act_test_duration_s_4391_FCO ;
wire act_test_duration_s_4391_S ;
wire act_test_duration_s_4391_Y ;
wire un6_pulse_200us_cntr_1_s_1_4417_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4417_S ;
wire un6_pulse_200us_cntr_1_s_1_4417_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_0 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_0 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_0 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_0 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_0 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_0 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_0 ;
wire un6_pulse_200us_cntr_1_s_15_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_0 ;
wire N_1000 ;
wire N_533 ;
wire N_555 ;
wire N_554 ;
wire N_535 ;
wire N_4943 ;
wire N_4944 ;
wire N_553 ;
wire N_544 ;
wire N_4941 ;
wire N_4942 ;
wire N_556 ;
wire N_546 ;
wire N_991 ;
wire N_552 ;
wire N_550 ;
wire N_549 ;
wire N_992 ;
wire N_543 ;
wire N_999 ;
wire N_998 ;
wire N_997 ;
wire N_996 ;
wire N_995 ;
wire N_994 ;
wire N_993 ;
wire N_548 ;
wire N_542 ;
wire N_541 ;
wire N_551 ;
wire N_547 ;
wire N_545 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_5_Z ;
wire act_test_duration15_2_Z ;
wire un8_pwm_override_olto15_i_a2_5_Z ;
wire un8_pwm_override_olto15_i_a2_1_Z ;
wire state_s0_0_a3_0 ;
wire N_4936 ;
wire N_4937 ;
wire N_4938 ;
wire N_4939 ;
wire N_4940 ;
wire N_501 ;
wire N_986 ;
wire N_985 ;
wire N_984 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_499 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire act_test_duration15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire OPB_DO_10_sn_N_7 ;
wire OPB_DO_10_sn_N_6 ;
wire OPB_DO_10_sn_N_3 ;
wire act_test_duration15_6_Z ;
wire un8_pwm_override_olto15_i_a2_13_Z ;
wire un8_pwm_override_olto15_i_a2_12_Z ;
wire pwm_config8lt6 ;
wire N_577_2 ;
wire N_586_2 ;
wire N_575_2 ;
wire N_576_2 ;
wire N_584_2 ;
wire N_568_2 ;
wire N_578_2 ;
wire N_589_2 ;
wire N_587_2 ;
wire N_581_2 ;
wire N_582_2 ;
wire N_585_2 ;
wire N_579_2 ;
wire N_583_2 ;
wire N_590_2 ;
wire N_580_2 ;
wire N_588_2 ;
wire pulse_200us_cntr15_Z ;
wire pwm_config8lt9 ;
wire un24_clk_en_RNIQ5U801_Y ;
wire pwm_config8lt11 ;
wire N_577_1 ;
wire N_586_1 ;
wire N_575_1 ;
wire N_576_1 ;
wire N_584_1 ;
wire N_568_1 ;
wire N_578_1 ;
wire N_589_1 ;
wire N_587_1 ;
wire N_581_1 ;
wire N_582_1 ;
wire N_585_1 ;
wire N_579_1 ;
wire N_583_1 ;
wire N_590_1 ;
wire N_580_1 ;
wire N_588_1 ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire N_736 ;
wire N_7894 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_Z[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_0[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK1_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK1_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK1_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK1_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK1_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK1_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK1_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK1_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK1_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK1_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK1_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK1_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK1_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK1_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK1_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK1_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK1_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK1_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK1_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK1_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK1_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK1_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK1_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK1_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK1_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK1_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK1_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK1_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK1_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK1_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK1_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK1_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_0),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_0),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_0),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_0),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_0),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_0),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_0),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_0),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_0),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_0),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_0),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_0),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_0),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_0),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_0),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_0),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_0),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:839
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_5),
	.Y(state28_RNO_7_Y_5),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:839
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_5),
	.Y(state28_RNO_6_Y_5),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_5),
	.Y(state28_RNO_5_Y_5),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_5),
	.Y(state28_RNO_4_Y_5),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_5),
	.Y(state28_RNO_3_Y_5),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_5),
	.Y(state28_RNO_2_Y_5),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_5),
	.Y(state28_RNO_1_Y_5),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_5),
	.Y(state28_RNO_0_Y_5),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:839
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_0),
	.S(state28_RNO_S_5),
	.Y(state28_RNO_Y_5),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4391 (
	.FCO(act_test_duration_s_4391_FCO),
	.S(act_test_duration_s_4391_S),
	.Y(act_test_duration_s_4391_Y),
	.B(state_0[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4391.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_5[0]),
	.B(act_test_duration_Z[0]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4391_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_5[1]),
	.B(act_test_duration_Z[1]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_5[2]),
	.B(act_test_duration_Z[2]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_5[3]),
	.B(act_test_duration_Z[3]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_5[4]),
	.B(act_test_duration_Z[4]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_5[5]),
	.B(act_test_duration_Z[5]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_5[6]),
	.B(act_test_duration_Z[6]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_5[7]),
	.B(act_test_duration_Z[7]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_5[8]),
	.B(act_test_duration_Z[8]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_5[9]),
	.B(act_test_duration_Z[9]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_5[10]),
	.B(act_test_duration_Z[10]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_5[11]),
	.B(act_test_duration_Z[11]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_5[12]),
	.B(act_test_duration_Z[12]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_5[13]),
	.B(act_test_duration_Z[13]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_5[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_5[15]),
	.B(act_test_duration_Z[15]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_5[14]),
	.B(act_test_duration_Z[14]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4417 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4417_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4417_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4417_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4417.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_0),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4417_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_0),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_0),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_0),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_0),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_0),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_0),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_0),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_0),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_0),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_0),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_0),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_0),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_0),
	.S(un6_pulse_200us_cntr_1_s_15_S_0),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_0),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_0),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[31]),
	.Y(N_1000),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_0[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_0_wmux_S[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_0[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_2[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_1[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[4]),
	.Y(N_4943),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_2[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[5]),
	.Y(N_4944),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_2[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_1[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_4[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[1]),
	.Y(N_4941),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_1[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[3]),
	.Y(N_4942),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_2[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_1[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_1[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[6]),
	.Y(N_991),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_2[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_2[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_3[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_3[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[7]),
	.Y(N_992),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_2[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_5[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[30]),
	.Y(N_999),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_5[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[29]),
	.Y(N_998),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_4[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[28]),
	.Y(N_997),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_5[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[27]),
	.Y(N_996),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_3[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[26]),
	.Y(N_995),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_4[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[25]),
	.Y(N_994),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_1[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[24]),
	.Y(N_993),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_1[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_2[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_4[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_4[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_5[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_3[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_5[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_0[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_5 (
	.A(PWM_counter[3]),
	.B(PWM_counter[4]),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[6]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_5 (
	.A(act_test_duration_Z[0]),
	.B(act_test_duration_Z[1]),
	.Y(un8_pwm_override_olto15_i_a2_5_Z)
);
defparam un8_pwm_override_olto15_i_a2_5.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_1 (
	.A(act_test_duration_Z[10]),
	.B(act_test_duration_Z[11]),
	.Y(un8_pwm_override_olto15_i_a2_1_Z)
);
defparam un8_pwm_override_olto15_i_a2_1.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_0),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_0[1]),
	.Y(state_s0_0_a3_0)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG3 \OPB_DO_10_3[24]  (
	.A(pwm_control_Z[24]),
	.B(brk_pwm_param_Z[24]),
	.C(OPB_ADDR[0]),
	.Y(N_4936)
);
defparam \OPB_DO_10_3[24] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[25]  (
	.A(pwm_control_Z[25]),
	.B(brk_pwm_param_Z[25]),
	.C(OPB_ADDR[0]),
	.Y(N_4937)
);
defparam \OPB_DO_10_3[25] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[26]  (
	.A(pwm_control_Z[26]),
	.B(brk_pwm_param_Z[26]),
	.C(OPB_ADDR[0]),
	.Y(N_4938)
);
defparam \OPB_DO_10_3[26] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[27]  (
	.A(pwm_control_Z[27]),
	.B(brk_pwm_param_Z[27]),
	.C(OPB_ADDR[0]),
	.Y(N_4939)
);
defparam \OPB_DO_10_3[27] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[28]  (
	.A(pwm_control_Z[28]),
	.B(brk_pwm_param_Z[28]),
	.C(OPB_ADDR[0]),
	.Y(N_4940)
);
defparam \OPB_DO_10_3[28] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[2]  (
	.A(pwm_control_Z[2]),
	.B(brk_pwm_param_Z[2]),
	.C(OPB_ADDR[0]),
	.Y(N_501)
);
defparam \OPB_DO_10_3[2] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[31]  (
	.A(pwm_control_Z[31]),
	.B(brk_pwm_param_Z[31]),
	.C(OPB_ADDR[0]),
	.Y(N_986)
);
defparam \OPB_DO_10_3[31] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[30]  (
	.A(pwm_control_Z[30]),
	.B(brk_pwm_param_Z[30]),
	.C(OPB_ADDR[0]),
	.Y(N_985)
);
defparam \OPB_DO_10_3[30] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[29]  (
	.A(pwm_control_Z[29]),
	.B(brk_pwm_param_Z[29]),
	.C(OPB_ADDR[0]),
	.Y(N_984)
);
defparam \OPB_DO_10_3[29] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[7]  (
	.A(pwm_control_Z[7]),
	.B(brk_pwm_param_Z[7]),
	.C(OPB_ADDR[0]),
	.Y(N_506)
);
defparam \OPB_DO_10_3[7] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[6]  (
	.A(pwm_control_Z[6]),
	.B(brk_pwm_param_Z[6]),
	.C(OPB_ADDR[0]),
	.Y(N_505)
);
defparam \OPB_DO_10_3[6] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[5]  (
	.A(pwm_control_Z[5]),
	.B(brk_pwm_param_Z[5]),
	.C(OPB_ADDR[0]),
	.Y(N_504)
);
defparam \OPB_DO_10_3[5] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[4]  (
	.A(pwm_control_Z[4]),
	.B(brk_pwm_param_Z[4]),
	.C(OPB_ADDR[0]),
	.Y(N_503)
);
defparam \OPB_DO_10_3[4] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[3]  (
	.A(pwm_control_Z[3]),
	.B(brk_pwm_param_Z[3]),
	.C(OPB_ADDR[0]),
	.Y(N_502)
);
defparam \OPB_DO_10_3[3] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR[0]),
	.C(brk_pwm_param_Z[0]),
	.Y(N_499)
);
defparam \OPB_DO_10_3[0] .INIT=8'hB8;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[2]),
	.B(PWM_counter[7]),
	.C(PWM_counter[8]),
	.D(PWM_counter[5]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:161
  CFG3 OPB_DO_10_sn_m6 (
	.A(GANTRY_BRK1_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[2]),
	.Y(OPB_DO_10_sn_N_7)
);
defparam OPB_DO_10_sn_m6.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(GANTRY_BRK1_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m2 (
	.A(GANTRY_BRK1_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[0]),
	.Y(OPB_DO_10_sn_N_3)
);
defparam OPB_DO_10_sn_m2.INIT=8'h02;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(state_0[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0800;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_13 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_5_Z),
	.C(act_test_duration_Z[3]),
	.D(act_test_duration_Z[2]),
	.Y(un8_pwm_override_olto15_i_a2_13_Z)
);
defparam un8_pwm_override_olto15_i_a2_13.INIT=16'h0008;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_12 (
	.A(un8_pwm_override_olto15_i_a2_9_Z),
	.B(un8_pwm_override_olto15_i_a2_1_Z),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_12_Z)
);
defparam un8_pwm_override_olto15_i_a2_12.INIT=16'h0008;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_0[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNISF9FB[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_0[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNISF9FB[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_5_2[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_577_2)
);
defparam \OPB_DO_10_5_2[10] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_586_2)
);
defparam \OPB_DO_10_5_2[19] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_575_2)
);
defparam \OPB_DO_10_5_2[8] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_576_2)
);
defparam \OPB_DO_10_5_2[9] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_584_2)
);
defparam \OPB_DO_10_5_2[17] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_568_2)
);
defparam \OPB_DO_10_5_2[1] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_578_2)
);
defparam \OPB_DO_10_5_2[11] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_589_2)
);
defparam \OPB_DO_10_5_2[22] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_587_2)
);
defparam \OPB_DO_10_5_2[20] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_581_2)
);
defparam \OPB_DO_10_5_2[14] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_582_2)
);
defparam \OPB_DO_10_5_2[15] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_585_2)
);
defparam \OPB_DO_10_5_2[18] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_579_2)
);
defparam \OPB_DO_10_5_2[12] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_583_2)
);
defparam \OPB_DO_10_5_2[16] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_590_2)
);
defparam \OPB_DO_10_5_2[23] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_580_2)
);
defparam \OPB_DO_10_5_2[13] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_588_2)
);
defparam \OPB_DO_10_5_2[21] .INIT=16'hC0A0;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_0),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNIQ5U801_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(N_501),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_1000),
	.B(N_986),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_999),
	.B(N_985),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_998),
	.B(N_984),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_4940),
	.B(N_997),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_4939),
	.B(N_996),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_4938),
	.B(N_995),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_4937),
	.B(N_994),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_4936),
	.B(N_993),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_506),
	.B(N_992),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_505),
	.B(N_991),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_504),
	.B(N_4944),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_503),
	.B(N_4943),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_502),
	.B(N_4942),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(N_499),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hAAC0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_0),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_0),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_0),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_0),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_0),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_0),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNIQ5U801_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:151
  CFG3 \OPB_DO_10_5_1[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_577_1)
);
defparam \OPB_DO_10_5_1[10] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_586_1)
);
defparam \OPB_DO_10_5_1[19] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_575_1)
);
defparam \OPB_DO_10_5_1[8] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_576_1)
);
defparam \OPB_DO_10_5_1[9] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_584_1)
);
defparam \OPB_DO_10_5_1[17] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_568_1)
);
defparam \OPB_DO_10_5_1[1] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_578_1)
);
defparam \OPB_DO_10_5_1[11] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_589_1)
);
defparam \OPB_DO_10_5_1[22] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_587_1)
);
defparam \OPB_DO_10_5_1[20] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_581_1)
);
defparam \OPB_DO_10_5_1[14] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_582_1)
);
defparam \OPB_DO_10_5_1[15] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_585_1)
);
defparam \OPB_DO_10_5_1[18] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_579_1)
);
defparam \OPB_DO_10_5_1[12] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_583_1)
);
defparam \OPB_DO_10_5_1[16] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_590_1)
);
defparam \OPB_DO_10_5_1[23] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_580_1)
);
defparam \OPB_DO_10_5_1[13] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_588_1)
);
defparam \OPB_DO_10_5_1[21] .INIT=8'h40;
// @25:839
  CFG4 act_test_duration15_5_RNI6FDL3 (
	.A(act_test_duration15_7_Z),
	.B(act_test_duration15_6_Z),
	.C(state_s0_0_a3_0),
	.D(act_test_duration15_5_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_5_RNI6FDL3.INIT=16'hF8F0;
// @24:122
  CFG3 mot_pwm_param018_0_a2_1 (
	.A(N_1720),
	.B(N_675),
	.C(N_283_i),
	.Y(N_678)
);
defparam mot_pwm_param018_0_a2_1.INIT=8'h40;
// @24:325
  CFG4 pwm_override_o (
	.A(un8_pwm_override_olto15_i_a2_13_Z),
	.B(un8_pwm_override_olto15_i_a2_12_Z),
	.C(state_0[1]),
	.D(pwm_config_Z[2]),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=16'h70F0;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override_0),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2_0)
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(OPB_ADDR[3]),
	.B(N_675),
	.C(N_717),
	.D(N_285),
	.Y(N_736)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h0040;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_589_1),
	.B(N_589_2),
	.C(N_555),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_587_1),
	.B(N_587_2),
	.C(N_553),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_578_1),
	.B(N_578_2),
	.C(N_544),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_588_1),
	.B(N_588_2),
	.C(N_554),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_568_1),
	.B(N_568_2),
	.C(N_4941),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_586_1),
	.B(N_586_2),
	.C(N_552),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_585_1),
	.B(N_585_2),
	.C(N_551),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_584_1),
	.B(N_584_2),
	.C(N_550),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_583_1),
	.B(N_583_2),
	.C(N_549),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_582_1),
	.B(N_582_2),
	.C(N_548),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_581_1),
	.B(N_581_2),
	.C(N_547),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_579_1),
	.B(N_579_2),
	.C(N_545),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_590_1),
	.B(N_590_2),
	.C(N_556),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_580_1),
	.B(N_580_2),
	.C(N_546),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_577_1),
	.B(N_577_2),
	.C(N_543),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_576_1),
	.B(N_576_2),
	.C(N_542),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_575_1),
	.B(N_575_2),
	.C(N_541),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hF0EE;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR_0_0),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(pwm_control9_0_a2_0)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR_0_0),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR_0_0),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR_0_0),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR_0_0),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_736),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:280
  CLOCK_DIV_11_0 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_1 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.un24_clk_en_RNIQ5U801_Y(un24_clk_en_RNIQ5U801_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_6 */

module CLOCK_DIV_11_1 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_8;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_8 ;
wire GND ;
wire un1_cntrlto15_4 ;
wire un5_cntr_cry_4_S_8 ;
wire un5_cntr_cry_3_S_8 ;
wire un5_cntr_cry_2_S_8 ;
wire un5_cntr_cry_1_S_8 ;
wire N_17_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_8 ;
wire un5_cntr_cry_14_S_8 ;
wire un5_cntr_cry_13_S_8 ;
wire un5_cntr_cry_12_S_8 ;
wire un5_cntr_cry_11_S_8 ;
wire un5_cntr_cry_10_S_8 ;
wire un5_cntr_cry_9_S_8 ;
wire un5_cntr_cry_8_S_8 ;
wire un5_cntr_cry_7_S_8 ;
wire un5_cntr_cry_6_S_8 ;
wire un5_cntr_s_1_4418_FCO ;
wire un5_cntr_s_1_4418_S ;
wire un5_cntr_s_1_4418_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_8 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_8 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_8 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_8 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_8 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_8 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_8 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_8 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_8 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_8 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_8 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_8 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_8 ;
wire un5_cntr_s_15_FCO_8 ;
wire un5_cntr_s_15_Y_8 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_8 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_8[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE clkout (
	.Q(N_17_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:48
  ARI1 un5_cntr_s_1_4418 (
	.FCO(un5_cntr_s_1_4418_FCO),
	.S(un5_cntr_s_1_4418_S),
	.Y(un5_cntr_s_1_4418_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4418.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_8),
	.Y(un5_cntr_cry_1_Y_8),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4418_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_8),
	.Y(un5_cntr_cry_2_Y_8),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_8),
	.Y(un5_cntr_cry_3_Y_8),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_8),
	.Y(un5_cntr_cry_4_Y_8),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_8),
	.Y(un5_cntr_cry_5_Y_8),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_8),
	.Y(un5_cntr_cry_6_Y_8),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_8),
	.Y(un5_cntr_cry_7_Y_8),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_8),
	.Y(un5_cntr_cry_8_Y_8),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_8),
	.Y(un5_cntr_cry_9_Y_8),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_8),
	.Y(un5_cntr_cry_10_Y_8),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_8),
	.Y(un5_cntr_cry_11_Y_8),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_8),
	.Y(un5_cntr_cry_12_Y_8),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_8),
	.Y(un5_cntr_cry_13_Y_8),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_8),
	.S(un5_cntr_s_15_S_8),
	.Y(un5_cntr_s_15_Y_8),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_8),
	.Y(un5_cntr_cry_14_Y_8),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_4)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIRRMG (
	.Y(clk_25MHz),
	.A(N_17_4)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_1 */

module PH_PWM_625_0_80_3_3_2 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  PWM_counter_0,
  act_test_durationlde_0_a2_6,
  act_test_durationlde_0_a2_2_0,
  act_test_durationlde_0_a2_4,
  un2_valid_brk_pwm_paramlt9,
  sync_cntr_0_sqmuxa,
  PWM_counter_2_sqmuxa_RNIOJNJD_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input pwm_config_0 ;
output PWM_counter_0 ;
output act_test_durationlde_0_a2_6 ;
output act_test_durationlde_0_a2_2_0 ;
output act_test_durationlde_0_a2_4 ;
input un2_valid_brk_pwm_paramlt9 ;
input sync_cntr_0_sqmuxa ;
output PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire PWM_counter_0 ;
wire act_test_durationlde_0_a2_6 ;
wire act_test_durationlde_0_a2_2_0 ;
wire act_test_durationlde_0_a2_4 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire sync_cntr_0_sqmuxa ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:1] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_0;
wire [0:0] start_timerce_0;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIVOS041_Y;
wire [1:1] PWM_counter_RNI7V1EQ1_Y;
wire [2:2] PWM_counter_RNIG67RG2_Y;
wire [3:3] PWM_counter_RNIQEC873_Y;
wire [4:4] PWM_counter_RNI5OHLT3_Y;
wire [5:5] PWM_counter_RNIH2N2K4_Y;
wire [6:6] PWM_counter_RNIUDSFA5_Y;
wire [8:8] PWM_counter_RNO_FCO_1;
wire [8:8] PWM_counter_RNO_Y_1;
wire [7:7] PWM_counter_RNICQ1T06_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIT94K5_S ;
wire un24_clk_en_RNIT94K5_Y ;
wire un24_clk_en ;
wire NN_1 ;
wire PWM_counter ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_3 ;
wire un13_clk_en_cry_0_Y_3 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_3 ;
wire un13_clk_en_cry_1_Y_3 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_3 ;
wire un13_clk_en_cry_2_Y_3 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_3 ;
wire un13_clk_en_cry_3_Y_3 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_3 ;
wire un13_clk_en_cry_4_Y_3 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_3 ;
wire un13_clk_en_cry_5_Y_3 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_3 ;
wire un13_clk_en_cry_6_Y_3 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_3 ;
wire un13_clk_en_cry_7_Y_3 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_3 ;
wire un13_clk_en_cry_8_Y_3 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_3_0 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIPDHR[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIPDHR[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_0[1]),
	.EN(start_timerce_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIT94K5  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIT94K5_S),
	.Y(un24_clk_en_RNIT94K5_Y),
	.B(un24_clk_en),
	.C(NN_1),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIT94K5 .INIT=20'h41100;
// @42:236
  ARI1 PWM_counter_2_sqmuxa_RNIOJNJD (
	.FCO(PWM_counter),
	.S(PWM_counter_2_sqmuxa_RNIOJNJD_S),
	.Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(NN_1),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam PWM_counter_2_sqmuxa_RNIOJNJD.INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_RNIVOS041[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIVOS041_Y[0]),
	.B(PWM_counter_0),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIVOS041[0] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI7V1EQ1[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNI7V1EQ1_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNI7V1EQ1[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIG67RG2[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIG67RG2_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIG67RG2[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIQEC873[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIQEC873_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIQEC873[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI5OHLT3[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI5OHLT3_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI5OHLT3[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIH2N2K4[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIH2N2K4_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIH2N2K4[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIUDSFA5[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIUDSFA5_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIUDSFA5[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_1[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_1[8]),
	.B(PWM_counter_Z[8]),
	.C(NN_1),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNICQ1T06[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNICQ1T06_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(NN_1),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNICQ1T06[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_3),
	.Y(un13_clk_en_cry_0_Y_3),
	.B(brk_pwm_param[0]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_0),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_3),
	.Y(un13_clk_en_cry_1_Y_3),
	.B(brk_pwm_param[1]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_3),
	.Y(un13_clk_en_cry_2_Y_3),
	.B(brk_pwm_param[2]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_3),
	.Y(un13_clk_en_cry_3_Y_3),
	.B(brk_pwm_param[3]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_3),
	.Y(un13_clk_en_cry_4_Y_3),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_3),
	.Y(un13_clk_en_cry_5_Y_3),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_3),
	.Y(un13_clk_en_cry_6_Y_3),
	.B(brk_pwm_param[6]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_3),
	.Y(un13_clk_en_cry_7_Y_3),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_3),
	.Y(un13_clk_en_cry_8_Y_3),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:121
  CFG4 PWM_counter_2_sqmuxa (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(NN_1)
);
defparam PWM_counter_2_sqmuxa.INIT=16'h8F00;
// @25:860
  CFG2 \PWM_counter_RNIF5769[3]  (
	.A(PWM_counter_Z[3]),
	.B(PWM_counter_Z[4]),
	.Y(act_test_durationlde_0_a2_4)
);
defparam \PWM_counter_RNIF5769[3] .INIT=4'h1;
// @25:860
  CFG2 \PWM_counter_RNIMC769[6]  (
	.A(PWM_counter_Z[8]),
	.B(PWM_counter_Z[6]),
	.Y(act_test_durationlde_0_a2_2_0)
);
defparam \PWM_counter_RNIMC769[6] .INIT=4'h1;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_0[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @25:860
  CFG4 \PWM_counter_RNIVBECI[1]  (
	.A(PWM_counter_Z[2]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_Z[5]),
	.D(PWM_counter_Z[1]),
	.Y(act_test_durationlde_0_a2_6)
);
defparam \PWM_counter_RNIVBECI[1] .INIT=16'h0001;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_3_0  (
	.A(PWM_counter_Z[2]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_Z[5]),
	.D(PWM_counter_Z[4]),
	.Y(un31_clk_en_3_0)
);
defparam \PWM_PROC.un31_clk_en_3_0 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(pwm_config_0),
	.Y(start_timerce_0[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[8]),
	.B(un31_clk_en_3),
	.C(PWM_counter_0),
	.D(PWM_counter_Z[3]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0040;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.C(un31_clk_en_3_0),
	.D(un31_clk_en_4),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_2 */

module CMN_DEADBAND_5_0_2 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_6;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2102_3 ;
wire N_2082 ;
wire N_2091 ;
wire N_2087 ;
wire N_2115 ;
wire N_2116 ;
wire N_2088 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2102_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2082)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2091)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2087)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2087),
	.Y(N_2102_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2082),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2115)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2082),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2116)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2087),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2088)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2115),
	.Y(DB_STATE_ns_i_i_a3_6[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2116),
	.Y(DB_STATE_ns_i_i_a3_6[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2091),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2087),
	.D(N_2082),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2091),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2102_3),
	.D(N_2088),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2115),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2116),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_2 */

module cmn_debouncer_8_8_0_2 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_1;
wire [0:0] debounce_cntr_cry_cy_Y_1;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_1;
wire [27:27] debounce_cntr_s_FCO_1;
wire [27:27] debounce_cntr_s_Y_1;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_1 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_1[0]),
	.Y(debounce_cntr_cry_cy_Y_1[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_1[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_1[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_1[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_1[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_1[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_1[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_1[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_1[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_1[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_1[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_1[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_1[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_1[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_1[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_1[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_1[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_1[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_1[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_1[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_1[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_1[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_1[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_1[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_1[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_1[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_1[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_1[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_1[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_1[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_1)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_2 */

module cmn_pwm_2 (
  brk_pwm,
  PWM_counter_0,
  pwm_config_0,
  brk_pwm_param,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  PWM_counter_2_sqmuxa_RNIOJNJD_Y,
  sync_cntr_0_sqmuxa,
  act_test_durationlde_0_a2_4,
  act_test_durationlde_0_a2_2_0,
  act_test_durationlde_0_a2_6
)
;
output [1:0] brk_pwm ;
output PWM_counter_0 ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
output PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
input sync_cntr_0_sqmuxa ;
output act_test_durationlde_0_a2_4 ;
output act_test_durationlde_0_a2_2_0 ;
output act_test_durationlde_0_a2_6 ;
wire PWM_counter_0 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire sync_cntr_0_sqmuxa ;
wire act_test_durationlde_0_a2_4 ;
wire act_test_durationlde_0_a2_2_0 ;
wire act_test_durationlde_0_a2_6 ;
wire un2_valid_brk_pwm_paramlt7 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto8 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlt9)
);
defparam un2_valid_brk_pwm_paramlto8.INIT=16'hCCC8;
// @42:236
  PH_PWM_625_0_80_3_3_2 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.pwm_config_0(pwm_config_0),
	.PWM_counter_0(PWM_counter_0),
	.act_test_durationlde_0_a2_6(act_test_durationlde_0_a2_6),
	.act_test_durationlde_0_a2_2_0(act_test_durationlde_0_a2_2_0),
	.act_test_durationlde_0_a2_4(act_test_durationlde_0_a2_4),
	.un2_valid_brk_pwm_paramlt9(un2_valid_brk_pwm_paramlt9),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.PWM_counter_2_sqmuxa_RNIOJNJD_Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_2 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_2 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_2 */

module cmn_pwm_wrapper_5 (
  OPB_ADDR_0_0,
  OPB_ADDR,
  GANTRY_BRK2_IN,
  OPB_DO,
  pwm_config_0,
  filt_brk_over_curr,
  N_678,
  N_1843,
  N_679,
  GNT_BRK2_PWM_HI_c,
  GNT_BRK2_PWM_LO_c,
  N_2128,
  GANTRY_BRK2_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input OPB_ADDR_0_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK2_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_brk_over_curr ;
input N_678 ;
input N_1843 ;
input N_679 ;
output GNT_BRK2_PWM_HI_c ;
output GNT_BRK2_PWM_LO_c ;
output N_2128 ;
input GANTRY_BRK2_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire OPB_ADDR_0_0 ;
wire pwm_config_0 ;
wire filt_brk_over_curr ;
wire N_678 ;
wire N_1843 ;
wire N_679 ;
wire GNT_BRK2_PWM_HI_c ;
wire GNT_BRK2_PWM_LO_c ;
wire N_2128 ;
wire GANTRY_BRK2_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_0;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_1;
wire [0:0] state_Z;
wire [0:0] state_ns;
wire [31:1] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [2:2] OPB_DO_10;
wire [21:21] OPB_DO_10_i_m2_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_4;
wire [15:15] act_test_duration_s_FCO_4;
wire [15:15] act_test_duration_s_Y_4;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [28:0] OPB_DO_10_4_1_wmux_0_S_0;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [28:0] OPB_DO_10_4_1_wmux_S_0;
wire [26:3] OPB_DO_10_4_1_wmux_0_S;
wire [26:3] OPB_DO_10_4_1_0_wmux_S;
wire [21:21] OPB_DO_10_4_i_m2_1_0_co1;
wire [21:21] OPB_DO_10_4_i_m2_1_wmux_0_S;
wire [21:21] OPB_DO_10_4_i_m2_1_0_y0;
wire [21:21] OPB_DO_10_4_i_m2_1_0_co0;
wire [21:21] OPB_DO_10_4_i_m2_1_0_wmux_S;
wire [14:4] OPB_DO_10_4_1_wmux_0_S_1;
wire [14:4] OPB_DO_10_4_1_wmux_S_1;
wire [2:2] OPB_DO_10_0_m2_1_0_co1;
wire [2:2] OPB_DO_10_0_m2_1_wmux_0_S;
wire [2:2] OPB_DO_10_0_m2_1_0_y0;
wire [2:2] OPB_DO_10_0_m2_1_0_co0;
wire [2:2] OPB_DO_10_0_m2_1_0_wmux_S;
wire [30:10] OPB_DO_10_4_1_wmux_0_S_4;
wire [30:10] OPB_DO_10_4_1_wmux_S_4;
wire [31:1] OPB_DO_10_4_1_wmux_0_S_3;
wire [31:1] OPB_DO_10_4_1_wmux_S_3;
wire [22:17] OPB_DO_10_4_1_wmux_0_S_5;
wire [22:17] OPB_DO_10_4_1_wmux_S_5;
wire [16:16] OPB_DO_10_4_1_wmux_0_S_6;
wire [16:16] OPB_DO_10_4_1_wmux_S_6;
wire [0:0] state_RNIJ8RA1_Z;
wire [1:1] state_ns_0_i_0_Z;
wire [0:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire N_2117_i ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_1 ;
wire un6_pulse_200us_cntr_1_cry_10_S_1 ;
wire un6_pulse_200us_cntr_1_cry_6_S_1 ;
wire un6_pulse_200us_cntr_1_cry_5_S_1 ;
wire un6_pulse_200us_cntr_1_cry_4_S_1 ;
wire un6_pulse_200us_cntr_1_cry_2_S_1 ;
wire un6_pulse_200us_cntr_1_cry_1_S_1 ;
wire un6_pulse_200us_cntr_1_s_15_S_1 ;
wire un6_pulse_200us_cntr_1_cry_14_S_1 ;
wire un6_pulse_200us_cntr_1_cry_13_S_1 ;
wire pwm_control9_0_a2_1 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_1 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_1 ;
wire state28_RNO_7_S_4 ;
wire state28_RNO_7_Y_4 ;
wire state28_RNO_6_S_4 ;
wire state28_RNO_6_Y_4 ;
wire state28_RNO_5_S_4 ;
wire state28_RNO_5_Y_4 ;
wire state28_RNO_4_S_4 ;
wire state28_RNO_4_Y_4 ;
wire state28_RNO_3_S_4 ;
wire state28_RNO_3_Y_4 ;
wire state28_RNO_2_S_4 ;
wire state28_RNO_2_Y_4 ;
wire state28_RNO_1_S_4 ;
wire state28_RNO_1_Y_4 ;
wire state28_RNO_0_S_4 ;
wire state28_RNO_0_Y_4 ;
wire state28_RNO_FCO_1 ;
wire state28_RNO_S_4 ;
wire state28_RNO_Y_4 ;
wire act_test_duration_s_4390_FCO ;
wire act_test_duration_s_4390_S ;
wire act_test_duration_s_4390_Y ;
wire un6_pulse_200us_cntr_1_s_1_4419_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4419_S ;
wire un6_pulse_200us_cntr_1_s_1_4419_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_1 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_1 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_1 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_1 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_1 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_1 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_1 ;
wire un6_pulse_200us_cntr_1_s_15_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_1 ;
wire N_1103 ;
wire N_1094 ;
wire N_1096 ;
wire N_1097 ;
wire N_2133 ;
wire N_1098 ;
wire N_546 ;
wire N_1095 ;
wire N_544 ;
wire N_541 ;
wire N_1100 ;
wire N_3591 ;
wire N_545 ;
wire N_3592 ;
wire N_533 ;
wire N_2137 ;
wire N_543 ;
wire N_542 ;
wire N_548 ;
wire N_547 ;
wire N_1105 ;
wire N_1106 ;
wire N_556 ;
wire N_551 ;
wire N_1099 ;
wire N_1104 ;
wire N_553 ;
wire N_552 ;
wire N_550 ;
wire N_3075 ;
wire N_549 ;
wire N_555 ;
wire state18_Z ;
wire pwm_override_o_i_a2_2_Z ;
wire pwm_override_o_i_a2_0_Z ;
wire state28_Z ;
wire N_4993 ;
wire N_4994 ;
wire N_4995 ;
wire N_4996 ;
wire N_4997 ;
wire N_1089 ;
wire N_502 ;
wire N_503 ;
wire N_504 ;
wire N_505 ;
wire N_506 ;
wire N_2135 ;
wire N_3069 ;
wire N_3068 ;
wire N_499 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire pwm_override_o_i_a2_11_Z ;
wire pwm_override_o_i_a2_10_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire OPB_DO_10_sn_N_3 ;
wire OPB_DO_10_sn_N_6 ;
wire OPB_DO_10_sn_N_7 ;
wire act_test_durationlde_0_a2_2_0 ;
wire act_test_durationlde_0_a2_5 ;
wire pwm_override_o_i_a2_13_Z ;
wire pwm_override_o_i_a2_12_Z ;
wire pwm_config8lt6 ;
wire N_575_2 ;
wire N_582_2 ;
wire N_581_2 ;
wire N_580_2 ;
wire N_583_2 ;
wire N_568_2 ;
wire N_584_2 ;
wire N_589_2 ;
wire N_576_2 ;
wire N_590_2 ;
wire N_577_2 ;
wire N_587_2 ;
wire N_2132_2 ;
wire N_586_2 ;
wire N_585_2 ;
wire N_579_2 ;
wire N_578_2 ;
wire pulse_200us_cntr15_Z ;
wire pwm_config8lt9 ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire pwm_config8lt11 ;
wire N_575_1 ;
wire N_582_1 ;
wire N_581_1 ;
wire N_580_1 ;
wire N_583_1 ;
wire N_568_1 ;
wire N_584_1 ;
wire N_589_1 ;
wire N_576_1 ;
wire N_590_1 ;
wire N_577_1 ;
wire N_587_1 ;
wire N_2132_1 ;
wire N_586_1 ;
wire N_585_1 ;
wire N_579_1 ;
wire N_578_1 ;
wire act_test_durationlde_0_a2_6 ;
wire act_test_durationlde_0_a2_4 ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_742 ;
wire N_7895 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_0[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_1[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2117_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_0[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK2_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK2_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK2_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK2_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK2_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK2_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK2_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK2_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK2_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK2_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK2_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK2_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK2_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK2_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK2_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK2_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_i_m2_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK2_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK2_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK2_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK2_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK2_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK2_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK2_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK2_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK2_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK2_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK2_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK2_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK2_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK2_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK2_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK2_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_1),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_1),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_1),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_1),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_1),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_1),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_1),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_1),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_1),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_1),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_1),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_1),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_1),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_1),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_1),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_1),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_1),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:860
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_4),
	.Y(state28_RNO_7_Y_4),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:860
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_4),
	.Y(state28_RNO_6_Y_4),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_4),
	.Y(state28_RNO_5_Y_4),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_4),
	.Y(state28_RNO_4_Y_4),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_4),
	.Y(state28_RNO_3_Y_4),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_4),
	.Y(state28_RNO_2_Y_4),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_4),
	.Y(state28_RNO_1_Y_4),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_4),
	.Y(state28_RNO_0_Y_4),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:860
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_1),
	.S(state28_RNO_S_4),
	.Y(state28_RNO_Y_4),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4390 (
	.FCO(act_test_duration_s_4390_FCO),
	.S(act_test_duration_s_4390_S),
	.Y(act_test_duration_s_4390_Y),
	.B(state_1[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4390.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_4[0]),
	.B(act_test_duration_Z[0]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4390_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_4[1]),
	.B(act_test_duration_Z[1]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_4[2]),
	.B(act_test_duration_Z[2]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_4[3]),
	.B(act_test_duration_Z[3]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_4[4]),
	.B(act_test_duration_Z[4]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_4[5]),
	.B(act_test_duration_Z[5]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_4[6]),
	.B(act_test_duration_Z[6]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_4[7]),
	.B(act_test_duration_Z[7]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_4[8]),
	.B(act_test_duration_Z[8]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_4[9]),
	.B(act_test_duration_Z[9]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_4[10]),
	.B(act_test_duration_Z[10]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_4[11]),
	.B(act_test_duration_Z[11]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_4[12]),
	.B(act_test_duration_Z[12]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_4[13]),
	.B(act_test_duration_Z[13]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_4[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_4[15]),
	.B(act_test_duration_Z[15]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_4[14]),
	.B(act_test_duration_Z[14]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4419 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4419_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4419_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4419_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4419.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_1),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4419_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_1),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_1),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_1),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_1),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_1),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_1),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_1),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_1),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_1),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_1),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_1),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_1),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_1),
	.S(un6_pulse_200us_cntr_1_s_15_S_1),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_1),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_1),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[28]),
	.Y(N_1103),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_0[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S[3]),
	.Y(N_1094),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_0_wmux_S[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[5]),
	.Y(N_1096),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_0[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[6]),
	.Y(N_1097),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_0[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[21]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[21]),
	.Y(N_2133),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[21]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[21])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[21]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[21]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[7]),
	.Y(N_1098),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_0[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_0_wmux_S[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[4]),
	.Y(N_1095),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_1[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_0[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_0_wmux_S[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S[25]),
	.Y(N_1100),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_0_wmux_S[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[27]),
	.Y(N_3591),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_0[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_1[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S[26]),
	.Y(N_3592),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_0_wmux_S[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_0[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_0_m2_1_wmux_0[2]  (
	.FCO(OPB_DO_10_0_m2_1_0_co1[2]),
	.S(OPB_DO_10_0_m2_1_wmux_0_S[2]),
	.Y(N_2137),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_0_m2_1_0_y0[2]),
	.FCI(OPB_DO_10_0_m2_1_0_co0[2])
);
defparam \OPB_DO_10_0_m2_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_0_m2_1_0_wmux[2]  (
	.FCO(OPB_DO_10_0_m2_1_0_co0[2]),
	.S(OPB_DO_10_0_m2_1_0_wmux_S[2]),
	.Y(OPB_DO_10_0_m2_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_0_m2_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_4[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_3[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_0[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_1[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[30]),
	.Y(N_1105),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_4[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[31]),
	.Y(N_1106),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_3[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_4[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_4[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S[24]),
	.Y(N_1099),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_0_wmux_S[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[29]),
	.Y(N_1104),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_3[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_5[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_3[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_5[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[1]),
	.Y(N_3075),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_3[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_6[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_5[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:200
  CFG4 \state_ns_0_0[0]  (
	.A(state_Z[0]),
	.B(state_1[1]),
	.C(state18_Z),
	.D(pwm_control_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0_0[0] .INIT=16'h1B0A;
// @24:325
  CFG2 pwm_override_o_i_a2_2 (
	.A(act_test_duration_Z[4]),
	.B(act_test_duration_Z[5]),
	.Y(pwm_override_o_i_a2_2_Z)
);
defparam pwm_override_o_i_a2_2.INIT=4'h1;
// @24:325
  CFG2 pwm_override_o_i_a2_0 (
	.A(act_test_duration_Z[8]),
	.B(act_test_duration_Z[9]),
	.Y(pwm_override_o_i_a2_0_Z)
);
defparam pwm_override_o_i_a2_0.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_1),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @25:860
  CFG2 \state_RNIJ8RA1[0]  (
	.A(state_Z[0]),
	.B(state_1[1]),
	.Y(state_RNIJ8RA1_Z[0])
);
defparam \state_RNIJ8RA1[0] .INIT=4'h1;
// @24:151
  CFG3 \OPB_DO_10_3[26]  (
	.A(pwm_control_Z[26]),
	.B(brk_pwm_param_Z[26]),
	.C(OPB_ADDR[0]),
	.Y(N_4993)
);
defparam \OPB_DO_10_3[26] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[27]  (
	.A(pwm_control_Z[27]),
	.B(brk_pwm_param_Z[27]),
	.C(OPB_ADDR[0]),
	.Y(N_4994)
);
defparam \OPB_DO_10_3[27] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[29]  (
	.A(pwm_control_Z[29]),
	.B(brk_pwm_param_Z[29]),
	.C(OPB_ADDR[0]),
	.Y(N_4995)
);
defparam \OPB_DO_10_3[29] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[30]  (
	.A(pwm_control_Z[30]),
	.B(brk_pwm_param_Z[30]),
	.C(OPB_ADDR[0]),
	.Y(N_4996)
);
defparam \OPB_DO_10_3[30] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[31]  (
	.A(pwm_control_Z[31]),
	.B(brk_pwm_param_Z[31]),
	.C(OPB_ADDR[0]),
	.Y(N_4997)
);
defparam \OPB_DO_10_3[31] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[28]  (
	.A(pwm_control_Z[28]),
	.B(brk_pwm_param_Z[28]),
	.C(OPB_ADDR[0]),
	.Y(N_1089)
);
defparam \OPB_DO_10_3[28] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[3]  (
	.A(pwm_control_Z[3]),
	.B(brk_pwm_param_Z[3]),
	.C(OPB_ADDR[0]),
	.Y(N_502)
);
defparam \OPB_DO_10_3[3] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[4]  (
	.A(pwm_control_Z[4]),
	.B(brk_pwm_param_Z[4]),
	.C(OPB_ADDR[0]),
	.Y(N_503)
);
defparam \OPB_DO_10_3[4] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[5]  (
	.A(pwm_control_Z[5]),
	.B(brk_pwm_param_Z[5]),
	.C(OPB_ADDR[0]),
	.Y(N_504)
);
defparam \OPB_DO_10_3[5] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[6]  (
	.A(pwm_control_Z[6]),
	.B(brk_pwm_param_Z[6]),
	.C(OPB_ADDR[0]),
	.Y(N_505)
);
defparam \OPB_DO_10_3[6] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[7]  (
	.A(pwm_control_Z[7]),
	.B(brk_pwm_param_Z[7]),
	.C(OPB_ADDR[0]),
	.Y(N_506)
);
defparam \OPB_DO_10_3[7] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3_i_m2[2]  (
	.A(pwm_control_Z[2]),
	.B(brk_pwm_param_Z[2]),
	.C(OPB_ADDR[0]),
	.Y(N_2135)
);
defparam \OPB_DO_10_3_i_m2[2] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[25]  (
	.A(pwm_control_Z[25]),
	.B(brk_pwm_param_Z[25]),
	.C(OPB_ADDR[0]),
	.Y(N_3069)
);
defparam \OPB_DO_10_3[25] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[24]  (
	.A(pwm_control_Z[24]),
	.B(brk_pwm_param_Z[24]),
	.C(OPB_ADDR[0]),
	.Y(N_3068)
);
defparam \OPB_DO_10_3[24] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR[0]),
	.C(brk_pwm_param_Z[0]),
	.Y(N_499)
);
defparam \OPB_DO_10_3[0] .INIT=8'hB8;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:325
  CFG4 pwm_override_o_i_a2_11 (
	.A(pwm_config_Z[2]),
	.B(act_test_duration_Z[15]),
	.C(act_test_duration_Z[14]),
	.D(act_test_duration_Z[12]),
	.Y(pwm_override_o_i_a2_11_Z)
);
defparam pwm_override_o_i_a2_11.INIT=16'h0002;
// @24:325
  CFG4 pwm_override_o_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(pwm_override_o_i_a2_10_Z)
);
defparam pwm_override_o_i_a2_10.INIT=16'h0001;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:161
  CFG3 OPB_DO_10_sn_m2 (
	.A(GANTRY_BRK2_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[0]),
	.Y(OPB_DO_10_sn_N_3)
);
defparam OPB_DO_10_sn_m2.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(GANTRY_BRK2_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m6 (
	.A(GANTRY_BRK2_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[2]),
	.Y(OPB_DO_10_sn_N_7)
);
defparam OPB_DO_10_sn_m6.INIT=8'h02;
// @24:200
  CFG4 \state_ns_0_i_0[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_1[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_i_0_Z[1])
);
defparam \state_ns_0_i_0[1] .INIT=16'h33AF;
// @25:860
  CFG4 \pwm_config_RNIN75DF[2]  (
	.A(state_1[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.D(act_test_durationlde_0_a2_2_0),
	.Y(act_test_durationlde_0_a2_5)
);
defparam \pwm_config_RNIN75DF[2] .INIT=16'h0800;
// @24:325
  CFG4 pwm_override_o_i_a2_13 (
	.A(pwm_override_o_i_a2_10_Z),
	.B(pwm_override_o_i_a2_2_Z),
	.C(act_test_duration_Z[7]),
	.D(act_test_duration_Z[6]),
	.Y(pwm_override_o_i_a2_13_Z)
);
defparam pwm_override_o_i_a2_13.INIT=16'h0008;
// @24:325
  CFG4 pwm_override_o_i_a2_12 (
	.A(pwm_override_o_i_a2_0_Z),
	.B(act_test_duration_Z[13]),
	.C(act_test_duration_Z[11]),
	.D(act_test_duration_Z[10]),
	.Y(pwm_override_o_i_a2_12_Z)
);
defparam pwm_override_o_i_a2_12.INIT=16'h0002;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:262
  CFG3 \pwm_control_RNIVVU65[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_1[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIVVU65[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_5_2[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_575_2)
);
defparam \OPB_DO_10_5_2[8] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_582_2)
);
defparam \OPB_DO_10_5_2[15] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_581_2)
);
defparam \OPB_DO_10_5_2[14] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_580_2)
);
defparam \OPB_DO_10_5_2[13] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_583_2)
);
defparam \OPB_DO_10_5_2[16] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_568_2)
);
defparam \OPB_DO_10_5_2[1] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_584_2)
);
defparam \OPB_DO_10_5_2[17] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_589_2)
);
defparam \OPB_DO_10_5_2[22] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_576_2)
);
defparam \OPB_DO_10_5_2[9] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_590_2)
);
defparam \OPB_DO_10_5_2[23] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_577_2)
);
defparam \OPB_DO_10_5_2[10] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_587_2)
);
defparam \OPB_DO_10_5_2[20] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_i_m2_2[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_2132_2)
);
defparam \OPB_DO_10_5_i_m2_2[21] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_586_2)
);
defparam \OPB_DO_10_5_2[19] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_585_2)
);
defparam \OPB_DO_10_5_2[18] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_579_2)
);
defparam \OPB_DO_10_5_2[12] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_578_2)
);
defparam \OPB_DO_10_5_2[11] .INIT=16'hC0A0;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_RNIJ8RA1_Z[0]),
	.B(sync_cntr_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_4997),
	.B(N_1106),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_4996),
	.B(N_1105),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_4995),
	.B(N_1104),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_1103),
	.B(N_1089),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_4994),
	.B(N_3591),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_4993),
	.B(N_3592),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_502),
	.B(N_1094),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_503),
	.B(N_1095),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_504),
	.B(N_1096),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_505),
	.B(N_1097),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_506),
	.B(N_1098),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_3068),
	.B(N_1099),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3069),
	.B(N_1100),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(N_499),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hAAC0;
// @24:200
  CFG4 \state_RNO[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_i_0_Z[1]),
	.Y(N_2117_i)
);
defparam \state_RNO[1] .INIT=16'h00BF;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_1),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_1),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_1),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_1),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_1),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_RNIJ8RA1_Z[0]),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:151
  CFG4 \OPB_DO_10_0[2]  (
	.A(N_2137),
	.B(N_2135),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10[2])
);
defparam \OPB_DO_10_0[2] .INIT=16'hAAC0;
// @24:151
  CFG3 \OPB_DO_10_5_1[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_575_1)
);
defparam \OPB_DO_10_5_1[8] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_582_1)
);
defparam \OPB_DO_10_5_1[15] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_581_1)
);
defparam \OPB_DO_10_5_1[14] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_580_1)
);
defparam \OPB_DO_10_5_1[13] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_583_1)
);
defparam \OPB_DO_10_5_1[16] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_568_1)
);
defparam \OPB_DO_10_5_1[1] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_584_1)
);
defparam \OPB_DO_10_5_1[17] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_589_1)
);
defparam \OPB_DO_10_5_1[22] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_576_1)
);
defparam \OPB_DO_10_5_1[9] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_590_1)
);
defparam \OPB_DO_10_5_1[23] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_577_1)
);
defparam \OPB_DO_10_5_1[10] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_587_1)
);
defparam \OPB_DO_10_5_1[20] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_i_m2_1[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_2132_1)
);
defparam \OPB_DO_10_5_i_m2_1[21] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_586_1)
);
defparam \OPB_DO_10_5_1[19] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_585_1)
);
defparam \OPB_DO_10_5_1[18] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_579_1)
);
defparam \OPB_DO_10_5_1[12] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_578_1)
);
defparam \OPB_DO_10_5_1[11] .INIT=8'h40;
// @25:860
  CFG4 \pwm_config_RNIO1MAC1[2]  (
	.A(act_test_durationlde_0_a2_6),
	.B(act_test_durationlde_0_a2_5),
	.C(state_RNIJ8RA1_Z[0]),
	.D(act_test_durationlde_0_a2_4),
	.Y(act_test_duratione)
);
defparam \pwm_config_RNIO1MAC1[2] .INIT=16'hF8F0;
// @24:325
  CFG4 pwm_override_o_i (
	.A(state_1[1]),
	.B(pwm_override_o_i_a2_13_Z),
	.C(pwm_override_o_i_a2_12_Z),
	.D(pwm_override_o_i_a2_11_Z),
	.Y(N_2128)
);
defparam pwm_override_o_i.INIT=16'hD555;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(N_2128),
	.B(brk_pwm[1]),
	.Y(GNT_BRK2_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h4;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(N_2128),
	.B(brk_pwm[0]),
	.Y(GNT_BRK2_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h4;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(N_679),
	.B(OPB_ADDR[3]),
	.C(N_1843),
	.D(N_678),
	.Y(N_742)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h2000;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_589_1),
	.B(N_589_2),
	.C(N_555),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_587_1),
	.B(N_587_2),
	.C(N_553),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_586_1),
	.B(N_586_2),
	.C(N_552),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_585_1),
	.B(N_585_2),
	.C(N_551),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_584_1),
	.B(N_584_2),
	.C(N_550),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_583_1),
	.B(N_583_2),
	.C(N_549),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_582_1),
	.B(N_582_2),
	.C(N_548),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_581_1),
	.B(N_581_2),
	.C(N_547),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_577_1),
	.B(N_577_2),
	.C(N_543),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_576_1),
	.B(N_576_2),
	.C(N_542),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_590_1),
	.B(N_590_2),
	.C(N_556),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_575_1),
	.B(N_575_2),
	.C(N_541),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_568_1),
	.B(N_568_2),
	.C(N_3075),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_578_1),
	.B(N_578_2),
	.C(N_544),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_579_1),
	.B(N_579_2),
	.C(N_545),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_580_1),
	.B(N_580_2),
	.C(N_546),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10_i_m2[21]  (
	.A(N_2133),
	.B(OPB_DO_10_sn_N_7),
	.C(N_2132_1),
	.D(N_2132_2),
	.Y(OPB_DO_10_i_m2_Z[21])
);
defparam \OPB_DO_10_i_m2[21] .INIT=16'hBBB8;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0040;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(pwm_control9_0_a2_1)
);
defparam pwm_control9_0_a2.INIT=16'h4000;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0010;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0020;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_742),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_1 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_2 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter_0(PWM_counter[0]),
	.pwm_config_0(pwm_config_0),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.PWM_counter_2_sqmuxa_RNIOJNJD_Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.act_test_durationlde_0_a2_4(act_test_durationlde_0_a2_4),
	.act_test_durationlde_0_a2_2_0(act_test_durationlde_0_a2_2_0),
	.act_test_durationlde_0_a2_6(act_test_durationlde_0_a2_6)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_5 */

module CLOCK_DIV_11_2 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_9;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_9 ;
wire GND ;
wire un1_cntrlto15_5 ;
wire un5_cntr_cry_4_S_9 ;
wire un5_cntr_cry_3_S_9 ;
wire un5_cntr_cry_2_S_9 ;
wire un5_cntr_cry_1_S_9 ;
wire N_17_5 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_9 ;
wire un5_cntr_cry_14_S_9 ;
wire un5_cntr_cry_13_S_9 ;
wire un5_cntr_cry_12_S_9 ;
wire un5_cntr_cry_11_S_9 ;
wire un5_cntr_cry_10_S_9 ;
wire un5_cntr_cry_9_S_9 ;
wire un5_cntr_cry_8_S_9 ;
wire un5_cntr_cry_7_S_9 ;
wire un5_cntr_cry_6_S_9 ;
wire un5_cntr_s_1_4420_FCO ;
wire un5_cntr_s_1_4420_S ;
wire un5_cntr_s_1_4420_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_9 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_9 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_9 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_9 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_9 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_9 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_9 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_9 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_9 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_9 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_9 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_9 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_9 ;
wire un5_cntr_s_15_FCO_9 ;
wire un5_cntr_s_15_Y_9 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_9 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_9[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_9[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE clkout (
	.Q(N_17_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:48
  ARI1 un5_cntr_s_1_4420 (
	.FCO(un5_cntr_s_1_4420_FCO),
	.S(un5_cntr_s_1_4420_S),
	.Y(un5_cntr_s_1_4420_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4420.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_9),
	.Y(un5_cntr_cry_1_Y_9),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4420_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_9),
	.Y(un5_cntr_cry_2_Y_9),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_9),
	.Y(un5_cntr_cry_3_Y_9),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_9),
	.Y(un5_cntr_cry_4_Y_9),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_9),
	.Y(un5_cntr_cry_5_Y_9),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_9),
	.Y(un5_cntr_cry_6_Y_9),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_9),
	.Y(un5_cntr_cry_7_Y_9),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_9),
	.Y(un5_cntr_cry_8_Y_9),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_9),
	.Y(un5_cntr_cry_9_Y_9),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_9),
	.Y(un5_cntr_cry_10_Y_9),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_9),
	.Y(un5_cntr_cry_11_Y_9),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_9),
	.Y(un5_cntr_cry_12_Y_9),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_9),
	.Y(un5_cntr_cry_13_Y_9),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_9),
	.S(un5_cntr_s_15_S_9),
	.Y(un5_cntr_s_15_Y_9),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_9),
	.Y(un5_cntr_cry_14_Y_9),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_5)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIS2TQ1 (
	.Y(clk_25MHz),
	.A(N_17_5)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_2 */

module PH_PWM_625_0_80_3_3_3 (
  sync_cntr,
  brk_pwm_param,
  state_0,
  pwm_config_0,
  PWM_counter_0,
  act_test_durationlde_0_a2_0_3_0_2,
  N_2188,
  N_42_3,
  N_2190,
  sync_cntr_0_sqmuxa_i,
  sync_cntr11,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input state_0 ;
input pwm_config_0 ;
output PWM_counter_0 ;
output act_test_durationlde_0_a2_0_3_0_2 ;
output N_2188 ;
output N_42_3 ;
input N_2190 ;
input sync_cntr_0_sqmuxa_i ;
input sync_cntr11 ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire PWM_counter_0 ;
wire act_test_durationlde_0_a2_0_3_0_2 ;
wire N_2188 ;
wire N_42_3 ;
wire N_2190 ;
wire sync_cntr_0_sqmuxa_i ;
wire sync_cntr11 ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:1] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_1;
wire [0:0] start_timerce_1;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_lxu_RNI9KJM82_Y;
wire [0:0] PWM_counter_lxu_;
wire [1:1] PWM_counter_RNIRICAK4_Y;
wire [2:2] PWM_counter_RNIEI5UV6_Y;
wire [3:3] PWM_counter_RNI2JUHB9_Y;
wire [4:4] PWM_counter_RNINKN5NB_Y;
wire [5:5] PWM_counter_RNIDNGP2E_Y;
wire [6:6] PWM_counter_RNI4R9DEG_Y;
wire [8:8] PWM_counter_RNO_FCO_2;
wire [8:8] PWM_counter_RNO_Y_2;
wire [7:7] PWM_counter_RNISV21QI_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_0_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNILST9L_S ;
wire un24_clk_en_RNILST9L_Y ;
wire un24_clk_en ;
wire PWM_counter ;
wire un24_clk_en_RNIAVOVJ1_S ;
wire un24_clk_en_RNIAVOVJ1_Y ;
wire N_68_i ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_2 ;
wire un13_clk_en_cry_0_Y_2 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_2 ;
wire un13_clk_en_cry_1_Y_2 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_2 ;
wire un13_clk_en_cry_2_Y_2 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_2 ;
wire un13_clk_en_cry_3_Y_2 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_2 ;
wire un13_clk_en_cry_4_Y_2 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_2 ;
wire un13_clk_en_cry_5_Y_2 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_2 ;
wire un13_clk_en_cry_6_Y_2 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_2 ;
wire un13_clk_en_cry_7_Y_2 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_2 ;
wire un13_clk_en_cry_8_Y_2 ;
wire un1_start_time ;
wire N_2198 ;
wire un21_clk_en ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIQA8E2[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIQA8E2[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_1[1]),
	.EN(start_timerce_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNILST9L  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNILST9L_S),
	.Y(un24_clk_en_RNILST9L_Y),
	.B(un24_clk_en),
	.C(down_Z),
	.D(state_0),
	.A(sync_cntr11),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNILST9L .INIT=20'h45111;
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIAVOVJ1  (
	.FCO(PWM_counter),
	.S(un24_clk_en_RNIAVOVJ1_S),
	.Y(un24_clk_en_RNIAVOVJ1_Y),
	.B(N_68_i),
	.C(sync_cntr_0_sqmuxa_i),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIAVOVJ1 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_lxu_RNI9KJM82[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_lxu_RNI9KJM82_Y[0]),
	.B(down_Z),
	.C(state_0),
	.D(sync_cntr11),
	.A(PWM_counter_lxu_[0]),
	.FCI(PWM_counter)
);
defparam \PWM_counter_lxu_RNI9KJM82[0] .INIT=20'h5D52A;
// @42:236
  ARI1 \PWM_counter_RNIRICAK4[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIRICAK4_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIRICAK4[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIEI5UV6[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIEI5UV6_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIEI5UV6[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI2JUHB9[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNI2JUHB9_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNI2JUHB9[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNINKN5NB[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNINKN5NB_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNINKN5NB[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIDNGP2E[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIDNGP2E_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIDNGP2E[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI4R9DEG[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNI4R9DEG_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNI4R9DEG[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_2[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_2[8]),
	.B(N_68_i),
	.C(PWM_counter_Z[8]),
	.D(un24_clk_en_RNIAVOVJ1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46A00;
// @42:236
  ARI1 \PWM_counter_RNISV21QI[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNISV21QI_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(un24_clk_en_RNIAVOVJ1_Y),
	.D(GND),
	.A(N_68_i),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNISV21QI[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_2),
	.Y(un13_clk_en_cry_0_Y_2),
	.B(PWM_counter_0),
	.C(brk_pwm_param[0]),
	.D(brk_pwm_param[9]),
	.A(N_2190),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5A9AA;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_2),
	.Y(un13_clk_en_cry_1_Y_2),
	.B(PWM_counter_Z[1]),
	.C(brk_pwm_param[1]),
	.D(brk_pwm_param[9]),
	.A(N_2190),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5A9AA;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_2),
	.Y(un13_clk_en_cry_2_Y_2),
	.B(PWM_counter_Z[2]),
	.C(brk_pwm_param[2]),
	.D(brk_pwm_param[9]),
	.A(N_2190),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5A9AA;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_2),
	.Y(un13_clk_en_cry_3_Y_2),
	.B(N_2190),
	.C(brk_pwm_param[3]),
	.D(brk_pwm_param[9]),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h508F7;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_2),
	.Y(un13_clk_en_cry_4_Y_2),
	.B(PWM_counter_Z[4]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[9]),
	.A(N_2190),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5A9AA;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_2),
	.Y(un13_clk_en_cry_5_Y_2),
	.B(PWM_counter_Z[5]),
	.C(brk_pwm_param[5]),
	.D(brk_pwm_param[9]),
	.A(N_2190),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5A9AA;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_2),
	.Y(un13_clk_en_cry_6_Y_2),
	.B(N_2190),
	.C(brk_pwm_param[6]),
	.D(brk_pwm_param[9]),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h508F7;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_2),
	.Y(un13_clk_en_cry_7_Y_2),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[9]),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_2),
	.Y(un13_clk_en_cry_8_Y_2),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:85
  CFG4 \PWM_counter_lxu[0]  (
	.A(sync_cntr[1]),
	.B(state_0),
	.C(sync_cntr[0]),
	.D(PWM_counter_0),
	.Y(PWM_counter_lxu_[0])
);
defparam \PWM_counter_lxu[0] .INIT=16'hB300;
// @25:881
  CFG2 \PWM_counter_RNIJFLLA[1]  (
	.A(PWM_counter_Z[8]),
	.B(PWM_counter_Z[1]),
	.Y(N_42_3)
);
defparam \PWM_counter_RNIJFLLA[1] .INIT=4'h1;
// @25:881
  CFG2 \PWM_counter_RNINJLLA[6]  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(N_2188)
);
defparam \PWM_counter_RNINJLLA[6] .INIT=4'hE;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_1[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @25:881
  CFG4 \PWM_counter_RNI2RABL[2]  (
	.A(PWM_counter_Z[4]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_Z[2]),
	.D(PWM_counter_Z[5]),
	.Y(act_test_durationlde_0_a2_0_3_0_2)
);
defparam \PWM_counter_RNI2RABL[2] .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un21_clk_en_0_a4  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(N_2198)
);
defparam \PWM_PROC.un21_clk_en_0_a4 .INIT=8'h80;
// @38:85
  CFG3 \start_timerce[0]  (
	.A(pwm_config_0),
	.B(sync_cntr11),
	.C(state_0),
	.Y(start_timerce_1[0])
);
defparam \start_timerce[0] .INIT=8'hD5;
// @38:85
  CFG3 down_RNO (
	.A(PWM_counter_Z[8]),
	.B(sync_cntr11),
	.C(state_0),
	.Y(N_85)
);
defparam down_RNO.INIT=8'h2A;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_0_a2  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(N_2198),
	.D(N_2188),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en_0_a2 .INIT=16'h4440;
// @38:128
  CFG4 down_2_sqmuxa_i_a2 (
	.A(act_test_durationlde_0_a2_0_3_0_2),
	.B(N_2188),
	.C(PWM_counter_0),
	.D(N_42_3),
	.Y(N_42)
);
defparam down_2_sqmuxa_i_a2.INIT=16'h2000;
// @38:85
  CFG3 down_RNI2B59I (
	.A(down_Z),
	.B(sync_cntr11),
	.C(state_0),
	.Y(N_68_i)
);
defparam down_RNI2B59I.INIT=8'h2A;
// @38:116
  CFG3 \PWM_PROC.un24_clk_en  (
	.A(sync_cntr11),
	.B(un21_clk_en),
	.C(state_0),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=8'h4C;
// @38:128
  CFG4 down_2_sqmuxa_i_0 (
	.A(state_0),
	.B(sync_cntr11),
	.C(N_42),
	.D(un21_clk_en),
	.Y(down_2_sqmuxa_i_0_Z)
);
defparam down_2_sqmuxa_i_0.INIT=16'hFFF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_3 */

module CMN_DEADBAND_5_0_3 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_5;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2171_3 ;
wire N_2151 ;
wire N_2160 ;
wire N_2156 ;
wire N_2184 ;
wire N_2185 ;
wire N_2157 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2171_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2151)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2160)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2156)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2156),
	.Y(N_2171_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2151),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2184)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2151),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2185)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2156),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2157)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2184),
	.Y(DB_STATE_ns_i_i_a3_5[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2185),
	.Y(DB_STATE_ns_i_i_a3_5[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2160),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2156),
	.D(N_2151),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2160),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2171_3),
	.D(N_2157),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2184),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2185),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_3 */

module cmn_debouncer_8_8_0_3 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_2;
wire [0:0] debounce_cntr_cry_cy_Y_2;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_2;
wire [27:27] debounce_cntr_s_FCO_2;
wire [27:27] debounce_cntr_s_Y_2;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_2 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_2[0]),
	.Y(debounce_cntr_cry_cy_Y_2[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_2[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_2[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_2[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_2[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_2[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_2[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_2[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_2[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_2[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_2[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_2[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_2[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_2[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_2[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_2[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_2[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_2[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_2[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_2[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_2[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_2[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_2[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_2[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_2[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_2[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_2[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_2[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_2[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_2[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_2)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_3 */

module cmn_pwm_3 (
  brk_pwm,
  PWM_counter_0,
  pwm_config_0,
  state_0,
  brk_pwm_param,
  sync_cntr,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  sync_cntr11,
  sync_cntr_0_sqmuxa_i,
  N_42_3,
  N_2188,
  act_test_durationlde_0_a2_0_3_0_2
)
;
output [1:0] brk_pwm ;
output PWM_counter_0 ;
input pwm_config_0 ;
input state_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
input sync_cntr11 ;
input sync_cntr_0_sqmuxa_i ;
output N_42_3 ;
output N_2188 ;
output act_test_durationlde_0_a2_0_3_0_2 ;
wire PWM_counter_0 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire sync_cntr11 ;
wire sync_cntr_0_sqmuxa_i ;
wire N_42_3 ;
wire N_2188 ;
wire act_test_durationlde_0_a2_0_3_0_2 ;
wire un2_valid_brk_pwm_paramlt7 ;
wire N_2190 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto9_i_o3 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(N_2190)
);
defparam un2_valid_brk_pwm_paramlto9_i_o3.INIT=16'h3337;
// @42:236
  PH_PWM_625_0_80_3_3_3 i_brk_pwm (
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.state_0(state_0),
	.pwm_config_0(pwm_config_0),
	.PWM_counter_0(PWM_counter_0),
	.act_test_durationlde_0_a2_0_3_0_2(act_test_durationlde_0_a2_0_3_0_2),
	.N_2188(N_2188),
	.N_42_3(N_42_3),
	.N_2190(N_2190),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.sync_cntr11(sync_cntr11),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_3 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_3 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_3 */

module cmn_pwm_wrapper_4 (
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK3_IN,
  OPB_DO,
  pwm_config_0,
  filt_brk_over_curr,
  N_678,
  N_1843,
  N_719,
  GNT_BRK3_PWM_LO_c,
  GNT_BRK3_PWM_HI_c,
  GANTRY_BRK3_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK3_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_brk_over_curr ;
input N_678 ;
input N_1843 ;
input N_719 ;
output GNT_BRK3_PWM_LO_c ;
output GNT_BRK3_PWM_HI_c ;
input GANTRY_BRK3_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire gnt_brk_pwr_override_0 ;
wire pwm_config_0 ;
wire filt_brk_over_curr ;
wire N_678 ;
wire N_1843 ;
wire N_719 ;
wire GNT_BRK3_PWM_LO_c ;
wire GNT_BRK3_PWM_HI_c ;
wire GANTRY_BRK3_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_1;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_2;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:1] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [2:2] OPB_DO_10_i_m3_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_3;
wire [15:15] act_test_duration_s_FCO_3;
wire [15:15] act_test_duration_s_Y_3;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [26:1] OPB_DO_10_4_1_wmux_0_S_0;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [26:1] OPB_DO_10_4_1_wmux_S_0;
wire [27:3] OPB_DO_10_4_1_wmux_0_S_1;
wire [27:3] OPB_DO_10_4_1_wmux_S_1;
wire [30:0] OPB_DO_10_4_1_wmux_0_S_3;
wire [30:0] OPB_DO_10_4_1_wmux_S_3;
wire [23:22] OPB_DO_10_4_1_wmux_0_S_2;
wire [23:22] OPB_DO_10_4_1_wmux_S_2;
wire [18:18] OPB_DO_10_4_1_wmux_0_S;
wire [18:18] OPB_DO_10_4_1_0_wmux_S;
wire [31:14] OPB_DO_10_4_1_wmux_0_S_4;
wire [31:14] OPB_DO_10_4_1_wmux_S_4;
wire [11:10] OPB_DO_10_i_m2_1_0_co1;
wire [11:10] OPB_DO_10_i_m2_1_0_wmux_0_S;
wire [11:10] OPB_DO_10_i_m2_1_0_y0;
wire [11:10] OPB_DO_10_i_m2_1_0_co0;
wire [11:10] OPB_DO_10_i_m2_1_0_wmux_S;
wire [2:2] OPB_DO_10_i_m4_1_0_co1;
wire [2:2] OPB_DO_10_i_m4_1_0_wmux_0_S;
wire [2:2] OPB_DO_10_i_m4_1_0_y0;
wire [2:2] OPB_DO_10_i_m4_1_0_co0;
wire [2:2] OPB_DO_10_i_m4_1_0_wmux_S;
wire [29:8] OPB_DO_10_4_1_wmux_0_S_5;
wire [29:8] OPB_DO_10_4_1_wmux_S_5;
wire [12:12] OPB_DO_10_4_i_m2_1_0_co1;
wire [12:12] OPB_DO_10_4_i_m2_1_wmux_0_S;
wire [12:12] OPB_DO_10_4_i_m2_1_0_y0;
wire [12:12] OPB_DO_10_4_i_m2_1_0_co0;
wire [12:12] OPB_DO_10_4_i_m2_1_0_wmux_S;
wire [17:9] OPB_DO_10_4_1_wmux_0_S_6;
wire [17:9] OPB_DO_10_4_1_wmux_S_6;
wire [1:1] state_ns_0_1_Z;
wire [0:0] state_RNIL4I8A_Z;
wire [0:0] PWM_counter;
wire [12:10] OPB_DO_10_i_0_Z;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_2 ;
wire un6_pulse_200us_cntr_1_cry_10_S_2 ;
wire un6_pulse_200us_cntr_1_cry_6_S_2 ;
wire un6_pulse_200us_cntr_1_cry_5_S_2 ;
wire un6_pulse_200us_cntr_1_cry_4_S_2 ;
wire un6_pulse_200us_cntr_1_cry_2_S_2 ;
wire un6_pulse_200us_cntr_1_cry_1_S_2 ;
wire N_2574_i ;
wire un6_pulse_200us_cntr_1_s_15_S_2 ;
wire un6_pulse_200us_cntr_1_cry_14_S_2 ;
wire un6_pulse_200us_cntr_1_cry_13_S_2 ;
wire N_2572_i ;
wire N_2573_i ;
wire pwm_control9_0_a2_2 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_2 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_2 ;
wire state28_RNO_7_S_3 ;
wire state28_RNO_7_Y_3 ;
wire state28_RNO_6_S_3 ;
wire state28_RNO_6_Y_3 ;
wire state28_RNO_5_S_3 ;
wire state28_RNO_5_Y_3 ;
wire state28_RNO_4_S_3 ;
wire state28_RNO_4_Y_3 ;
wire state28_RNO_3_S_3 ;
wire state28_RNO_3_Y_3 ;
wire state28_RNO_2_S_3 ;
wire state28_RNO_2_Y_3 ;
wire state28_RNO_1_S_3 ;
wire state28_RNO_1_Y_3 ;
wire state28_RNO_0_S_3 ;
wire state28_RNO_0_Y_3 ;
wire state28_RNO_FCO_2 ;
wire state28_RNO_S_3 ;
wire state28_RNO_Y_3 ;
wire act_test_duration_s_4389_FCO ;
wire act_test_duration_s_4389_S ;
wire act_test_duration_s_4389_Y ;
wire un6_pulse_200us_cntr_1_s_1_4421_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4421_S ;
wire un6_pulse_200us_cntr_1_s_1_4421_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_2 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_2 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_2 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_2 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_2 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_2 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_2 ;
wire un6_pulse_200us_cntr_1_s_15_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_2 ;
wire N_1199 ;
wire N_3153 ;
wire N_3152 ;
wire N_3151 ;
wire N_3150 ;
wire N_3149 ;
wire N_555 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_551 ;
wire N_1206 ;
wire N_1207 ;
wire N_1211 ;
wire N_556 ;
wire N_1208 ;
wire N_1209 ;
wire N_34 ;
wire N_2193 ;
wire N_1205 ;
wire N_546 ;
wire N_1212 ;
wire N_533 ;
wire N_2582 ;
wire N_1210 ;
wire N_549 ;
wire N_2580 ;
wire N_541 ;
wire N_548 ;
wire N_550 ;
wire N_547 ;
wire N_542 ;
wire sync_cntr_0_sqmuxa_i ;
wire state28_Z ;
wire state18_Z ;
wire OPB_DO_10_sn_N_8_mux ;
wire sync_cntr11 ;
wire N_5047 ;
wire N_5048 ;
wire N_5049 ;
wire N_5050 ;
wire N_5051 ;
wire N_5052 ;
wire N_5053 ;
wire N_5054 ;
wire N_499 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_2192 ;
wire N_3132 ;
wire N_3131 ;
wire N_3130 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire N_10 ;
wire OPB_DO_10_sn_N_6 ;
wire N_42_3 ;
wire act_test_durationlde_0_a2_0_2 ;
wire pulse_200us_cntr15_11_Z ;
wire N_2575 ;
wire pwm_config8lt6 ;
wire N_582_2 ;
wire N_584_2 ;
wire N_583_2 ;
wire N_576_2 ;
wire N_581_2 ;
wire N_575_2 ;
wire N_568_2 ;
wire N_590_2 ;
wire N_580_2 ;
wire N_588_2 ;
wire N_585_2 ;
wire N_589_2 ;
wire N_586_2 ;
wire N_587_2 ;
wire N_637 ;
wire pwm_config8lt9 ;
wire pwm_config8lt11 ;
wire act_test_durationlde_0_a2_0_3_0_2 ;
wire N_2188 ;
wire N_582_1 ;
wire N_584_1 ;
wire N_583_1 ;
wire N_576_1 ;
wire N_581_1 ;
wire N_575_1 ;
wire N_568_1 ;
wire N_590_1 ;
wire N_580_1 ;
wire N_588_1 ;
wire N_585_1 ;
wire N_589_1 ;
wire N_586_1 ;
wire N_587_1 ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_735 ;
wire N_7896 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_1[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_2[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_1[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK3_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2574_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK3_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK3_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK3_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK3_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK3_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK3_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK3_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK3_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_i_m3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK3_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK3_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK3_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK3_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK3_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK3_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK3_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK3_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK3_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK3_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK3_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK3_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK3_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK3_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK3_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK3_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2572_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK3_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2573_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK3_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK3_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK3_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK3_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK3_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK3_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_2),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_2),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_2),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_2),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_2),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_2),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_2),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_2),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_2),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_2),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_2),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_2),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_2),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_2),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_2),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_2),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_2),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:881
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_3),
	.Y(state28_RNO_7_Y_3),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:881
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_3),
	.Y(state28_RNO_6_Y_3),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_3),
	.Y(state28_RNO_5_Y_3),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_3),
	.Y(state28_RNO_4_Y_3),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_3),
	.Y(state28_RNO_3_Y_3),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_3),
	.Y(state28_RNO_2_Y_3),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_3),
	.Y(state28_RNO_1_Y_3),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_3),
	.Y(state28_RNO_0_Y_3),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:881
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_2),
	.S(state28_RNO_S_3),
	.Y(state28_RNO_Y_3),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4389 (
	.FCO(act_test_duration_s_4389_FCO),
	.S(act_test_duration_s_4389_S),
	.Y(act_test_duration_s_4389_Y),
	.B(state_2[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4389.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_3[0]),
	.B(act_test_duration_Z[0]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4389_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_3[1]),
	.B(act_test_duration_Z[1]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_3[2]),
	.B(act_test_duration_Z[2]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_3[3]),
	.B(act_test_duration_Z[3]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_3[4]),
	.B(act_test_duration_Z[4]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_3[5]),
	.B(act_test_duration_Z[5]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_3[6]),
	.B(act_test_duration_Z[6]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_3[7]),
	.B(act_test_duration_Z[7]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_3[8]),
	.B(act_test_duration_Z[8]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_3[9]),
	.B(act_test_duration_Z[9]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_3[10]),
	.B(act_test_duration_Z[10]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_3[11]),
	.B(act_test_duration_Z[11]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_3[12]),
	.B(act_test_duration_Z[12]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_3[13]),
	.B(act_test_duration_Z[13]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_3[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_3[15]),
	.B(act_test_duration_Z[15]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_3[14]),
	.B(act_test_duration_Z[14]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4421 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4421_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4421_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4421_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4421.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_2),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4421_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_2),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_2),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_2),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_2),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_2),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_2),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_2),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_2),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_2),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_2),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_2),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_2),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_2),
	.S(un6_pulse_200us_cntr_1_s_15_S_2),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_2),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_2),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[1]),
	.Y(N_1199),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_0[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[7]),
	.Y(N_3153),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_1[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[6]),
	.Y(N_3152),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_1[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[5]),
	.Y(N_3151),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_3[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[4]),
	.Y(N_3150),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_3[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[3]),
	.Y(N_3149),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_1[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_2[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_3[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_0[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_0[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_0_wmux_S[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[25]),
	.Y(N_1206),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_0[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[26]),
	.Y(N_1207),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_0[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[30]),
	.Y(N_1211),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_3[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_2[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[27]),
	.Y(N_1208),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_1[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[28]),
	.Y(N_1209),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_4[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux_0[11]  (
	.FCO(OPB_DO_10_i_m2_1_0_co1[11]),
	.S(OPB_DO_10_i_m2_1_0_wmux_0_S[11]),
	.Y(N_34),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_i_m2_1_0_y0[11]),
	.FCI(OPB_DO_10_i_m2_1_0_co0[11])
);
defparam \OPB_DO_10_i_m2_1_0_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux[11]  (
	.FCO(OPB_DO_10_i_m2_1_0_co0[11]),
	.S(OPB_DO_10_i_m2_1_0_wmux_S[11]),
	.Y(OPB_DO_10_i_m2_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m2_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_i_m4_1_0_wmux_0[2]  (
	.FCO(OPB_DO_10_i_m4_1_0_co1[2]),
	.S(OPB_DO_10_i_m4_1_0_wmux_0_S[2]),
	.Y(N_2193),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_i_m4_1_0_y0[2]),
	.FCI(OPB_DO_10_i_m4_1_0_co0[2])
);
defparam \OPB_DO_10_i_m4_1_0_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_i_m4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_i_m4_1_0_co0[2]),
	.S(OPB_DO_10_i_m4_1_0_wmux_S[2]),
	.Y(OPB_DO_10_i_m4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[24]),
	.Y(N_1205),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_0[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_3[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[31]),
	.Y(N_1212),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_4[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_3[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux_0[10]  (
	.FCO(OPB_DO_10_i_m2_1_0_co1[10]),
	.S(OPB_DO_10_i_m2_1_0_wmux_0_S[10]),
	.Y(N_2582),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_i_m2_1_0_y0[10]),
	.FCI(OPB_DO_10_i_m2_1_0_co0[10])
);
defparam \OPB_DO_10_i_m2_1_0_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_i_m2_1_0_wmux[10]  (
	.FCO(OPB_DO_10_i_m2_1_0_co0[10]),
	.S(OPB_DO_10_i_m2_1_0_wmux_S[10]),
	.Y(OPB_DO_10_i_m2_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m2_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[29]),
	.Y(N_1210),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_5[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_4[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[12]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[12]),
	.Y(N_2580),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[12]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[12])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[12]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[12]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_5[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_4[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_6[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_4[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_6[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @38:85
  CFG3 \sync_cntr_RNIJNLCC[1]  (
	.A(state_Z[0]),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.Y(sync_cntr_0_sqmuxa_i)
);
defparam \sync_cntr_RNIJNLCC[1] .INIT=8'hD5;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_2[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_2),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @25:881
  CFG2 \state_RNIL4I8A[0]  (
	.A(state_Z[0]),
	.B(state_2[1]),
	.Y(state_RNIL4I8A_Z[0])
);
defparam \state_RNIL4I8A[0] .INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(GANTRY_BRK3_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:242
  CFG2 sync_cntr11lto1 (
	.A(sync_cntr_Z[0]),
	.B(sync_cntr_Z[1]),
	.Y(sync_cntr11)
);
defparam sync_cntr11lto1.INIT=4'h7;
// @24:151
  CFG3 \OPB_DO_10_3[24]  (
	.A(pwm_control_Z[24]),
	.B(brk_pwm_param_Z[24]),
	.C(OPB_ADDR[0]),
	.Y(N_5047)
);
defparam \OPB_DO_10_3[24] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[25]  (
	.A(pwm_control_Z[25]),
	.B(brk_pwm_param_Z[25]),
	.C(OPB_ADDR[0]),
	.Y(N_5048)
);
defparam \OPB_DO_10_3[25] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[26]  (
	.A(pwm_control_Z[26]),
	.B(brk_pwm_param_Z[26]),
	.C(OPB_ADDR[0]),
	.Y(N_5049)
);
defparam \OPB_DO_10_3[26] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[27]  (
	.A(pwm_control_Z[27]),
	.B(brk_pwm_param_Z[27]),
	.C(OPB_ADDR[0]),
	.Y(N_5050)
);
defparam \OPB_DO_10_3[27] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[28]  (
	.A(pwm_control_Z[28]),
	.B(brk_pwm_param_Z[28]),
	.C(OPB_ADDR[0]),
	.Y(N_5051)
);
defparam \OPB_DO_10_3[28] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[29]  (
	.A(pwm_control_Z[29]),
	.B(brk_pwm_param_Z[29]),
	.C(OPB_ADDR[0]),
	.Y(N_5052)
);
defparam \OPB_DO_10_3[29] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[30]  (
	.A(pwm_control_Z[30]),
	.B(brk_pwm_param_Z[30]),
	.C(OPB_ADDR[0]),
	.Y(N_5053)
);
defparam \OPB_DO_10_3[30] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[31]  (
	.A(pwm_control_Z[31]),
	.B(brk_pwm_param_Z[31]),
	.C(OPB_ADDR[0]),
	.Y(N_5054)
);
defparam \OPB_DO_10_3[31] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR[0]),
	.C(brk_pwm_param_Z[0]),
	.Y(N_499)
);
defparam \OPB_DO_10_3[0] .INIT=8'hB8;
// @24:151
  CFG3 \OPB_DO_10_3[7]  (
	.A(pwm_control_Z[7]),
	.B(brk_pwm_param_Z[7]),
	.C(OPB_ADDR[0]),
	.Y(N_506)
);
defparam \OPB_DO_10_3[7] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[6]  (
	.A(pwm_control_Z[6]),
	.B(brk_pwm_param_Z[6]),
	.C(OPB_ADDR[0]),
	.Y(N_505)
);
defparam \OPB_DO_10_3[6] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[5]  (
	.A(pwm_control_Z[5]),
	.B(brk_pwm_param_Z[5]),
	.C(OPB_ADDR[0]),
	.Y(N_504)
);
defparam \OPB_DO_10_3[5] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[4]  (
	.A(pwm_control_Z[4]),
	.B(brk_pwm_param_Z[4]),
	.C(OPB_ADDR[0]),
	.Y(N_503)
);
defparam \OPB_DO_10_3[4] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[3]  (
	.A(pwm_control_Z[3]),
	.B(brk_pwm_param_Z[3]),
	.C(OPB_ADDR[0]),
	.Y(N_502)
);
defparam \OPB_DO_10_3[3] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3_i_m3[2]  (
	.A(pwm_control_Z[2]),
	.B(brk_pwm_param_Z[2]),
	.C(OPB_ADDR[0]),
	.Y(N_2192)
);
defparam \OPB_DO_10_3_i_m3[2] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[12]  (
	.A(pwm_control_Z[12]),
	.B(brk_pwm_param_Z[12]),
	.C(OPB_ADDR[0]),
	.Y(N_3132)
);
defparam \OPB_DO_10_3[12] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[11]  (
	.A(pwm_control_Z[11]),
	.B(brk_pwm_param_Z[11]),
	.C(OPB_ADDR[0]),
	.Y(N_3131)
);
defparam \OPB_DO_10_3[11] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[10]  (
	.A(pwm_control_Z[10]),
	.B(brk_pwm_param_Z[10]),
	.C(OPB_ADDR[0]),
	.Y(N_3130)
);
defparam \OPB_DO_10_3[10] .INIT=8'hAC;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m6_i (
	.A(GANTRY_BRK3_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[2]),
	.Y(N_10)
);
defparam OPB_DO_10_sn_m6_i.INIT=8'hFD;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK3_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @25:881
  CFG4 \pwm_config_RNINFHHO[2]  (
	.A(state_2[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.D(N_42_3),
	.Y(act_test_durationlde_0_a2_0_2)
);
defparam \pwm_config_RNINFHHO[2] .INIT=16'h0800;
// @24:291
  CFG4 pulse_200us_cntr15_11 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.D(pulse_200us_cntr15_8_Z),
	.Y(pulse_200us_cntr15_11_Z)
);
defparam pulse_200us_cntr15_11.INIT=16'h0200;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_2[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_i_o2[12]  (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(N_2575)
);
defparam \OPB_DO_10_i_o2[12] .INIT=16'h80FF;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:262
  CFG3 \pwm_control_RNI2GKUE[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_2[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNI2GKUE[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_i_0[11]  (
	.A(pwm_status_Z[11]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(N_3131),
	.Y(OPB_DO_10_i_0_Z[11])
);
defparam \OPB_DO_10_i_0[11] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[10]  (
	.A(pwm_status_Z[10]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(N_3130),
	.Y(OPB_DO_10_i_0_Z[10])
);
defparam \OPB_DO_10_i_0[10] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[12]  (
	.A(pwm_status_Z[12]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(N_3132),
	.Y(OPB_DO_10_i_0_Z[12])
);
defparam \OPB_DO_10_i_0[12] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_5_2[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_582_2)
);
defparam \OPB_DO_10_5_2[15] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_584_2)
);
defparam \OPB_DO_10_5_2[17] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_583_2)
);
defparam \OPB_DO_10_5_2[16] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_576_2)
);
defparam \OPB_DO_10_5_2[9] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_581_2)
);
defparam \OPB_DO_10_5_2[14] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_575_2)
);
defparam \OPB_DO_10_5_2[8] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_568_2)
);
defparam \OPB_DO_10_5_2[1] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_590_2)
);
defparam \OPB_DO_10_5_2[23] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_580_2)
);
defparam \OPB_DO_10_5_2[13] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_588_2)
);
defparam \OPB_DO_10_5_2[21] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_585_2)
);
defparam \OPB_DO_10_5_2[18] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_589_2)
);
defparam \OPB_DO_10_5_2[22] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_586_2)
);
defparam \OPB_DO_10_5_2[19] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_587_2)
);
defparam \OPB_DO_10_5_2[20] .INIT=16'hC0A0;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG4 \sync_cntr_4[0]  (
	.A(state_Z[0]),
	.B(state_RNIL4I8A_Z[0]),
	.C(sync_cntr_Z[0]),
	.D(sync_cntr11),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=16'h1230;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_499),
	.D(N_533),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5054),
	.D(N_1212),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5053),
	.D(N_1211),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5052),
	.D(N_1210),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5051),
	.D(N_1209),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5050),
	.D(N_1208),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5049),
	.D(N_1207),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5048),
	.D(N_1206),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_5047),
	.D(N_1205),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_506),
	.D(N_3153),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_505),
	.D(N_3152),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_504),
	.D(N_3151),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_503),
	.D(N_3150),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_502),
	.D(N_3149),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hD580;
// @24:151
  CFG4 \OPB_DO_10_i_m3[2]  (
	.A(N_10),
	.B(OPB_DO_10_sn_N_6),
	.C(N_2192),
	.D(N_2193),
	.Y(OPB_DO_10_i_m3_Z[2])
);
defparam \OPB_DO_10_i_m3[2] .INIT=16'hD580;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @25:881
  CFG4 \pwm_config_RNI534R22[2]  (
	.A(state_RNIL4I8A_Z[0]),
	.B(act_test_durationlde_0_a2_0_3_0_2),
	.C(act_test_durationlde_0_a2_0_2),
	.D(N_2188),
	.Y(act_test_duratione)
);
defparam \pwm_config_RNI534R22[2] .INIT=16'hAAEA;
// @24:215
  CFG4 state18 (
	.A(sync_cntr11),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(state18_Z)
);
defparam state18.INIT=16'h4000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_Z[0]),
	.B(state_RNIL4I8A_Z[0]),
	.C(sync_cntr_Z[1]),
	.D(sync_cntr_Z[0]),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h3230;
// @24:289
  CFG4 \pulse_200us_cntr_3[9]  (
	.A(un6_pulse_200us_cntr_1_cry_9_S_2),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[8]  (
	.A(un6_pulse_200us_cntr_1_cry_8_S_2),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[7]  (
	.A(un6_pulse_200us_cntr_1_cry_7_S_2),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[12]  (
	.A(un6_pulse_200us_cntr_1_cry_12_S_2),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[3]  (
	.A(un6_pulse_200us_cntr_1_cry_3_S_2),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_10_Z),
	.B(pulse_200us_cntr_Z[0]),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=16'h1333;
// @24:151
  CFG4 \OPB_DO_10_5_1[15]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[15]),
	.D(OPB_ADDR[0]),
	.Y(N_582_1)
);
defparam \OPB_DO_10_5_1[15] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[17]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[17]),
	.D(OPB_ADDR[0]),
	.Y(N_584_1)
);
defparam \OPB_DO_10_5_1[17] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[16]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[16]),
	.D(OPB_ADDR[0]),
	.Y(N_583_1)
);
defparam \OPB_DO_10_5_1[16] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[9]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[9]),
	.D(OPB_ADDR[0]),
	.Y(N_576_1)
);
defparam \OPB_DO_10_5_1[9] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[14]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[14]),
	.D(OPB_ADDR[0]),
	.Y(N_581_1)
);
defparam \OPB_DO_10_5_1[14] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[8]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[8]),
	.D(OPB_ADDR[0]),
	.Y(N_575_1)
);
defparam \OPB_DO_10_5_1[8] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[1]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[1]),
	.D(OPB_ADDR[0]),
	.Y(N_568_1)
);
defparam \OPB_DO_10_5_1[1] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[23]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[23]),
	.D(OPB_ADDR[0]),
	.Y(N_590_1)
);
defparam \OPB_DO_10_5_1[23] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[13]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[13]),
	.D(OPB_ADDR[0]),
	.Y(N_580_1)
);
defparam \OPB_DO_10_5_1[13] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[21]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[21]),
	.D(OPB_ADDR[0]),
	.Y(N_588_1)
);
defparam \OPB_DO_10_5_1[21] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[18]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[18]),
	.D(OPB_ADDR[0]),
	.Y(N_585_1)
);
defparam \OPB_DO_10_5_1[18] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[22]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[22]),
	.D(OPB_ADDR[0]),
	.Y(N_589_1)
);
defparam \OPB_DO_10_5_1[22] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[19]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[19]),
	.D(OPB_ADDR[0]),
	.Y(N_586_1)
);
defparam \OPB_DO_10_5_1[19] .INIT=16'h0020;
// @24:151
  CFG4 \OPB_DO_10_5_1[20]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(OPB_DO_10_sn_N_6),
	.C(pwm_status_Z[20]),
	.D(OPB_ADDR[0]),
	.Y(N_587_1)
);
defparam \OPB_DO_10_5_1[20] .INIT=16'h0020;
// @24:325
  CFG3 pwm_override_o (
	.A(state_2[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:150
  CFG4 \OPB_DO_RNO[10]  (
	.A(OPB_DO_10_i_0_Z[10]),
	.B(N_2575),
	.C(OPB_ADDR[2]),
	.D(N_2582),
	.Y(N_2574_i)
);
defparam \OPB_DO_RNO[10] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[12]  (
	.A(OPB_DO_10_i_0_Z[12]),
	.B(N_2575),
	.C(OPB_ADDR[2]),
	.D(N_2580),
	.Y(N_2572_i)
);
defparam \OPB_DO_RNO[12] .INIT=16'h1110;
// @24:150
  CFG4 \OPB_DO_RNO[11]  (
	.A(OPB_ADDR[2]),
	.B(N_34),
	.C(OPB_DO_10_i_0_Z[11]),
	.D(N_2575),
	.Y(N_2573_i)
);
defparam \OPB_DO_RNO[11] .INIT=16'h000E;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(N_719),
	.B(OPB_ADDR[3]),
	.C(N_1843),
	.D(N_678),
	.Y(N_735)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h2000;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_10),
	.B(N_556),
	.C(N_590_2),
	.D(N_590_1),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_10),
	.B(N_555),
	.C(N_589_2),
	.D(N_589_1),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_10),
	.B(N_554),
	.C(N_588_2),
	.D(N_588_1),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_10),
	.B(N_553),
	.C(N_587_2),
	.D(N_587_1),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_10),
	.B(N_552),
	.C(N_586_2),
	.D(N_586_1),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_10),
	.B(N_551),
	.C(N_585_2),
	.D(N_585_1),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_10),
	.B(N_546),
	.C(N_580_2),
	.D(N_580_1),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_10),
	.B(N_548),
	.C(N_582_2),
	.D(N_582_1),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_10),
	.B(N_547),
	.C(N_581_2),
	.D(N_581_1),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_10),
	.B(N_542),
	.C(N_576_2),
	.D(N_576_1),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_10),
	.B(N_541),
	.C(N_575_2),
	.D(N_575_1),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_10),
	.B(N_1199),
	.C(N_568_2),
	.D(N_568_1),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_10),
	.B(N_550),
	.C(N_584_2),
	.D(N_584_1),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hEEE4;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_10),
	.B(N_549),
	.C(N_583_2),
	.D(N_583_1),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hEEE4;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0040;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(pwm_control9_0_a2_2)
);
defparam pwm_control9_0_a2.INIT=16'h4000;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0010;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0020;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_735),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_2 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_3 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter_0(PWM_counter[0]),
	.pwm_config_0(pwm_config_0),
	.state_0(state_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.sync_cntr11(sync_cntr11),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.N_42_3(N_42_3),
	.N_2188(N_2188),
	.act_test_durationlde_0_a2_0_3_0_2(act_test_durationlde_0_a2_0_3_0_2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_4 */

module CLOCK_DIV_11_3 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_10;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_10 ;
wire GND ;
wire un1_cntrlto15_6 ;
wire un5_cntr_cry_4_S_10 ;
wire un5_cntr_cry_3_S_10 ;
wire un5_cntr_cry_2_S_10 ;
wire un5_cntr_cry_1_S_10 ;
wire N_17_6 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_10 ;
wire un5_cntr_cry_14_S_10 ;
wire un5_cntr_cry_13_S_10 ;
wire un5_cntr_cry_12_S_10 ;
wire un5_cntr_cry_11_S_10 ;
wire un5_cntr_cry_10_S_10 ;
wire un5_cntr_cry_9_S_10 ;
wire un5_cntr_cry_8_S_10 ;
wire un5_cntr_cry_7_S_10 ;
wire un5_cntr_cry_6_S_10 ;
wire un5_cntr_s_1_4422_FCO ;
wire un5_cntr_s_1_4422_S ;
wire un5_cntr_s_1_4422_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_10 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_10 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_10 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_10 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_10 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_10 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_10 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_10 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_10 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_10 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_10 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_10 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_10 ;
wire un5_cntr_s_15_FCO_10 ;
wire un5_cntr_s_15_Y_10 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_10 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_10[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE clkout (
	.Q(N_17_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:48
  ARI1 un5_cntr_s_1_4422 (
	.FCO(un5_cntr_s_1_4422_FCO),
	.S(un5_cntr_s_1_4422_S),
	.Y(un5_cntr_s_1_4422_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4422.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_10),
	.Y(un5_cntr_cry_1_Y_10),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4422_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_10),
	.Y(un5_cntr_cry_2_Y_10),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_10),
	.Y(un5_cntr_cry_3_Y_10),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_10),
	.Y(un5_cntr_cry_4_Y_10),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_10),
	.Y(un5_cntr_cry_5_Y_10),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_10),
	.Y(un5_cntr_cry_6_Y_10),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_10),
	.Y(un5_cntr_cry_7_Y_10),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_10),
	.Y(un5_cntr_cry_8_Y_10),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_10),
	.Y(un5_cntr_cry_9_Y_10),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_10),
	.Y(un5_cntr_cry_10_Y_10),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_10),
	.Y(un5_cntr_cry_11_Y_10),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_10),
	.Y(un5_cntr_cry_12_Y_10),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_10),
	.Y(un5_cntr_cry_13_Y_10),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_10),
	.S(un5_cntr_s_15_S_10),
	.Y(un5_cntr_s_15_Y_10),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_10),
	.Y(un5_cntr_cry_14_Y_10),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_6)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI4UU13 (
	.Y(clk_25MHz),
	.A(N_17_6)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_3 */

module PH_PWM_625_0_80_3_3_4 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  PWM_counter,
  un2_valid_brk_pwm_paramlt9,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNIUAHDP_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input pwm_config_0 ;
output [8:0] PWM_counter ;
input un2_valid_brk_pwm_paramlt9 ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNIUAHDP_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNIUAHDP_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_2;
wire [0:0] start_timerce_2;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIUDG022_Y;
wire [1:1] PWM_counter_RNIVHFJA3_Y;
wire [2:2] PWM_counter_RNI1NE6J4_Y;
wire [3:3] PWM_counter_RNI4TDPR5_Y;
wire [4:4] PWM_counter_RNI84DC47_Y;
wire [5:5] PWM_counter_RNIDCCVC8_Y;
wire [6:6] PWM_counter_RNIJLBIL9_Y;
wire [8:8] PWM_counter_RNO_FCO_3;
wire [8:8] PWM_counter_RNO_Y_3;
wire [7:7] PWM_counter_RNIQVA5UA_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIG6NCD_S ;
wire un24_clk_en_RNIG6NCD_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un24_clk_en_RNIUAHDP_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_1 ;
wire un13_clk_en_cry_0_Y_1 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_1 ;
wire un13_clk_en_cry_1_Y_1 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_1 ;
wire un13_clk_en_cry_2_Y_1 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_1 ;
wire un13_clk_en_cry_3_Y_1 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_1 ;
wire un13_clk_en_cry_4_Y_1 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_1 ;
wire un13_clk_en_cry_5_Y_1 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_1 ;
wire un13_clk_en_cry_6_Y_1 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_1 ;
wire un13_clk_en_cry_7_Y_1 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_1 ;
wire un13_clk_en_cry_8_Y_1 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_3_0 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI2MHT7[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI2MHT7[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_2[1]),
	.EN(start_timerce_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIG6NCD  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIG6NCD_S),
	.Y(un24_clk_en_RNIG6NCD_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIG6NCD .INIT=20'h41100;
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIUAHDP  (
	.FCO(PWM_counter_Z),
	.S(un24_clk_en_RNIUAHDP_S),
	.Y(un24_clk_en_RNIUAHDP_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIUAHDP .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_RNIUDG022[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIUDG022_Y[0]),
	.B(PWM_counter[0]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNIUDG022[0] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIVHFJA3[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIVHFJA3_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIVHFJA3[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI1NE6J4[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI1NE6J4_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI1NE6J4[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI4TDPR5[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNI4TDPR5_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNI4TDPR5[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI84DC47[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI84DC47_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI84DC47[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIDCCVC8[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIDCCVC8_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIDCCVC8[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIJLBIL9[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIJLBIL9_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIJLBIL9[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_3[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_3[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIUAHDP_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNIQVA5UA[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIQVA5UA_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIQVA5UA[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_1),
	.Y(un13_clk_en_cry_0_Y_1),
	.B(brk_pwm_param[0]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_1),
	.Y(un13_clk_en_cry_1_Y_1),
	.B(brk_pwm_param[1]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_1),
	.Y(un13_clk_en_cry_2_Y_1),
	.B(brk_pwm_param[2]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_1),
	.Y(un13_clk_en_cry_3_Y_1),
	.B(brk_pwm_param[3]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_1),
	.Y(un13_clk_en_cry_4_Y_1),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_1),
	.Y(un13_clk_en_cry_5_Y_1),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_1),
	.Y(un13_clk_en_cry_6_Y_1),
	.B(brk_pwm_param[6]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_1),
	.Y(un13_clk_en_cry_7_Y_1),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_1),
	.Y(un13_clk_en_cry_8_Y_1),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
  CFG4 down_RNIL1J5B (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIL1J5B.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter[6]),
	.B(PWM_counter[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_2[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_3_0  (
	.A(PWM_counter[2]),
	.B(PWM_counter[1]),
	.C(PWM_counter[5]),
	.D(PWM_counter[4]),
	.Y(un31_clk_en_3_0)
);
defparam \PWM_PROC.un31_clk_en_3_0 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNIUAHDP_Y),
	.B(pwm_config_0),
	.Y(start_timerce_2[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(un31_clk_en_3),
	.C(PWM_counter[0]),
	.D(PWM_counter[3]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0040;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIUAHDP_Y),
	.B(PWM_counter[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNIUAHDP_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un24_clk_en_RNIUAHDP_Y),
	.C(un31_clk_en_3_0),
	.D(un31_clk_en_4),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_4 */

module CMN_DEADBAND_5_0_4 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_4;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2219_3 ;
wire N_2199 ;
wire N_2208 ;
wire N_2204 ;
wire N_2232 ;
wire N_2233 ;
wire N_2205 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2219_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2199)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2208)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2204)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2204),
	.Y(N_2219_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2199),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2232)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2199),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2233)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2204),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2205)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2232),
	.Y(DB_STATE_ns_i_i_a3_4[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2233),
	.Y(DB_STATE_ns_i_i_a3_4[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2208),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2204),
	.D(N_2199),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2208),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2219_3),
	.D(N_2205),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2232),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2233),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_4 */

module cmn_debouncer_8_8_0_4 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_3;
wire [0:0] debounce_cntr_cry_cy_Y_3;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_3;
wire [27:27] debounce_cntr_s_FCO_3;
wire [27:27] debounce_cntr_s_Y_3;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_3 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_3[0]),
	.Y(debounce_cntr_cry_cy_Y_3[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_3[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_3[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_3[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_3[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_3[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_3[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_3[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_3[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_3[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_3[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_3[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_3[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_3[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_3[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_3[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_3[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_3[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_3[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_3[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_3[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_3[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_3[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_3[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_3[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_3[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_3[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_3[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_3[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_3[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_3)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_4 */

module cmn_pwm_4 (
  brk_pwm,
  PWM_counter,
  pwm_config_0,
  brk_pwm_param,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  un24_clk_en_RNIUAHDP_Y,
  sync_cntr_0_sqmuxa
)
;
output [1:0] brk_pwm ;
output [8:0] PWM_counter ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
output un24_clk_en_RNIUAHDP_Y ;
input sync_cntr_0_sqmuxa ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire un24_clk_en_RNIUAHDP_Y ;
wire sync_cntr_0_sqmuxa ;
wire un2_valid_brk_pwm_paramlt7 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto8 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlt9)
);
defparam un2_valid_brk_pwm_paramlto8.INIT=16'hCCC8;
// @42:236
  PH_PWM_625_0_80_3_3_4 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.pwm_config_0(pwm_config_0),
	.PWM_counter(PWM_counter[8:0]),
	.un2_valid_brk_pwm_paramlt9(un2_valid_brk_pwm_paramlt9),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNIUAHDP_Y(un24_clk_en_RNIUAHDP_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_4 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_4 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_4 */

module cmn_pwm_wrapper_3 (
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_ADDR_2,
  OPB_ADDR_3,
  OPB_ADDR_15,
  OPB_ADDR_14,
  pwm_config_2_0,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_en_2_5,
  pwm_config_1_0,
  pwm_config_0_0,
  gnt_brk_pwr_override_5,
  gnt_brk_pwr_override_4,
  gnt_brk_pwr_override_0,
  gnt_brk_pwr_override_2,
  GANTRY_BRK1_RET_IN,
  OPB_DO,
  GNT_BRK_PWR_EN_c,
  gnt_brk_pwr_en_1,
  N_671,
  filt_brk_over_curr_2,
  filt_brk_over_curr_1,
  filt_brk_over_curr_0,
  N_2128,
  GNT_BRK1_RET_PWM_LO_c,
  GNT_BRK1_RET_PWM_HI_c,
  N_283_i,
  N_675,
  N_1720,
  GANTRY_BRK1_RET_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_ADDR_2 ;
input OPB_ADDR_3 ;
input OPB_ADDR_15 ;
input OPB_ADDR_14 ;
input pwm_config_2_0 ;
input gnt_brk_pwr_en_2_0 ;
input gnt_brk_pwr_en_2_5 ;
input pwm_config_1_0 ;
input pwm_config_0_0 ;
input gnt_brk_pwr_override_5 ;
input gnt_brk_pwr_override_4 ;
input gnt_brk_pwr_override_0 ;
input gnt_brk_pwr_override_2 ;
output [31:0] GANTRY_BRK1_RET_IN ;
input [31:0] OPB_DO ;
output GNT_BRK_PWR_EN_c ;
input gnt_brk_pwr_en_1 ;
input N_671 ;
input filt_brk_over_curr_2 ;
input filt_brk_over_curr_1 ;
input filt_brk_over_curr_0 ;
input N_2128 ;
output GNT_BRK1_RET_PWM_LO_c ;
output GNT_BRK1_RET_PWM_HI_c ;
input N_283_i ;
input N_675 ;
input N_1720 ;
input GANTRY_BRK1_RET_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_15 ;
wire OPB_ADDR_14 ;
wire pwm_config_2_0 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_en_2_5 ;
wire pwm_config_1_0 ;
wire pwm_config_0_0 ;
wire gnt_brk_pwr_override_5 ;
wire gnt_brk_pwr_override_4 ;
wire gnt_brk_pwr_override_0 ;
wire gnt_brk_pwr_override_2 ;
wire GNT_BRK_PWR_EN_c ;
wire gnt_brk_pwr_en_1 ;
wire N_671 ;
wire filt_brk_over_curr_2 ;
wire filt_brk_over_curr_1 ;
wire filt_brk_over_curr_0 ;
wire N_2128 ;
wire GNT_BRK1_RET_PWM_LO_c ;
wire GNT_BRK1_RET_PWM_HI_c ;
wire N_283_i ;
wire N_675 ;
wire N_1720 ;
wire GANTRY_BRK1_RET_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_2;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_3;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_2;
wire [15:15] act_test_duration_s_FCO_2;
wire [15:15] act_test_duration_s_Y_2;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [28:10] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [28:10] OPB_DO_10_4_1_0_wmux_S;
wire [30:4] OPB_DO_10_4_1_wmux_0_S_0;
wire [30:4] OPB_DO_10_4_1_wmux_S_0;
wire [13:13] OPB_DO_10_4_i_m3_1_0_co1;
wire [13:13] OPB_DO_10_4_i_m3_1_wmux_0_S;
wire [13:13] OPB_DO_10_4_i_m3_1_0_y0;
wire [13:13] OPB_DO_10_4_i_m3_1_0_co0;
wire [13:13] OPB_DO_10_4_i_m3_1_0_wmux_S;
wire [31:5] OPB_DO_10_4_1_wmux_0_S_1;
wire [31:5] OPB_DO_10_4_1_wmux_S_1;
wire [24:3] OPB_DO_10_4_1_wmux_0_S_3;
wire [24:3] OPB_DO_10_4_1_wmux_S_3;
wire [20:0] OPB_DO_10_4_1_wmux_0_S_2;
wire [20:0] OPB_DO_10_4_1_wmux_S_2;
wire [25:25] OPB_DO_10_4_1_wmux_0_S_4;
wire [25:25] OPB_DO_10_4_1_wmux_S_4;
wire [7:2] OPB_DO_10_i_m3_2_1_wmux_3_FCO;
wire [7:2] OPB_DO_10_i_m3_2_1_wmux_3_S;
wire [7:2] OPB_DO_10_i_m3_2_1_0_y1;
wire [7:2] OPB_DO_10_i_m3_2_1_0_y3;
wire [7:2] OPB_DO_10_i_m3_2_1_co1_0;
wire [7:2] OPB_DO_10_i_m3_2_1_wmux_2_S;
wire [7:2] OPB_DO_10_i_m3_2_1_y0_0;
wire [7:2] OPB_DO_10_i_m3_2_1_co0_0;
wire [7:2] OPB_DO_10_i_m3_2_1_wmux_1_S;
wire [7:2] OPB_DO_10_i_m3_2_1_0_co1;
wire [7:2] OPB_DO_10_i_m3_2_1_wmux_0_S;
wire [7:2] OPB_DO_10_i_m3_2_1_0_y0;
wire [7:2] OPB_DO_10_i_m3_2_1_0_co0;
wire [7:2] OPB_DO_10_i_m3_2_1_0_wmux_S;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [15:14] OPB_DO_10_i_1_Z;
wire [13:13] OPB_DO_10_i_0_Z;
wire [3:3] gnt_brk_pwr_override;
wire [3:3] gnt_brk_pwr_en_2;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_3 ;
wire un6_pulse_200us_cntr_1_cry_10_S_3 ;
wire un6_pulse_200us_cntr_1_cry_6_S_3 ;
wire un6_pulse_200us_cntr_1_cry_5_S_3 ;
wire un6_pulse_200us_cntr_1_cry_4_S_3 ;
wire un6_pulse_200us_cntr_1_cry_2_S_3 ;
wire un6_pulse_200us_cntr_1_cry_1_S_3 ;
wire N_145_i ;
wire N_147_i ;
wire N_149_i ;
wire un6_pulse_200us_cntr_1_s_15_S_3 ;
wire un6_pulse_200us_cntr_1_cry_14_S_3 ;
wire un6_pulse_200us_cntr_1_cry_13_S_3 ;
wire N_139_i ;
wire N_141_i ;
wire N_143_i ;
wire pwm_control9_0_a2_3 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_3 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_3 ;
wire state28_RNO_7_S_2 ;
wire state28_RNO_7_Y_2 ;
wire state28_RNO_6_S_2 ;
wire state28_RNO_6_Y_2 ;
wire state28_RNO_5_S_2 ;
wire state28_RNO_5_Y_2 ;
wire state28_RNO_4_S_2 ;
wire state28_RNO_4_Y_2 ;
wire state28_RNO_3_S_2 ;
wire state28_RNO_3_Y_2 ;
wire state28_RNO_2_S_2 ;
wire state28_RNO_2_Y_2 ;
wire state28_RNO_1_S_2 ;
wire state28_RNO_1_Y_2 ;
wire state28_RNO_0_S_2 ;
wire state28_RNO_0_Y_2 ;
wire state28_RNO_FCO_3 ;
wire state28_RNO_S_2 ;
wire state28_RNO_Y_2 ;
wire act_test_duration_s_4388_FCO ;
wire act_test_duration_s_4388_S ;
wire act_test_duration_s_4388_Y ;
wire un6_pulse_200us_cntr_1_s_1_4423_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4423_S ;
wire un6_pulse_200us_cntr_1_s_1_4423_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_3 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_3 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_3 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_3 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_3 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_3 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_3 ;
wire un6_pulse_200us_cntr_1_s_15_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_3 ;
wire N_3240 ;
wire N_545 ;
wire N_543 ;
wire N_3239 ;
wire N_544 ;
wire N_542 ;
wire N_1307 ;
wire N_556 ;
wire N_1746 ;
wire N_3243 ;
wire N_3242 ;
wire N_3241 ;
wire N_554 ;
wire N_1308 ;
wire N_555 ;
wire N_552 ;
wire N_551 ;
wire N_550 ;
wire N_549 ;
wire N_553 ;
wire N_3238 ;
wire N_541 ;
wire N_1306 ;
wire N_533 ;
wire N_3237 ;
wire N_3236 ;
wire N_3233 ;
wire N_1744 ;
wire N_1743 ;
wire N_1745 ;
wire N_743 ;
wire OPB_DO_10_sn_N_6 ;
wire N_1727 ;
wire N_575 ;
wire N_578 ;
wire N_576 ;
wire N_579 ;
wire N_568 ;
wire N_590 ;
wire N_585 ;
wire N_586 ;
wire N_583 ;
wire N_584 ;
wire N_577 ;
wire N_588 ;
wire N_589 ;
wire N_587 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_4_Z ;
wire act_test_duration15_2_0_Z ;
wire N_765 ;
wire N_726 ;
wire state_s0_0_a3_1 ;
wire N_3219 ;
wire N_3218 ;
wire N_3217 ;
wire act_test_duration15_6_Z ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_1797 ;
wire N_1794 ;
wire N_1793 ;
wire N_1790 ;
wire act_test_duration15_5_Z ;
wire N_567 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_591 ;
wire N_572 ;
wire N_571 ;
wire N_1728 ;
wire pwm_config8lt6 ;
wire N_570 ;
wire pwm_config8lt9 ;
wire pulse_200us_cntr15_Z ;
wire N_637 ;
wire un24_clk_en_RNIUAHDP_Y ;
wire pwm_config8lt11 ;
wire pwm_config12_0_a2_2_0_Z ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire GNT_BRK_PWR_EN_1_3_Z ;
wire un2_GNT_BRK_PWR_EN_2_Z ;
wire un2_GNT_BRK_PWR_EN_1_Z ;
wire un2_GNT_BRK_PWR_EN_0_Z ;
wire un2_GNT_BRK_PWR_EN_3_Z ;
wire GNT_BRK_PWR_EN_1_Z ;
wire N_7897 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_2[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_3[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_2[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK1_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK1_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK1_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK1_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_145_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK1_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_147_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK1_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK1_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK1_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK1_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK1_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK1_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK1_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK1_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK1_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK1_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK1_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK1_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK1_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK1_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK1_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK1_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK1_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_139_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK1_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_141_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK1_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_143_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK1_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK1_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK1_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK1_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK1_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK1_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK1_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK1_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_3),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_3),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_3),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_3),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_3),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_3),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_3),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_3),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_3),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_3),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_3),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_3),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_3),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_3),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_3),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_3),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_3),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:902
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_2),
	.Y(state28_RNO_7_Y_2),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:902
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_2),
	.Y(state28_RNO_6_Y_2),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_2),
	.Y(state28_RNO_5_Y_2),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_2),
	.Y(state28_RNO_4_Y_2),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_2),
	.Y(state28_RNO_3_Y_2),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_2),
	.Y(state28_RNO_2_Y_2),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_2),
	.Y(state28_RNO_1_Y_2),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_2),
	.Y(state28_RNO_0_Y_2),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:902
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_3),
	.S(state28_RNO_S_2),
	.Y(state28_RNO_Y_2),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4388 (
	.FCO(act_test_duration_s_4388_FCO),
	.S(act_test_duration_s_4388_S),
	.Y(act_test_duration_s_4388_Y),
	.B(state_3[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4388.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_2[0]),
	.B(act_test_duration_Z[0]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4388_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_2[1]),
	.B(act_test_duration_Z[1]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_2[2]),
	.B(act_test_duration_Z[2]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_2[3]),
	.B(act_test_duration_Z[3]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_2[4]),
	.B(act_test_duration_Z[4]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_2[5]),
	.B(act_test_duration_Z[5]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_2[6]),
	.B(act_test_duration_Z[6]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_2[7]),
	.B(act_test_duration_Z[7]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_2[8]),
	.B(act_test_duration_Z[8]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_2[9]),
	.B(act_test_duration_Z[9]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_2[10]),
	.B(act_test_duration_Z[10]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_2[11]),
	.B(act_test_duration_Z[11]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_2[12]),
	.B(act_test_duration_Z[12]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_2[13]),
	.B(act_test_duration_Z[13]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_2[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_2[15]),
	.B(act_test_duration_Z[15]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_2[14]),
	.B(act_test_duration_Z[14]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4423 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4423_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4423_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4423_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4423.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_3),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4423_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_3),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_3),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_3),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_3),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_3),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_3),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_3),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_3),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_3),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_3),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_3),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_3),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_3),
	.S(un6_pulse_200us_cntr_1_s_15_S_3),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_3),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_3),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S[28]),
	.Y(N_3240),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_0_wmux_S[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S[12]),
	.Y(N_545),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_0_wmux_S[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S[10]),
	.Y(N_543),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_0_wmux_S[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S[27]),
	.Y(N_3239),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_0_wmux_S[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S[11]),
	.Y(N_544),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_0_wmux_S[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[9]),
	.Y(N_542),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_0[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[4]),
	.Y(N_1307),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_0[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S[23]),
	.Y(N_556),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_0_wmux_S[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co1[13]),
	.S(OPB_DO_10_4_i_m3_1_wmux_0_S[13]),
	.Y(N_1746),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_i_m3_1_0_y0[13]),
	.FCI(OPB_DO_10_4_i_m3_1_0_co0[13])
);
defparam \OPB_DO_10_4_i_m3_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m3_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_i_m3_1_0_co0[13]),
	.S(OPB_DO_10_4_i_m3_1_0_wmux_S[13]),
	.Y(OPB_DO_10_4_i_m3_1_0_y0[13]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m3_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[31]),
	.Y(N_3243),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_1[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[30]),
	.Y(N_3242),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_0[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[29]),
	.Y(N_3241),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_1[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[21]),
	.Y(N_554),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_1[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[5]),
	.Y(N_1308),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_1[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[22]),
	.Y(N_555),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_3[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[19]),
	.Y(N_552),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_1[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[18]),
	.Y(N_551),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_1[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[17]),
	.Y(N_550),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_1[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[16]),
	.Y(N_549),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_1[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[20]),
	.Y(N_553),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_2[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[26]),
	.Y(N_3238),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_1[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[8]),
	.Y(N_541),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_3[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[3]),
	.Y(N_1306),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_3[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[0]),
	.Y(N_533),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_2[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[25]),
	.Y(N_3237),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_4[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[24]),
	.Y(N_3236),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_3[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[1]),
	.Y(N_3233),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_2[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[6]),
	.Y(N_1744),
	.B(OPB_DO_10_i_m3_2_1_0_y1[6]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[6]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[6]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[6]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[6]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[6]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[6]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[6]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[6]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[6])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[6]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[6]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[6]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[6]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[7]),
	.Y(N_1743),
	.B(OPB_DO_10_i_m3_2_1_0_y1[7]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[7]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[7]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[7]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[7]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[7]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[7]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[7]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[7]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[7])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[7]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[7]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[7]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[7]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_3[2]  (
	.FCO(OPB_DO_10_i_m3_2_1_wmux_3_FCO[2]),
	.S(OPB_DO_10_i_m3_2_1_wmux_3_S[2]),
	.Y(N_1745),
	.B(OPB_DO_10_i_m3_2_1_0_y1[2]),
	.C(OPB_ADDR_2),
	.D(VCC),
	.A(OPB_DO_10_i_m3_2_1_0_y3[2]),
	.FCI(OPB_DO_10_i_m3_2_1_co1_0[2])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_3[2] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_2[2]  (
	.FCO(OPB_DO_10_i_m3_2_1_co1_0[2]),
	.S(OPB_DO_10_i_m3_2_1_wmux_2_S[2]),
	.Y(OPB_DO_10_i_m3_2_1_0_y3[2]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[2]),
	.D(pwm_control_Z[2]),
	.A(OPB_DO_10_i_m3_2_1_y0_0[2]),
	.FCI(OPB_DO_10_i_m3_2_1_co0_0[2])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_2[2] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_1[2]  (
	.FCO(OPB_DO_10_i_m3_2_1_co0_0[2]),
	.S(OPB_DO_10_i_m3_2_1_wmux_1_S[2]),
	.Y(OPB_DO_10_i_m3_2_1_y0_0[2]),
	.B(OPB_ADDR_1),
	.C(brk_pwm_param_Z[2]),
	.D(pwm_control_Z[2]),
	.A(OPB_ADDR_0),
	.FCI(OPB_DO_10_i_m3_2_1_0_co1[2])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_1[2] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_2_1_wmux_0[2]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co1[2]),
	.S(OPB_DO_10_i_m3_2_1_wmux_0_S[2]),
	.Y(OPB_DO_10_i_m3_2_1_0_y1[2]),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_i_m3_2_1_0_y0[2]),
	.FCI(OPB_DO_10_i_m3_2_1_0_co0[2])
);
defparam \OPB_DO_10_i_m3_2_1_wmux_0[2] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_2_1_0_wmux[2]  (
	.FCO(OPB_DO_10_i_m3_2_1_0_co0[2]),
	.S(OPB_DO_10_i_m3_2_1_0_wmux_S[2]),
	.Y(OPB_DO_10_i_m3_2_1_0_y0[2]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_2_1_0_wmux[2] .INIT=20'h0FA44;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_5_1[8]),
	.D(N_1727),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_5_1[11]),
	.D(N_1727),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_5_1[9]),
	.D(N_1727),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_5_1[12]),
	.D(N_1727),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_5_1[1]),
	.D(N_1727),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_5_1[23]),
	.D(N_1727),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_5_1[18]),
	.D(N_1727),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1727),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_5_1[16]),
	.D(N_1727),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_5_1[17]),
	.D(N_1727),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1727),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_5_1[21]),
	.D(N_1727),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h0A4A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[22]),
	.C(brk_pwm_param_Z[22]),
	.D(OPB_ADDR_0),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h22E4;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(pwm_status_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_ADDR_0),
	.D(N_1727),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h303A;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR_0),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22E4;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_status_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_ADDR_0),
	.D(N_1727),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h303A;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_3[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_4 (
	.A(PWM_counter[3]),
	.B(PWM_counter[4]),
	.Y(act_test_duration15_4_Z)
);
defparam act_test_duration15_4.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2_0 (
	.A(PWM_counter[8]),
	.B(PWM_counter[6]),
	.Y(act_test_duration15_2_0_Z)
);
defparam act_test_duration15_2_0.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_3),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:151
  CFG2 \OPB_DO_10_i_o3[15]  (
	.A(GANTRY_BRK1_RET_IF_RE),
	.B(OPB_ADDR_3),
	.Y(N_1727)
);
defparam \OPB_DO_10_i_o3[15] .INIT=4'hD;
// @24:122
  CFG2 mot_pwm_param016_0_a2_0 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.Y(N_765)
);
defparam mot_pwm_param016_0_a2_0.INIT=4'h2;
// @24:107
  CFG2 pwm_config12_0_a2_0 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.Y(N_726)
);
defparam pwm_config12_0_a2_0.INIT=4'h1;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_3[1]),
	.Y(state_s0_0_a3_1)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG3 \OPB_DO_10_3[15]  (
	.A(pwm_control_Z[15]),
	.B(brk_pwm_param_Z[15]),
	.C(OPB_ADDR_0),
	.Y(N_3219)
);
defparam \OPB_DO_10_3[15] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[14]  (
	.A(pwm_control_Z[14]),
	.B(brk_pwm_param_Z[14]),
	.C(OPB_ADDR_0),
	.Y(N_3218)
);
defparam \OPB_DO_10_3[14] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[13]  (
	.A(pwm_control_Z[13]),
	.B(brk_pwm_param_Z[13]),
	.C(OPB_ADDR_0),
	.Y(N_3217)
);
defparam \OPB_DO_10_3[13] .INIT=8'hAC;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(PWM_counter[2]),
	.B(PWM_counter[7]),
	.C(PWM_counter[5]),
	.D(PWM_counter[1]),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[10]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[4]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[2]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h04;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK1_RET_IF_RE),
	.B(OPB_ADDR_3),
	.C(OPB_ADDR_1),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_i_a2_2[14]  (
	.A(mot_pwm_param45_Z[14]),
	.B(mot_pwm_param23_Z[14]),
	.C(OPB_ADDR_0),
	.D(N_765),
	.Y(N_1797)
);
defparam \OPB_DO_10_i_a2_2[14] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_a2[14]  (
	.A(pwm_config_Z[14]),
	.B(mot_pwm_param01_Z[14]),
	.C(N_726),
	.D(OPB_ADDR_0),
	.Y(N_1794)
);
defparam \OPB_DO_10_i_a2[14] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_i_a2_2[15]  (
	.A(mot_pwm_param45_Z[15]),
	.B(mot_pwm_param23_Z[15]),
	.C(OPB_ADDR_0),
	.D(N_765),
	.Y(N_1793)
);
defparam \OPB_DO_10_i_a2_2[15] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_a2[15]  (
	.A(pwm_config_Z[15]),
	.B(mot_pwm_param01_Z[15]),
	.C(N_726),
	.D(OPB_ADDR_0),
	.Y(N_1790)
);
defparam \OPB_DO_10_i_a2[15] .INIT=16'h3050;
// @24:254
  CFG4 act_test_duration15_5 (
	.A(state_3[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.D(act_test_duration15_2_0_Z),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=16'h0800;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR_0),
	.D(OPB_DO_10_sn_N_6),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_i_o2[15]  (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_1727),
	.Y(N_1728)
);
defparam \OPB_DO_10_i_o2[15] .INIT=16'hFF80;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_3[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNIQP1UF[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_3[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIQP1UF[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_i_1[15]  (
	.A(pwm_status_Z[15]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_3219),
	.Y(OPB_DO_10_i_1_Z[15])
);
defparam \OPB_DO_10_i_1[15] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_1[14]  (
	.A(pwm_status_Z[14]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_3218),
	.Y(OPB_DO_10_i_1_Z[14])
);
defparam \OPB_DO_10_i_1[14] .INIT=16'h404C;
// @24:151
  CFG4 \OPB_DO_10_i_0[13]  (
	.A(pwm_status_Z[13]),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(N_3217),
	.Y(OPB_DO_10_i_0_Z[13])
);
defparam \OPB_DO_10_i_0[13] .INIT=16'h404C;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_8_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_1),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNIUAHDP_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:150
  CFG4 \OPB_DO_RNO[7]  (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(N_1743),
	.D(N_1727),
	.Y(N_145_i)
);
defparam \OPB_DO_RNO[7] .INIT=16'h0070;
// @24:150
  CFG4 \OPB_DO_RNO[6]  (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(N_1744),
	.D(N_1727),
	.Y(N_147_i)
);
defparam \OPB_DO_RNO[6] .INIT=16'h0070;
// @24:150
  CFG4 \OPB_DO_RNO[2]  (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(N_1745),
	.D(N_1727),
	.Y(N_149_i)
);
defparam \OPB_DO_RNO[2] .INIT=16'h0070;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_3243),
	.B(OPB_ADDR_2),
	.C(N_598),
	.D(N_1727),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_3242),
	.B(OPB_ADDR_2),
	.C(N_597),
	.D(N_1727),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_3241),
	.B(OPB_ADDR_2),
	.C(N_596),
	.D(N_1727),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_3240),
	.B(OPB_ADDR_2),
	.C(N_595),
	.D(N_1727),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_3239),
	.B(OPB_ADDR_2),
	.C(N_594),
	.D(N_1727),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_3238),
	.B(OPB_ADDR_2),
	.C(N_593),
	.D(N_1727),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3237),
	.B(OPB_ADDR_2),
	.C(N_592),
	.D(N_1727),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_3236),
	.B(OPB_ADDR_2),
	.C(N_591),
	.D(N_1727),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_1727),
	.B(N_572),
	.C(OPB_ADDR_2),
	.D(N_1308),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCDC8;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_1727),
	.B(N_571),
	.C(OPB_ADDR_2),
	.D(N_1307),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCDC8;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR_2),
	.C(N_567),
	.D(N_1727),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_1727),
	.B(N_570),
	.C(OPB_ADDR_2),
	.D(N_1306),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCDC8;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_1),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNIUAHDP_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_3),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_3),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_3),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_3),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_3),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @25:902
  CFG4 act_test_duration15_4_RNIB4LP8 (
	.A(act_test_duration15_6_Z),
	.B(act_test_duration15_5_Z),
	.C(state_s0_0_a3_1),
	.D(act_test_duration15_4_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_4_RNIB4LP8.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_3[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override[3])
);
defparam pwm_override_o.INIT=8'h2A;
// @24:150
  CFG4 \OPB_DO_RNO[15]  (
	.A(OPB_DO_10_i_1_Z[15]),
	.B(N_1728),
	.C(N_1790),
	.D(N_1793),
	.Y(N_139_i)
);
defparam \OPB_DO_RNO[15] .INIT=16'h0001;
// @24:150
  CFG4 \OPB_DO_RNO[14]  (
	.A(OPB_DO_10_i_1_Z[14]),
	.B(N_1728),
	.C(N_1794),
	.D(N_1797),
	.Y(N_141_i)
);
defparam \OPB_DO_RNO[14] .INIT=16'h0001;
// @24:150
  CFG4 \OPB_DO_RNO[13]  (
	.A(OPB_DO_10_i_0_Z[13]),
	.B(N_1728),
	.C(OPB_ADDR_2),
	.D(N_1746),
	.Y(N_143_i)
);
defparam \OPB_DO_RNO[13] .INIT=16'h1110;
// @24:107
  CFG4 pwm_config12_0_a2_2_0 (
	.A(OPB_ADDR_3),
	.B(N_1720),
	.C(N_675),
	.D(N_283_i),
	.Y(pwm_config12_0_a2_2_0_Z)
);
defparam pwm_config12_0_a2_2_0.INIT=16'h1000;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override[3]),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2[3])
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override[3]),
	.Y(GNT_BRK1_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override[3]),
	.Y(GNT_BRK1_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @25:351
  CFG4 GNT_BRK_PWR_EN_1_3 (
	.A(gnt_brk_pwr_override_5),
	.B(gnt_brk_pwr_override_4),
	.C(gnt_brk_pwr_override_0),
	.D(N_2128),
	.Y(GNT_BRK_PWR_EN_1_3_Z)
);
defparam GNT_BRK_PWR_EN_1_3.INIT=16'hFEFF;
// @25:351
  CFG4 un2_GNT_BRK_PWR_EN_2 (
	.A(gnt_brk_pwr_override_2),
	.B(gnt_brk_pwr_en_2[3]),
	.C(pwm_config_0_0),
	.D(filt_brk_over_curr_0),
	.Y(un2_GNT_BRK_PWR_EN_2_Z)
);
defparam un2_GNT_BRK_PWR_EN_2.INIT=16'hCCEC;
// @25:351
  CFG4 un2_GNT_BRK_PWR_EN_1 (
	.A(gnt_brk_pwr_en_2_0),
	.B(pwm_config_1_0),
	.C(filt_brk_over_curr_1),
	.D(N_2128),
	.Y(un2_GNT_BRK_PWR_EN_1_Z)
);
defparam un2_GNT_BRK_PWR_EN_1.INIT=16'hAAAE;
// @25:351
  CFG4 un2_GNT_BRK_PWR_EN_0 (
	.A(gnt_brk_pwr_override_4),
	.B(gnt_brk_pwr_en_2_5),
	.C(pwm_config_2_0),
	.D(filt_brk_over_curr_2),
	.Y(un2_GNT_BRK_PWR_EN_0_Z)
);
defparam un2_GNT_BRK_PWR_EN_0.INIT=16'hCCEC;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR_2),
	.C(N_590),
	.D(N_1727),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR_2),
	.C(N_589),
	.D(N_1727),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR_2),
	.C(N_586),
	.D(N_1727),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR_2),
	.C(N_585),
	.D(N_1727),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR_2),
	.C(N_584),
	.D(N_1727),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR_2),
	.C(N_583),
	.D(N_1727),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_3233),
	.B(OPB_ADDR_2),
	.C(N_568),
	.D(N_1727),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR_2),
	.C(N_579),
	.D(N_1727),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR_2),
	.C(N_578),
	.D(N_1727),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR_2),
	.C(N_577),
	.D(N_1727),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR_2),
	.C(N_576),
	.D(N_1727),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR_2),
	.C(N_575),
	.D(N_1727),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR_2),
	.C(N_588),
	.D(N_1727),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hF0E2;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR_2),
	.C(N_587),
	.D(N_1727),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hF0E2;
// @24:107
  CFG4 pwm_config12_0_a2_2 (
	.A(N_671),
	.B(pwm_config12_0_a2_2_0_Z),
	.C(OPB_ADDR_15),
	.D(OPB_ADDR_14),
	.Y(N_743)
);
defparam pwm_config12_0_a2_2.INIT=16'h0800;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @25:351
  CFG2 un2_GNT_BRK_PWR_EN_3 (
	.A(un2_GNT_BRK_PWR_EN_0_Z),
	.B(un2_GNT_BRK_PWR_EN_1_Z),
	.Y(un2_GNT_BRK_PWR_EN_3_Z)
);
defparam un2_GNT_BRK_PWR_EN_3.INIT=4'hE;
// @25:351
  CFG3 GNT_BRK_PWR_EN_1 (
	.A(gnt_brk_pwr_override[3]),
	.B(gnt_brk_pwr_override_2),
	.C(GNT_BRK_PWR_EN_1_3_Z),
	.Y(GNT_BRK_PWR_EN_1_Z)
);
defparam GNT_BRK_PWR_EN_1.INIT=8'hFE;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(pwm_control9_0_a2_3)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR_2),
	.B(OPB_ADDR_1),
	.C(OPB_ADDR_0),
	.D(N_743),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @25:351
  CFG4 GNT_BRK_PWR_EN (
	.A(gnt_brk_pwr_en_1),
	.B(un2_GNT_BRK_PWR_EN_3_Z),
	.C(un2_GNT_BRK_PWR_EN_2_Z),
	.D(GNT_BRK_PWR_EN_1_Z),
	.Y(GNT_BRK_PWR_EN_c)
);
defparam GNT_BRK_PWR_EN.INIT=16'hFCAA;
// @24:280
  CLOCK_DIV_11_3 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_4 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.un24_clk_en_RNIUAHDP_Y(un24_clk_en_RNIUAHDP_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_3 */

module CLOCK_DIV_11_4 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_11;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_11 ;
wire GND ;
wire un1_cntrlto15_7_Z ;
wire un5_cntr_cry_4_S_11 ;
wire un5_cntr_cry_3_S_11 ;
wire un5_cntr_cry_2_S_11 ;
wire un5_cntr_cry_1_S_11 ;
wire N_17_7 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_11 ;
wire un5_cntr_cry_14_S_11 ;
wire un5_cntr_cry_13_S_11 ;
wire un5_cntr_cry_12_S_11 ;
wire un5_cntr_cry_11_S_11 ;
wire un5_cntr_cry_10_S_11 ;
wire un5_cntr_cry_9_S_11 ;
wire un5_cntr_cry_8_S_11 ;
wire un5_cntr_cry_7_S_11 ;
wire un5_cntr_cry_6_S_11 ;
wire un5_cntr_s_1_4424_FCO ;
wire un5_cntr_s_1_4424_S ;
wire un5_cntr_s_1_4424_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_11 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_11 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_11 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_11 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_11 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_11 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_11 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_11 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_11 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_11 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_11 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_11 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_11 ;
wire un5_cntr_s_15_FCO_11 ;
wire un5_cntr_s_15_Y_11 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_11 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_0 ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_11[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4424 (
	.FCO(un5_cntr_s_1_4424_FCO),
	.S(un5_cntr_s_1_4424_S),
	.Y(un5_cntr_s_1_4424_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4424.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_11),
	.Y(un5_cntr_cry_1_Y_11),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4424_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_11),
	.Y(un5_cntr_cry_2_Y_11),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_11),
	.Y(un5_cntr_cry_3_Y_11),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_11),
	.Y(un5_cntr_cry_4_Y_11),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_11),
	.Y(un5_cntr_cry_5_Y_11),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_11),
	.Y(un5_cntr_cry_6_Y_11),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_11),
	.Y(un5_cntr_cry_7_Y_11),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_11),
	.Y(un5_cntr_cry_8_Y_11),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_11),
	.Y(un5_cntr_cry_9_Y_11),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_11),
	.Y(un5_cntr_cry_10_Y_11),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_11),
	.Y(un5_cntr_cry_11_Y_11),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_11),
	.Y(un5_cntr_cry_12_Y_11),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_11),
	.Y(un5_cntr_cry_13_Y_11),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_11),
	.S(un5_cntr_s_15_S_11),
	.Y(un5_cntr_s_15_Y_11),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_11),
	.Y(un5_cntr_cry_14_Y_11),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_0),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_0)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_0),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI597J7 (
	.Y(clk_25MHz),
	.A(N_17_7)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_4 */

module PH_PWM_625_0_80_3_3_5 (
  sync_cntr,
  brk_pwm_param,
  state_0,
  pwm_config_0,
  PWM_counter,
  act_test_duration15_5,
  act_test_duration15_2,
  un2_valid_brk_pwm_paramlt9,
  sync_cntr11,
  sync_cntr_0_sqmuxa_i,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input state_0 ;
input pwm_config_0 ;
output [8:0] PWM_counter ;
input act_test_duration15_5 ;
input act_test_duration15_2 ;
input un2_valid_brk_pwm_paramlt9 ;
input sync_cntr11 ;
input sync_cntr_0_sqmuxa_i ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire act_test_duration15_5 ;
wire act_test_duration15_2 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire sync_cntr11 ;
wire sync_cntr_0_sqmuxa_i ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_3;
wire [0:0] start_timerce_3;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_lxu_RNI7D65L1_Y;
wire [0:0] PWM_counter_lxu_;
wire [1:1] PWM_counter_RNIN0FAH3_Y;
wire [2:2] PWM_counter_RNI8LNFD5_Y;
wire [3:3] PWM_counter_RNIQA0L97_Y;
wire [4:4] PWM_counter_RNID19Q59_Y;
wire [5:5] PWM_counter_RNI1PHV1B_Y;
wire [6:6] PWM_counter_RNIMHQ4UC_Y;
wire [8:8] PWM_counter_RNO_FCO_4;
wire [8:8] PWM_counter_RNO_Y_4;
wire [7:7] PWM_counter_RNICB3AQE_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIPON9I_S ;
wire un24_clk_en_RNIPON9I_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un24_clk_en_RNI4EPU81_S ;
wire un24_clk_en_RNI4EPU81_Y ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_0 ;
wire un13_clk_en_cry_0_Y_0 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_0 ;
wire un13_clk_en_cry_1_Y_0 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_0 ;
wire un13_clk_en_cry_2_Y_0 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_0 ;
wire un13_clk_en_cry_3_Y_0 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_0 ;
wire un13_clk_en_cry_4_Y_0 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_0 ;
wire un13_clk_en_cry_5_Y_0 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_0 ;
wire un13_clk_en_cry_6_Y_0 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_0 ;
wire un13_clk_en_cry_7_Y_0 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_0 ;
wire un13_clk_en_cry_8_Y_0 ;
wire un1_start_time ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un31_clk_en ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI3N2U2[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI3N2U2[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_3[1]),
	.EN(start_timerce_3[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_3[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIPON9I  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIPON9I_S),
	.Y(un24_clk_en_RNIPON9I_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIPON9I .INIT=20'h41100;
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNI4EPU81  (
	.FCO(PWM_counter_Z),
	.S(un24_clk_en_RNI4EPU81_S),
	.Y(un24_clk_en_RNI4EPU81_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_i),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNI4EPU81 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_lxu_RNI7D65L1[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_lxu_RNI7D65L1_Y[0]),
	.B(down_Z),
	.C(state_0),
	.D(sync_cntr11),
	.A(PWM_counter_lxu_[0]),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_lxu_RNI7D65L1[0] .INIT=20'h5D52A;
// @42:236
  ARI1 \PWM_counter_RNIN0FAH3[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIN0FAH3_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIN0FAH3[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI8LNFD5[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI8LNFD5_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI8LNFD5[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIQA0L97[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIQA0L97_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIQA0L97[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNID19Q59[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNID19Q59_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNID19Q59[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI1PHV1B[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNI1PHV1B_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNI1PHV1B[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIMHQ4UC[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIMHQ4UC_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIMHQ4UC[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_4[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_4[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNI4EPU81_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNICB3AQE[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNICB3AQE_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNI4EPU81_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNICB3AQE[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_0),
	.Y(un13_clk_en_cry_0_Y_0),
	.B(brk_pwm_param[0]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_0),
	.Y(un13_clk_en_cry_1_Y_0),
	.B(brk_pwm_param[1]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_0),
	.Y(un13_clk_en_cry_2_Y_0),
	.B(brk_pwm_param[2]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_0),
	.Y(un13_clk_en_cry_3_Y_0),
	.B(brk_pwm_param[3]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_0),
	.Y(un13_clk_en_cry_4_Y_0),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_0),
	.Y(un13_clk_en_cry_5_Y_0),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_0),
	.Y(un13_clk_en_cry_6_Y_0),
	.B(brk_pwm_param[6]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_0),
	.Y(un13_clk_en_cry_7_Y_0),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_0),
	.Y(un13_clk_en_cry_8_Y_0),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:85
  CFG4 \PWM_counter_lxu[0]  (
	.A(sync_cntr[1]),
	.B(state_0),
	.C(sync_cntr[0]),
	.D(PWM_counter[0]),
	.Y(PWM_counter_lxu_[0])
);
defparam \PWM_counter_lxu[0] .INIT=16'hB300;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_3[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG3 \start_timerce[0]  (
	.A(pwm_config_0),
	.B(sync_cntr11),
	.C(state_0),
	.Y(start_timerce_3[0])
);
defparam \start_timerce[0] .INIT=8'hD5;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter[3]),
	.B(act_test_duration15_2),
	.C(PWM_counter[1]),
	.D(PWM_counter[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
  CFG3 down_RNIT57MB (
	.A(down_Z),
	.B(sync_cntr11),
	.C(state_0),
	.Y(PWM_counter_0)
);
defparam down_RNIT57MB.INIT=8'h2A;
// @38:85
  CFG3 down_RNO (
	.A(PWM_counter[8]),
	.B(sync_cntr11),
	.C(state_0),
	.Y(N_85)
);
defparam down_RNO.INIT=8'h2A;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[2]),
	.B(PWM_counter[8]),
	.C(act_test_duration15_5),
	.D(un31_clk_en_5),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h1000;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter[8]),
	.C(un19_clk_enlt7),
	.D(act_test_duration15_2),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG3 \PWM_PROC.un24_clk_en  (
	.A(sync_cntr11),
	.B(un21_clk_en),
	.C(state_0),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=8'h4C;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(state_0),
	.B(sync_cntr11),
	.C(un21_clk_en),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFFF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_5 */

module CMN_DEADBAND_5_0_5 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_3;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2254_3 ;
wire N_2234 ;
wire N_2243 ;
wire N_2239 ;
wire N_2267 ;
wire N_2268 ;
wire N_2240 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2254_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2234)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2243)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2239)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2239),
	.Y(N_2254_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2234),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2267)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2234),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2268)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2239),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2240)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2267),
	.Y(DB_STATE_ns_i_i_a3_3[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2268),
	.Y(DB_STATE_ns_i_i_a3_3[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2243),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2239),
	.D(N_2234),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2243),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2254_3),
	.D(N_2240),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2267),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2268),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_5 */

module cmn_debouncer_8_8_0_5 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_4;
wire [0:0] debounce_cntr_cry_cy_Y_4;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_4;
wire [27:27] debounce_cntr_s_FCO_4;
wire [27:27] debounce_cntr_s_Y_4;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_4 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_4[0]),
	.Y(debounce_cntr_cry_cy_Y_4[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_4[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_4[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_4[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_4[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_4[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_4[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_4[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_4[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_4[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_4[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_4[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_4[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_4[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_4[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_4[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_4[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_4[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_4[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_4[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_4[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_4[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_4[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_4[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_4[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_4[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_4[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_4[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_4[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_4[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_4)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_5 */

module cmn_pwm_5 (
  brk_pwm,
  PWM_counter,
  pwm_config_0,
  state_0,
  brk_pwm_param,
  sync_cntr,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  sync_cntr_0_sqmuxa_i,
  sync_cntr11,
  act_test_duration15_2,
  act_test_duration15_5
)
;
output [1:0] brk_pwm ;
output [8:0] PWM_counter ;
input pwm_config_0 ;
input state_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
input sync_cntr_0_sqmuxa_i ;
input sync_cntr11 ;
input act_test_duration15_2 ;
input act_test_duration15_5 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire sync_cntr_0_sqmuxa_i ;
wire sync_cntr11 ;
wire act_test_duration15_2 ;
wire act_test_duration15_5 ;
wire un2_valid_brk_pwm_paramlt7 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto8 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlt9)
);
defparam un2_valid_brk_pwm_paramlto8.INIT=16'hCCC8;
// @42:236
  PH_PWM_625_0_80_3_3_5 i_brk_pwm (
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.state_0(state_0),
	.pwm_config_0(pwm_config_0),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_5(act_test_duration15_5),
	.act_test_duration15_2(act_test_duration15_2),
	.un2_valid_brk_pwm_paramlt9(un2_valid_brk_pwm_paramlt9),
	.sync_cntr11(sync_cntr11),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_5 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_5 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_5 */

module cmn_pwm_wrapper_2 (
  OPB_ADDR_0_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK2_RET_IN,
  OPB_DO,
  pwm_config_0,
  filt_brk_over_curr,
  GNT_BRK2_RET_PWM_LO_c,
  GNT_BRK2_RET_PWM_HI_c,
  N_1004,
  N_76_4,
  N_973,
  GANTRY_BRK2_RET_IF_RE,
  N_73,
  OPB_WE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input OPB_ADDR_0_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK2_RET_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_brk_over_curr ;
output GNT_BRK2_RET_PWM_LO_c ;
output GNT_BRK2_RET_PWM_HI_c ;
input N_1004 ;
input N_76_4 ;
input N_973 ;
input GANTRY_BRK2_RET_IF_RE ;
output N_73 ;
input OPB_WE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire OPB_ADDR_0_0 ;
wire gnt_brk_pwr_override_0 ;
wire pwm_config_0 ;
wire filt_brk_over_curr ;
wire GNT_BRK2_RET_PWM_LO_c ;
wire GNT_BRK2_RET_PWM_HI_c ;
wire N_1004 ;
wire N_76_4 ;
wire N_973 ;
wire GANTRY_BRK2_RET_IF_RE ;
wire N_73 ;
wire OPB_WE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_3;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_4;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:1] pwm_config_Z;
wire [18:10] pwm_config_5_Z;
wire [23:8] pwm_config_5;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_1;
wire [15:15] act_test_duration_s_FCO_1;
wire [15:15] act_test_duration_s_Y_1;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [22:1] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [22:1] OPB_DO_10_4_1_0_wmux_S;
wire [11:0] OPB_DO_10_4_1_wmux_0_S_1;
wire [11:0] OPB_DO_10_4_1_wmux_S_1;
wire [14:3] OPB_DO_10_4_1_wmux_0_S_0;
wire [14:3] OPB_DO_10_4_1_wmux_S_0;
wire [31:13] OPB_DO_10_4_1_wmux_0_S_2;
wire [31:13] OPB_DO_10_4_1_wmux_S_2;
wire [27:12] OPB_DO_10_4_1_wmux_0_S_4;
wire [27:12] OPB_DO_10_4_1_wmux_S_4;
wire [28:2] OPB_DO_10_4_1_wmux_0_S_3;
wire [28:2] OPB_DO_10_4_1_wmux_S_3;
wire [16:9] OPB_DO_10_4_1_wmux_0_S_5;
wire [16:9] OPB_DO_10_4_1_wmux_S_5;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire N_40_0_i ;
wire N_2272_i ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_4 ;
wire un6_pulse_200us_cntr_1_cry_10_S_4 ;
wire un6_pulse_200us_cntr_1_cry_6_S_4 ;
wire un6_pulse_200us_cntr_1_cry_5_S_4 ;
wire un6_pulse_200us_cntr_1_cry_4_S_4 ;
wire un6_pulse_200us_cntr_1_cry_2_S_4 ;
wire un6_pulse_200us_cntr_1_cry_1_S_4 ;
wire un6_pulse_200us_cntr_1_s_15_S_4 ;
wire un6_pulse_200us_cntr_1_cry_14_S_4 ;
wire un6_pulse_200us_cntr_1_cry_13_S_4 ;
wire N_21_0_i ;
wire N_30_0_i ;
wire N_39_0_i ;
wire pwm_control9_0_a2_4 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_4 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_4 ;
wire state28_RNO_7_S_1 ;
wire state28_RNO_7_Y_1 ;
wire state28_RNO_6_S_1 ;
wire state28_RNO_6_Y_1 ;
wire state28_RNO_5_S_1 ;
wire state28_RNO_5_Y_1 ;
wire state28_RNO_4_S_1 ;
wire state28_RNO_4_Y_1 ;
wire state28_RNO_3_S_1 ;
wire state28_RNO_3_Y_1 ;
wire state28_RNO_2_S_1 ;
wire state28_RNO_2_Y_1 ;
wire state28_RNO_1_S_1 ;
wire state28_RNO_1_Y_1 ;
wire state28_RNO_0_S_1 ;
wire state28_RNO_0_Y_1 ;
wire state28_RNO_FCO_4 ;
wire state28_RNO_S_1 ;
wire state28_RNO_Y_1 ;
wire act_test_duration_s_4387_FCO ;
wire act_test_duration_s_4387_S ;
wire act_test_duration_s_4387_Y ;
wire un6_pulse_200us_cntr_1_s_1_4425_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4425_S ;
wire un6_pulse_200us_cntr_1_s_1_4425_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_4 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_4 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_4 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_4 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_4 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_4 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_4 ;
wire un6_pulse_200us_cntr_1_s_15_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_4 ;
wire N_3328 ;
wire N_3325 ;
wire N_555 ;
wire N_3326 ;
wire N_3327 ;
wire N_3323 ;
wire N_543 ;
wire N_3324 ;
wire N_544 ;
wire N_541 ;
wire N_1423 ;
wire N_1424 ;
wire N_554 ;
wire N_551 ;
wire N_550 ;
wire N_533 ;
wire N_1422 ;
wire N_1421 ;
wire N_546 ;
wire N_547 ;
wire N_1419 ;
wire N_548 ;
wire N_1418 ;
wire N_535 ;
wire N_1420 ;
wire N_542 ;
wire N_1417 ;
wire N_549 ;
wire N_545 ;
wire sync_cntr_0_sqmuxa_i ;
wire state28_Z ;
wire state18_Z ;
wire m28_2_1_0 ;
wire N_29_0 ;
wire m19_2_1_0 ;
wire N_20_0 ;
wire m37_2_1_0 ;
wire N_38_0 ;
wire act_test_duration15_5_Z ;
wire act_test_duration15_2_Z ;
wire sync_cntr11 ;
wire state_s0_0_a3_2 ;
wire N_5162 ;
wire N_5163 ;
wire N_5164 ;
wire N_5165 ;
wire N_5166 ;
wire N_1406 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_501 ;
wire N_499 ;
wire N_5168 ;
wire N_5167 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire act_test_duration15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire OPB_DO_10_sn_N_3 ;
wire OPB_DO_10_sn_N_6 ;
wire OPB_DO_10_sn_N_7 ;
wire pulse_200us_cntr15_11_Z ;
wire act_test_duration15_6_Z ;
wire pwm_config8lt6 ;
wire N_579_2 ;
wire N_576_2 ;
wire N_578_2 ;
wire N_581_2 ;
wire N_577_2 ;
wire N_24_0_2 ;
wire N_582_2 ;
wire N_33_0_2 ;
wire N_580_2 ;
wire N_575_2 ;
wire N_2270_2 ;
wire N_588_2 ;
wire N_585_2 ;
wire N_583_2 ;
wire N_589_2 ;
wire N_584_2 ;
wire N_568_2 ;
wire N_637 ;
wire pwm_config8lt9 ;
wire pwm_config8lt11 ;
wire N_579_1 ;
wire N_576_1 ;
wire N_578_1 ;
wire N_581_1 ;
wire N_577_1 ;
wire N_24_0_1 ;
wire N_582_1 ;
wire N_33_0_1 ;
wire N_580_1 ;
wire N_575_1 ;
wire N_2270_1 ;
wire N_588_1 ;
wire N_585_1 ;
wire N_583_1 ;
wire N_589_1 ;
wire N_584_1 ;
wire N_568_1 ;
wire N_1691 ;
wire N_2279 ;
wire pwm_config8_i ;
wire N_7898 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_3[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_4[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_40_0_i),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2272_i),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_3[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK2_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK2_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK2_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK2_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK2_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK2_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK2_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK2_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK2_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK2_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK2_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK2_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK2_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK2_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_21_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK2_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK2_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK2_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_30_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK2_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_39_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK2_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK2_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK2_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK2_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK2_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK2_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK2_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK2_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK2_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK2_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK2_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK2_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK2_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK2_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_4),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_4),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_4),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_4),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_4),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_4),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_4),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_4),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_4),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_4),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_4),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_4),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_4),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_4),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_4),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_4),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_4),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:923
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_1),
	.Y(state28_RNO_7_Y_1),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:923
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_1),
	.Y(state28_RNO_6_Y_1),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_1),
	.Y(state28_RNO_5_Y_1),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_1),
	.Y(state28_RNO_4_Y_1),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_1),
	.Y(state28_RNO_3_Y_1),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_1),
	.Y(state28_RNO_2_Y_1),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_1),
	.Y(state28_RNO_1_Y_1),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_1),
	.Y(state28_RNO_0_Y_1),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:923
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_4),
	.S(state28_RNO_S_1),
	.Y(state28_RNO_Y_1),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4387 (
	.FCO(act_test_duration_s_4387_FCO),
	.S(act_test_duration_s_4387_S),
	.Y(act_test_duration_s_4387_Y),
	.B(state_4[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4387.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_1[0]),
	.B(act_test_duration_Z[0]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4387_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_1[1]),
	.B(act_test_duration_Z[1]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_1[2]),
	.B(act_test_duration_Z[2]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_1[3]),
	.B(act_test_duration_Z[3]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_1[4]),
	.B(act_test_duration_Z[4]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_1[5]),
	.B(act_test_duration_Z[5]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_1[6]),
	.B(act_test_duration_Z[6]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_1[7]),
	.B(act_test_duration_Z[7]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_1[8]),
	.B(act_test_duration_Z[8]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_1[9]),
	.B(act_test_duration_Z[9]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_1[10]),
	.B(act_test_duration_Z[10]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_1[11]),
	.B(act_test_duration_Z[11]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_1[12]),
	.B(act_test_duration_Z[12]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_1[13]),
	.B(act_test_duration_Z[13]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_1[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_1[15]),
	.B(act_test_duration_Z[15]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_1[14]),
	.B(act_test_duration_Z[14]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4425 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4425_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4425_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4425_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4425.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_4),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4425_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_4),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_4),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_4),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_4),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_4),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_4),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_4),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_4),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_4),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_4),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_4),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_4),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_4),
	.S(un6_pulse_200us_cntr_1_s_15_S_4),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_4),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_4),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S[7]),
	.Y(N_3328),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_0_wmux_S[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S[4]),
	.Y(N_3325),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_0_wmux_S[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_0_wmux_S[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S[5]),
	.Y(N_3326),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_0_wmux_S[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S[6]),
	.Y(N_3327),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_0_wmux_S[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S[1]),
	.Y(N_3323),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_0_wmux_S[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_1[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[3]),
	.Y(N_3324),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_0[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_1[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_1[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[30]),
	.Y(N_1423),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_2[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[31]),
	.Y(N_1424),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_2[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_4[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_2[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_2[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_1[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[29]),
	.Y(N_1422),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_2[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[28]),
	.Y(N_1421),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_3[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_2[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_0[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[26]),
	.Y(N_1419),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_2[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_3[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[25]),
	.Y(N_1418),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_2[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_3[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[27]),
	.Y(N_1420),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_4[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_5[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[24]),
	.Y(N_1417),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_2[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_5[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_4[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @38:128
  CFG3 \sync_cntr_RNIEFQUA[1]  (
	.A(state_Z[0]),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.Y(sync_cntr_0_sqmuxa_i)
);
defparam \sync_cntr_RNIEFQUA[1] .INIT=8'hD5;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_4[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
  CFG4 \OPB_DO_RNO_0[20]  (
	.A(mot_pwm_param23_Z[20]),
	.B(mot_pwm_param45_Z[20]),
	.C(m28_2_1_0),
	.D(OPB_ADDR[1]),
	.Y(N_29_0)
);
defparam \OPB_DO_RNO_0[20] .INIT=16'h53F0;
  CFG4 \OPB_DO_RNO_3[20]  (
	.A(pwm_config_Z[20]),
	.B(mot_pwm_param01_Z[20]),
	.C(OPB_ADDR[0]),
	.D(OPB_ADDR[1]),
	.Y(m28_2_1_0)
);
defparam \OPB_DO_RNO_3[20] .INIT=16'h0F35;
  CFG4 \OPB_DO_RNO_2[23]  (
	.A(mot_pwm_param23_Z[23]),
	.B(mot_pwm_param45_Z[23]),
	.C(m19_2_1_0),
	.D(OPB_ADDR[1]),
	.Y(N_20_0)
);
defparam \OPB_DO_RNO_2[23] .INIT=16'h53F0;
  CFG4 \OPB_DO_RNO_3[23]  (
	.A(pwm_config_Z[23]),
	.B(mot_pwm_param01_Z[23]),
	.C(OPB_ADDR[0]),
	.D(OPB_ADDR[1]),
	.Y(m19_2_1_0)
);
defparam \OPB_DO_RNO_3[23] .INIT=16'h0F35;
  CFG4 \OPB_DO_RNO_0[19]  (
	.A(mot_pwm_param23_Z[19]),
	.B(mot_pwm_param45_Z[19]),
	.C(m37_2_1_0),
	.D(OPB_ADDR[1]),
	.Y(N_38_0)
);
defparam \OPB_DO_RNO_0[19] .INIT=16'h53F0;
  CFG4 \OPB_DO_RNO_3[19]  (
	.A(pwm_config_Z[19]),
	.B(mot_pwm_param01_Z[19]),
	.C(OPB_ADDR[0]),
	.D(OPB_ADDR[1]),
	.Y(m37_2_1_0)
);
defparam \OPB_DO_RNO_3[19] .INIT=16'h0F35;
// @24:254
  CFG2 act_test_duration15_5 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[6]),
	.B(PWM_counter[7]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_4),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:242
  CFG2 sync_cntr11lto1 (
	.A(sync_cntr_Z[0]),
	.B(sync_cntr_Z[1]),
	.Y(sync_cntr11)
);
defparam sync_cntr11lto1.INIT=4'h7;
// @24:122
  CFG2 mot_pwm_param018_0_a2_1 (
	.A(OPB_WE),
	.B(OPB_ADDR[3]),
	.Y(N_73)
);
defparam mot_pwm_param018_0_a2_1.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_4[1]),
	.Y(state_s0_0_a3_2)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG3 \OPB_DO_10_3[24]  (
	.A(pwm_control_Z[24]),
	.B(brk_pwm_param_Z[24]),
	.C(OPB_ADDR[0]),
	.Y(N_5162)
);
defparam \OPB_DO_10_3[24] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[25]  (
	.A(pwm_control_Z[25]),
	.B(brk_pwm_param_Z[25]),
	.C(OPB_ADDR[0]),
	.Y(N_5163)
);
defparam \OPB_DO_10_3[25] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[26]  (
	.A(pwm_control_Z[26]),
	.B(brk_pwm_param_Z[26]),
	.C(OPB_ADDR[0]),
	.Y(N_5164)
);
defparam \OPB_DO_10_3[26] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[28]  (
	.A(pwm_control_Z[28]),
	.B(brk_pwm_param_Z[28]),
	.C(OPB_ADDR[0]),
	.Y(N_5165)
);
defparam \OPB_DO_10_3[28] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[29]  (
	.A(pwm_control_Z[29]),
	.B(brk_pwm_param_Z[29]),
	.C(OPB_ADDR[0]),
	.Y(N_5166)
);
defparam \OPB_DO_10_3[29] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[27]  (
	.A(pwm_control_Z[27]),
	.B(brk_pwm_param_Z[27]),
	.C(OPB_ADDR[0]),
	.Y(N_1406)
);
defparam \OPB_DO_10_3[27] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[7]  (
	.A(pwm_control_Z[7]),
	.B(brk_pwm_param_Z[7]),
	.C(OPB_ADDR[0]),
	.Y(N_506)
);
defparam \OPB_DO_10_3[7] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[6]  (
	.A(pwm_control_Z[6]),
	.B(brk_pwm_param_Z[6]),
	.C(OPB_ADDR[0]),
	.Y(N_505)
);
defparam \OPB_DO_10_3[6] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[5]  (
	.A(pwm_control_Z[5]),
	.B(brk_pwm_param_Z[5]),
	.C(OPB_ADDR[0]),
	.Y(N_504)
);
defparam \OPB_DO_10_3[5] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[4]  (
	.A(pwm_control_Z[4]),
	.B(brk_pwm_param_Z[4]),
	.C(OPB_ADDR[0]),
	.Y(N_503)
);
defparam \OPB_DO_10_3[4] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[3]  (
	.A(pwm_control_Z[3]),
	.B(brk_pwm_param_Z[3]),
	.C(OPB_ADDR[0]),
	.Y(N_502)
);
defparam \OPB_DO_10_3[3] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[2]  (
	.A(pwm_control_Z[2]),
	.B(brk_pwm_param_Z[2]),
	.C(OPB_ADDR[0]),
	.Y(N_501)
);
defparam \OPB_DO_10_3[2] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR[0]),
	.C(brk_pwm_param_Z[0]),
	.Y(N_499)
);
defparam \OPB_DO_10_3[0] .INIT=8'hB8;
// @24:151
  CFG3 \OPB_DO_10_3[31]  (
	.A(pwm_control_Z[31]),
	.B(brk_pwm_param_Z[31]),
	.C(OPB_ADDR[0]),
	.Y(N_5168)
);
defparam \OPB_DO_10_3[31] .INIT=8'hAC;
// @24:151
  CFG3 \OPB_DO_10_3[30]  (
	.A(pwm_control_Z[30]),
	.B(brk_pwm_param_Z[30]),
	.C(OPB_ADDR[0]),
	.Y(N_5167)
);
defparam \OPB_DO_10_3[30] .INIT=8'hAC;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.C(PWM_counter[8]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m2_0_a2 (
	.A(GANTRY_BRK2_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[0]),
	.Y(OPB_DO_10_sn_N_3)
);
defparam OPB_DO_10_sn_m2_0_a2.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK2_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:161
  CFG3 OPB_DO_10_sn_m6_0_a2 (
	.A(GANTRY_BRK2_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[2]),
	.Y(OPB_DO_10_sn_N_7)
);
defparam OPB_DO_10_sn_m6_0_a2.INIT=8'h02;
// @24:291
  CFG4 pulse_200us_cntr15_11 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.D(pulse_200us_cntr15_8_Z),
	.Y(pulse_200us_cntr15_11_Z)
);
defparam pulse_200us_cntr15_11.INIT=16'h0100;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(state_4[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0800;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_4[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNITL9OC[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_4[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNITL9OC[0] .INIT=8'h32;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5_2[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_579_2)
);
defparam \OPB_DO_10_5_2[12] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_576_2)
);
defparam \OPB_DO_10_5_2[9] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_578_2)
);
defparam \OPB_DO_10_5_2[11] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_581_2)
);
defparam \OPB_DO_10_5_2[14] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_577_2)
);
defparam \OPB_DO_10_5_2[10] .INIT=16'hC0A0;
  CFG4 \OPB_DO_RNO_2[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_24_0_2)
);
defparam \OPB_DO_RNO_2[20] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_5_2[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_582_2)
);
defparam \OPB_DO_10_5_2[15] .INIT=16'hC0A0;
  CFG4 \OPB_DO_RNO_2[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_33_0_2)
);
defparam \OPB_DO_RNO_2[19] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_5_2[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_580_2)
);
defparam \OPB_DO_10_5_2[13] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_575_2)
);
defparam \OPB_DO_10_5_2[8] .INIT=16'hC0A0;
  CFG4 \OPB_DO_RNO_1[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_2270_2)
);
defparam \OPB_DO_RNO_1[23] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_5_2[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_588_2)
);
defparam \OPB_DO_10_5_2[21] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_585_2)
);
defparam \OPB_DO_10_5_2[18] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_583_2)
);
defparam \OPB_DO_10_5_2[16] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_589_2)
);
defparam \OPB_DO_10_5_2[22] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_584_2)
);
defparam \OPB_DO_10_5_2[17] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5_2[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_568_2)
);
defparam \OPB_DO_10_5_2[1] .INIT=16'hC0A0;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG4 \sync_cntr_4[0]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_2),
	.C(sync_cntr_Z[0]),
	.D(sync_cntr11),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=16'h1230;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_1420),
	.B(N_1406),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_5164),
	.B(N_1419),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_5163),
	.B(N_1418),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_5162),
	.B(N_1417),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_506),
	.B(N_3328),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_505),
	.B(N_3327),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_504),
	.B(N_3326),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_503),
	.B(N_3325),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_502),
	.B(N_3324),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_5166),
	.B(N_1422),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_5165),
	.B(N_1421),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(N_501),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(N_499),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hAAC0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_5167),
	.B(N_1423),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCAC0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_5168),
	.B(N_1424),
	.C(OPB_DO_10_sn_N_7),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hCAC0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG4 state18 (
	.A(sync_cntr11),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(state18_Z)
);
defparam state18.INIT=16'h4000;
// @24:289
  CFG4 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_10_Z),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr_Z[0]),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=16'h070F;
// @24:289
  CFG4 \pulse_200us_cntr_3[3]  (
	.A(un6_pulse_200us_cntr_1_cry_3_S_4),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[12]  (
	.A(un6_pulse_200us_cntr_1_cry_12_S_4),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[7]  (
	.A(un6_pulse_200us_cntr_1_cry_7_S_4),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[8]  (
	.A(un6_pulse_200us_cntr_1_cry_8_S_4),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[9]  (
	.A(un6_pulse_200us_cntr_1_cry_9_S_4),
	.B(pulse_200us_cntr15_9_Z),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=16'h2AAA;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_2),
	.C(sync_cntr_Z[1]),
	.D(sync_cntr_Z[0]),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h3230;
// @24:151
  CFG3 \OPB_DO_10_5_1[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_579_1)
);
defparam \OPB_DO_10_5_1[12] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_576_1)
);
defparam \OPB_DO_10_5_1[9] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_578_1)
);
defparam \OPB_DO_10_5_1[11] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_581_1)
);
defparam \OPB_DO_10_5_1[14] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_577_1)
);
defparam \OPB_DO_10_5_1[10] .INIT=8'h40;
  CFG3 \OPB_DO_RNO_1[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_24_0_1)
);
defparam \OPB_DO_RNO_1[20] .INIT=8'h15;
// @24:151
  CFG3 \OPB_DO_10_5_1[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_582_1)
);
defparam \OPB_DO_10_5_1[15] .INIT=8'h40;
  CFG3 \OPB_DO_RNO_1[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_33_0_1)
);
defparam \OPB_DO_RNO_1[19] .INIT=8'h15;
// @24:151
  CFG3 \OPB_DO_10_5_1[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_580_1)
);
defparam \OPB_DO_10_5_1[13] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_575_1)
);
defparam \OPB_DO_10_5_1[8] .INIT=8'h40;
  CFG3 \OPB_DO_RNO_0[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_2270_1)
);
defparam \OPB_DO_RNO_0[23] .INIT=8'h15;
// @24:151
  CFG3 \OPB_DO_10_5_1[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_588_1)
);
defparam \OPB_DO_10_5_1[21] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_585_1)
);
defparam \OPB_DO_10_5_1[18] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_583_1)
);
defparam \OPB_DO_10_5_1[16] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_589_1)
);
defparam \OPB_DO_10_5_1[22] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_584_1)
);
defparam \OPB_DO_10_5_1[17] .INIT=8'h40;
// @24:151
  CFG3 \OPB_DO_10_5_1[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_sn_N_3),
	.Y(N_568_1)
);
defparam \OPB_DO_10_5_1[1] .INIT=8'h40;
// @25:923
  CFG4 act_test_duration15_6_RNIIO85P (
	.A(act_test_duration15_7_Z),
	.B(act_test_duration15_6_Z),
	.C(state_s0_0_a3_2),
	.D(act_test_duration15_5_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_6_RNIIO85P.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_4[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(N_73),
	.B(N_973),
	.C(N_76_4),
	.D(N_1004),
	.Y(N_1691)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h8000;
  CFG4 pwm_config8lto9_RNI93ATD (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(N_2279)
);
defparam pwm_config8lto9_RNI93ATD.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0040;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(pwm_control9_0_a2_4)
);
defparam pwm_control9_0_a2.INIT=16'h4000;
  CFG4 \pwm_config_RNI63G6K[21]  (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(N_2279),
	.Y(pwm_config8_i)
);
defparam \pwm_config_RNI63G6K[21] .INIT=16'h0001;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_579_1),
	.B(N_579_2),
	.C(N_545),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_577_1),
	.B(N_577_2),
	.C(N_543),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_576_1),
	.B(N_576_2),
	.C(N_542),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_589_1),
	.B(N_589_2),
	.C(N_555),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_588_1),
	.B(N_588_2),
	.C(N_554),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_585_1),
	.B(N_585_2),
	.C(N_551),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_584_1),
	.B(N_584_2),
	.C(N_550),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_583_1),
	.B(N_583_2),
	.C(N_549),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_568_1),
	.B(N_568_2),
	.C(N_3323),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_582_1),
	.B(N_582_2),
	.C(N_548),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_575_1),
	.B(N_575_2),
	.C(N_541),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_578_1),
	.B(N_578_2),
	.C(N_544),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_580_1),
	.B(N_580_2),
	.C(N_546),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hF0EE;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_581_1),
	.B(N_581_2),
	.C(N_547),
	.D(OPB_DO_10_sn_N_7),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hF0EE;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0010;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0020;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8_i),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h8;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8_i),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h8;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8_i),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h8;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8_i),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h8;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8_i),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h8;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8_i),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hD;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8_i),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hD;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8_i),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hD;
  CFG2 \pwm_config_RNO[23]  (
	.A(pwm_config8_i),
	.B(OPB_DO[23]),
	.Y(pwm_config_5[23])
);
defparam \pwm_config_RNO[23] .INIT=4'h8;
  CFG2 \pwm_config_RNO[22]  (
	.A(pwm_config8_i),
	.B(OPB_DO[22]),
	.Y(pwm_config_5[22])
);
defparam \pwm_config_RNO[22] .INIT=4'h8;
  CFG2 \pwm_config_RNO[21]  (
	.A(pwm_config8_i),
	.B(OPB_DO[21]),
	.Y(pwm_config_5[21])
);
defparam \pwm_config_RNO[21] .INIT=4'h8;
  CFG2 \pwm_config_RNO[19]  (
	.A(pwm_config8_i),
	.B(OPB_DO[19]),
	.Y(pwm_config_5[19])
);
defparam \pwm_config_RNO[19] .INIT=4'h8;
  CFG2 \pwm_config_RNO[9]  (
	.A(pwm_config8_i),
	.B(OPB_DO[9]),
	.Y(pwm_config_5[9])
);
defparam \pwm_config_RNO[9] .INIT=4'h8;
  CFG2 \pwm_config_RNO[8]  (
	.A(pwm_config8_i),
	.B(OPB_DO[8]),
	.Y(pwm_config_5[8])
);
defparam \pwm_config_RNO[8] .INIT=4'h8;
// @24:150
  CFG4 \OPB_DO_RNO[23]  (
	.A(N_2270_1),
	.B(N_2270_2),
	.C(N_20_0),
	.D(OPB_DO_10_sn_N_7),
	.Y(N_21_0_i)
);
defparam \OPB_DO_RNO[23] .INIT=16'h0F11;
// @24:150
  CFG4 \OPB_DO_RNO[20]  (
	.A(N_29_0),
	.B(OPB_DO_10_sn_N_7),
	.C(N_24_0_1),
	.D(N_24_0_2),
	.Y(N_30_0_i)
);
defparam \OPB_DO_RNO[20] .INIT=16'h4447;
// @24:150
  CFG4 \OPB_DO_RNO[19]  (
	.A(N_38_0),
	.B(OPB_DO_10_sn_N_7),
	.C(N_33_0_1),
	.D(N_33_0_2),
	.Y(N_39_0_i)
);
defparam \OPB_DO_RNO[19] .INIT=16'h4447;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_0),
	.C(N_1691),
	.D(OPB_ADDR[0]),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:104
  CFG2 \pwm_config_RNO[20]  (
	.A(pwm_config8_i),
	.B(OPB_DO[20]),
	.Y(N_40_0_i)
);
defparam \pwm_config_RNO[20] .INIT=4'hD;
// @24:104
  CFG2 \pwm_config_RNO[17]  (
	.A(pwm_config8_i),
	.B(OPB_DO[17]),
	.Y(N_2272_i)
);
defparam \pwm_config_RNO[17] .INIT=4'hD;
// @24:280
  CLOCK_DIV_11_4 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_5 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.pwm_config_0(pwm_config_0),
	.state_0(state_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.sync_cntr11(sync_cntr11),
	.act_test_duration15_2(act_test_duration15_2_Z),
	.act_test_duration15_5(act_test_duration15_5_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_2 */

module CLOCK_DIV_11_5 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_12;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_12 ;
wire GND ;
wire un1_cntrlto15_8_Z ;
wire un5_cntr_cry_4_S_12 ;
wire un5_cntr_cry_3_S_12 ;
wire un5_cntr_cry_2_S_12 ;
wire un5_cntr_cry_1_S_12 ;
wire N_17_8 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_12 ;
wire un5_cntr_cry_14_S_12 ;
wire un5_cntr_cry_13_S_12 ;
wire un5_cntr_cry_12_S_12 ;
wire un5_cntr_cry_11_S_12 ;
wire un5_cntr_cry_10_S_12 ;
wire un5_cntr_cry_9_S_12 ;
wire un5_cntr_cry_8_S_12 ;
wire un5_cntr_cry_7_S_12 ;
wire un5_cntr_cry_6_S_12 ;
wire un5_cntr_s_1_4426_FCO ;
wire un5_cntr_s_1_4426_S ;
wire un5_cntr_s_1_4426_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_12 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_12 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_12 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_12 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_12 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_12 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_12 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_12 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_12 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_12 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_12 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_12 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_12 ;
wire un5_cntr_s_15_FCO_12 ;
wire un5_cntr_s_15_Y_12 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_12 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_0 ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_12[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4426 (
	.FCO(un5_cntr_s_1_4426_FCO),
	.S(un5_cntr_s_1_4426_S),
	.Y(un5_cntr_s_1_4426_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4426.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_12),
	.Y(un5_cntr_cry_1_Y_12),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4426_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_12),
	.Y(un5_cntr_cry_2_Y_12),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_12),
	.Y(un5_cntr_cry_3_Y_12),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_12),
	.Y(un5_cntr_cry_4_Y_12),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_12),
	.Y(un5_cntr_cry_5_Y_12),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_12),
	.Y(un5_cntr_cry_6_Y_12),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_12),
	.Y(un5_cntr_cry_7_Y_12),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_12),
	.Y(un5_cntr_cry_8_Y_12),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_12),
	.Y(un5_cntr_cry_9_Y_12),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_12),
	.Y(un5_cntr_cry_10_Y_12),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_12),
	.Y(un5_cntr_cry_11_Y_12),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_12),
	.Y(un5_cntr_cry_12_Y_12),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_12),
	.Y(un5_cntr_cry_13_Y_12),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_12),
	.S(un5_cntr_s_15_S_12),
	.Y(un5_cntr_s_15_Y_12),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_12),
	.Y(un5_cntr_cry_14_Y_12),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_0),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_0)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_0),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI6KF44 (
	.Y(clk_25MHz),
	.A(N_17_8)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_5 */

module PH_PWM_625_0_80_3_3_6 (
  sync_cntr,
  brk_pwm_param,
  state_0,
  pwm_config_0,
  PWM_counter,
  act_test_duration15_5,
  act_test_duration15_4,
  un2_valid_brk_pwm_paramlt9,
  sync_cntr11,
  sync_cntr_0_sqmuxa_i,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input state_0 ;
input pwm_config_0 ;
output [8:0] PWM_counter ;
input act_test_duration15_5 ;
input act_test_duration15_4 ;
input un2_valid_brk_pwm_paramlt9 ;
input sync_cntr11 ;
input sync_cntr_0_sqmuxa_i ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire act_test_duration15_5 ;
wire act_test_duration15_4 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire sync_cntr11 ;
wire sync_cntr_0_sqmuxa_i ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_4;
wire [0:0] start_timerce_4;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_lxu_RNIL0U1G1_Y;
wire [0:0] PWM_counter_lxu_;
wire [1:1] PWM_counter_RNIJ3OQS2_Y;
wire [2:2] PWM_counter_RNII7IJ94_Y;
wire [3:3] PWM_counter_RNIICCCM5_Y;
wire [4:4] PWM_counter_RNIJI6537_Y;
wire [5:5] PWM_counter_RNILP0UF8_Y;
wire [6:6] PWM_counter_RNIO1RMS9_Y;
wire [8:8] PWM_counter_RNO_FCO_5;
wire [8:8] PWM_counter_RNO_Y_5;
wire [7:7] PWM_counter_RNISALF9B_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire down_RNO_Z ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNITFUPA_S ;
wire un24_clk_en_RNITFUPA_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un24_clk_en_RNIEC3U11_S ;
wire un24_clk_en_RNIEC3U11_Y ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S ;
wire un13_clk_en_cry_0_Y ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S ;
wire un13_clk_en_cry_1_Y ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S ;
wire un13_clk_en_cry_2_Y ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S ;
wire un13_clk_en_cry_3_Y ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S ;
wire un13_clk_en_cry_4_Y ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S ;
wire un13_clk_en_cry_5_Y ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S ;
wire un13_clk_en_cry_6_Y ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S ;
wire un13_clk_en_cry_7_Y ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S ;
wire un13_clk_en_cry_8_Y ;
wire un21_clk_en_1 ;
wire un21_clk_en ;
wire un1_start_time ;
wire un31_clk_en_6 ;
wire un31_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI4OJU5[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI4OJU5[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(down_RNO_Z),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_4[1]),
	.EN(start_timerce_4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNITFUPA  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNITFUPA_S),
	.Y(un24_clk_en_RNITFUPA_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNITFUPA .INIT=20'h41100;
// @42:236
  ARI1 \PWM_PROC.un24_clk_en_RNIEC3U11  (
	.FCO(PWM_counter_Z),
	.S(un24_clk_en_RNIEC3U11_S),
	.Y(un24_clk_en_RNIEC3U11_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_i),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIEC3U11 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_lxu_RNIL0U1G1[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_lxu_RNIL0U1G1_Y[0]),
	.B(down_Z),
	.C(state_0),
	.D(sync_cntr11),
	.A(PWM_counter_lxu_[0]),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_lxu_RNIL0U1G1[0] .INIT=20'h5D52A;
// @42:236
  ARI1 \PWM_counter_RNIJ3OQS2[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIJ3OQS2_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIJ3OQS2[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNII7IJ94[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNII7IJ94_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNII7IJ94[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIICCCM5[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIICCCM5_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIICCCM5[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIJI6537[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIJI6537_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIJI6537[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNILP0UF8[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNILP0UF8_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNILP0UF8[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIO1RMS9[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIO1RMS9_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIO1RMS9[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_5[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_5[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIEC3U11_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNISALF9B[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNISALF9B_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNIEC3U11_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNISALF9B[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S),
	.Y(un13_clk_en_cry_0_Y),
	.B(brk_pwm_param[0]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S),
	.Y(un13_clk_en_cry_1_Y),
	.B(brk_pwm_param[1]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S),
	.Y(un13_clk_en_cry_2_Y),
	.B(brk_pwm_param[2]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S),
	.Y(un13_clk_en_cry_3_Y),
	.B(brk_pwm_param[3]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S),
	.Y(un13_clk_en_cry_4_Y),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S),
	.Y(un13_clk_en_cry_5_Y),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S),
	.Y(un13_clk_en_cry_6_Y),
	.B(brk_pwm_param[6]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S),
	.Y(un13_clk_en_cry_7_Y),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S),
	.Y(un13_clk_en_cry_8_Y),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:85
  CFG4 \PWM_counter_lxu[0]  (
	.A(sync_cntr[1]),
	.B(state_0),
	.C(sync_cntr[0]),
	.D(PWM_counter[0]),
	.Y(PWM_counter_lxu_[0])
);
defparam \PWM_counter_lxu[0] .INIT=16'hB300;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter[7]),
	.C(PWM_counter[8]),
	.D(un21_clk_en_1),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h4050;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[4]),
	.B(PWM_counter[6]),
	.C(PWM_counter[5]),
	.D(PWM_counter[3]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'h1333;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_4[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:85
  CFG3 \start_timerce[0]  (
	.A(pwm_config_0),
	.B(sync_cntr11),
	.C(state_0),
	.Y(start_timerce_4[0])
);
defparam \start_timerce[0] .INIT=8'hD5;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_6  (
	.A(PWM_counter[5]),
	.B(act_test_duration15_4),
	.C(PWM_counter[1]),
	.D(PWM_counter[0]),
	.Y(un31_clk_en_6)
);
defparam \PWM_PROC.un31_clk_en_6 .INIT=16'h0400;
  CFG3 down_RNI0F1Q7 (
	.A(down_Z),
	.B(sync_cntr11),
	.C(state_0),
	.Y(PWM_counter_0)
);
defparam down_RNI0F1Q7.INIT=8'h2A;
// @38:85
  CFG3 down_RNO (
	.A(PWM_counter[8]),
	.B(sync_cntr11),
	.C(state_0),
	.Y(down_RNO_Z)
);
defparam down_RNO.INIT=8'h2A;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[2]),
	.B(PWM_counter[8]),
	.C(act_test_duration15_5),
	.D(un31_clk_en_6),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h1000;
// @38:116
  CFG3 \PWM_PROC.un24_clk_en  (
	.A(un21_clk_en),
	.B(sync_cntr11),
	.C(state_0),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=8'h2A;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(state_0),
	.B(un21_clk_en),
	.C(sync_cntr11),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFFEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_6 */

module CMN_DEADBAND_5_0_6 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_2;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2316_3 ;
wire N_2296 ;
wire N_2305 ;
wire N_2301 ;
wire N_2329 ;
wire N_2330 ;
wire N_2302 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2316_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2296)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2305)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2301)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2301),
	.Y(N_2316_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2296),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2329)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2296),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2330)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2301),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2302)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2329),
	.Y(DB_STATE_ns_i_i_a3_2[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2330),
	.Y(DB_STATE_ns_i_i_a3_2[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2305),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2301),
	.D(N_2296),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2305),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2316_3),
	.D(N_2302),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2329),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2330),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_6 */

module cmn_debouncer_8_8_0_6 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_5;
wire [0:0] debounce_cntr_cry_cy_Y_5;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_5;
wire [27:27] debounce_cntr_s_FCO_5;
wire [27:27] debounce_cntr_s_Y_5;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_5 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_5[0]),
	.Y(debounce_cntr_cry_cy_Y_5[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_5[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_5[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_5[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_5[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_5[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_5[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_5[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_5[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_5[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_5[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_5[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_5[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_5[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_5[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_5[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_5[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_5[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_5[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_5[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_5[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_5[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_5[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_5[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_5[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_5[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_5[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_5[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_5[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_5[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_5)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_6 */

module cmn_pwm_6 (
  brk_pwm,
  PWM_counter,
  pwm_config_0,
  state_0,
  brk_pwm_param,
  sync_cntr,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  clk_25MHz,
  sync_cntr_0_sqmuxa_i,
  sync_cntr11,
  act_test_duration15_4,
  act_test_duration15_5
)
;
output [1:0] brk_pwm ;
output [8:0] PWM_counter ;
input pwm_config_0 ;
input state_0 ;
input [9:0] brk_pwm_param ;
input [1:0] sync_cntr ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input clk_25MHz ;
input sync_cntr_0_sqmuxa_i ;
input sync_cntr11 ;
input act_test_duration15_4 ;
input act_test_duration15_5 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire sync_cntr_0_sqmuxa_i ;
wire sync_cntr11 ;
wire act_test_duration15_4 ;
wire act_test_duration15_5 ;
wire un2_valid_brk_pwm_paramlt7 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @42:268
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @42:268
  CFG4 un2_valid_brk_pwm_paramlto8 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlt9)
);
defparam un2_valid_brk_pwm_paramlto8.INIT=16'hCCC8;
// @42:236
  PH_PWM_625_0_80_3_3_6 i_brk_pwm (
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.state_0(state_0),
	.pwm_config_0(pwm_config_0),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_5(act_test_duration15_5),
	.act_test_duration15_4(act_test_duration15_4),
	.un2_valid_brk_pwm_paramlt9(un2_valid_brk_pwm_paramlt9),
	.sync_cntr11(sync_cntr11),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @42:270
  CMN_DEADBAND_5_0_6 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_6 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_6 */

module cmn_pwm_wrapper_1 (
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_ADDR_3,
  OPB_ADDR_2,
  OPB_ADDR_17,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_override_0,
  GANTRY_BRK3_RET_IN,
  OPB_DO,
  N_971,
  GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0,
  N_73,
  GNT_BRK3_RET_PWM_LO_c,
  GNT_BRK3_RET_PWM_HI_c,
  GANTRY_BRK3_RET_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_ADDR_3 ;
input OPB_ADDR_2 ;
input OPB_ADDR_17 ;
output gnt_brk_pwr_en_2_0 ;
output gnt_brk_pwr_override_0 ;
output [31:0] GANTRY_BRK3_RET_IN ;
input [31:0] OPB_DO ;
input N_971 ;
input GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0 ;
input N_73 ;
output GNT_BRK3_RET_PWM_LO_c ;
output GNT_BRK3_RET_PWM_HI_c ;
input GANTRY_BRK3_RET_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_17 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_override_0 ;
wire N_971 ;
wire GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0 ;
wire N_73 ;
wire GNT_BRK3_RET_PWM_LO_c ;
wire GNT_BRK3_RET_PWM_HI_c ;
wire GANTRY_BRK3_RET_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_4;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_5;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_0;
wire [15:15] act_test_duration_s_FCO_0;
wire [15:15] act_test_duration_s_Y_0;
wire [30:0] OPB_DO_10_4_1_0_co1;
wire [30:14] OPB_DO_10_4_1_wmux_0_S;
wire [30:0] OPB_DO_10_4_1_0_y0;
wire [30:0] OPB_DO_10_4_1_0_co0;
wire [30:14] OPB_DO_10_4_1_0_wmux_S;
wire [29:2] OPB_DO_10_4_1_wmux_0_S_0;
wire [29:2] OPB_DO_10_4_1_wmux_S_0;
wire [31:1] OPB_DO_10_4_i_m2_1_0_co1;
wire [31:1] OPB_DO_10_4_i_m2_1_wmux_0_S;
wire [31:1] OPB_DO_10_4_i_m2_1_0_y0;
wire [31:1] OPB_DO_10_4_i_m2_1_0_co0;
wire [31:1] OPB_DO_10_4_i_m2_1_0_wmux_S;
wire [28:8] OPB_DO_10_4_1_wmux_0_S_2;
wire [28:8] OPB_DO_10_4_1_wmux_S_2;
wire [22:22] OPB_DO_10_4_1_wmux_0_S_1;
wire [22:22] OPB_DO_10_4_1_wmux_S_1;
wire [26:10] OPB_DO_10_4_1_wmux_0_S_3;
wire [26:10] OPB_DO_10_4_1_wmux_S_3;
wire [11:0] OPB_DO_10_4_1_wmux_0_S_5;
wire [11:0] OPB_DO_10_4_1_wmux_S_5;
wire [24:19] OPB_DO_10_4_1_wmux_0_S_4;
wire [24:19] OPB_DO_10_4_1_wmux_S_4;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_5 ;
wire un6_pulse_200us_cntr_1_cry_10_S_5 ;
wire un6_pulse_200us_cntr_1_cry_6_S_5 ;
wire un6_pulse_200us_cntr_1_cry_5_S_5 ;
wire un6_pulse_200us_cntr_1_cry_4_S_5 ;
wire un6_pulse_200us_cntr_1_cry_2_S_5 ;
wire un6_pulse_200us_cntr_1_cry_1_S_5 ;
wire un6_pulse_200us_cntr_1_s_15_S_5 ;
wire un6_pulse_200us_cntr_1_cry_14_S_5 ;
wire un6_pulse_200us_cntr_1_cry_13_S_5 ;
wire pwm_control9_0_a2_0_a2_Z ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_5 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_5 ;
wire state28_RNO_7_S_0 ;
wire state28_RNO_7_Y_0 ;
wire state28_RNO_6_S_0 ;
wire state28_RNO_6_Y_0 ;
wire state28_RNO_5_S_0 ;
wire state28_RNO_5_Y_0 ;
wire state28_RNO_4_S_0 ;
wire state28_RNO_4_Y_0 ;
wire state28_RNO_3_S_0 ;
wire state28_RNO_3_Y_0 ;
wire state28_RNO_2_S_0 ;
wire state28_RNO_2_Y_0 ;
wire state28_RNO_1_S_0 ;
wire state28_RNO_1_Y_0 ;
wire state28_RNO_0_S_0 ;
wire state28_RNO_0_Y_0 ;
wire state28_RNO_FCO_5 ;
wire state28_RNO_S_0 ;
wire state28_RNO_Y_0 ;
wire act_test_duration_s_4386_FCO ;
wire act_test_duration_s_4386_S ;
wire act_test_duration_s_4386_Y ;
wire un6_pulse_200us_cntr_1_s_1_4427_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4427_S ;
wire un6_pulse_200us_cntr_1_s_1_4427_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_5 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_5 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_5 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_5 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_5 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_5 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_5 ;
wire un6_pulse_200us_cntr_1_s_15_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_5 ;
wire N_549 ;
wire N_548 ;
wire N_1529 ;
wire N_1528 ;
wire N_547 ;
wire N_762 ;
wire N_554 ;
wire N_550 ;
wire N_546 ;
wire N_535 ;
wire N_1527 ;
wire N_555 ;
wire N_543 ;
wire N_542 ;
wire N_544 ;
wire N_541 ;
wire N_545 ;
wire N_556 ;
wire N_760 ;
wire N_551 ;
wire N_1526 ;
wire N_757 ;
wire N_758 ;
wire N_761 ;
wire N_1525 ;
wire N_553 ;
wire N_533 ;
wire N_1524 ;
wire N_756 ;
wire N_759 ;
wire N_1523 ;
wire N_552 ;
wire sync_cntr_0_sqmuxa_i ;
wire OPB_DO_10_sn_N_6 ;
wire N_1249 ;
wire N_580 ;
wire N_588 ;
wire N_590 ;
wire N_582 ;
wire N_581 ;
wire N_583 ;
wire N_584 ;
wire N_585 ;
wire N_586 ;
wire N_589 ;
wire N_577 ;
wire N_576 ;
wire N_578 ;
wire N_568 ;
wire N_575 ;
wire N_587 ;
wire N_579 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_5_Z ;
wire act_test_duration15_4_Z ;
wire act_test_duration15_3_Z ;
wire state_s0_0_a3_3 ;
wire sync_cntr11 ;
wire act_test_duration15_1_Z ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire pulse_200us_cntr15_11_Z ;
wire N_567 ;
wire pwm_config8lt6 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire N_569 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_591 ;
wire N_598 ;
wire act_test_duration15_8_Z ;
wire pwm_config8lt9 ;
wire N_637 ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire N_1021 ;
wire N_7899 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_4[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_5[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_4[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK3_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK3_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK3_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK3_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK3_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK3_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK3_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK3_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK3_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK3_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK3_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK3_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK3_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK3_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK3_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK3_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK3_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK3_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK3_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK3_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK3_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK3_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK3_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK3_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK3_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK3_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK3_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK3_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK3_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK3_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK3_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK3_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_Z)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_5),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_5),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_5),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_5),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_5),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_5),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_5),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_5),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_5),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_5),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_5),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_5),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_5),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_5),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_5),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_5),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_5),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:944
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_0),
	.Y(state28_RNO_7_Y_0),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:944
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_0),
	.Y(state28_RNO_6_Y_0),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_0),
	.Y(state28_RNO_5_Y_0),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_0),
	.Y(state28_RNO_4_Y_0),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_0),
	.Y(state28_RNO_3_Y_0),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_0),
	.Y(state28_RNO_2_Y_0),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_0),
	.Y(state28_RNO_1_Y_0),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_0),
	.Y(state28_RNO_0_Y_0),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:944
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_5),
	.S(state28_RNO_S_0),
	.Y(state28_RNO_Y_0),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4386 (
	.FCO(act_test_duration_s_4386_FCO),
	.S(act_test_duration_s_4386_S),
	.Y(act_test_duration_s_4386_Y),
	.B(state_5[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4386.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_0[0]),
	.B(act_test_duration_Z[0]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4386_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_0[1]),
	.B(act_test_duration_Z[1]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_0[2]),
	.B(act_test_duration_Z[2]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_0[3]),
	.B(act_test_duration_Z[3]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_0[4]),
	.B(act_test_duration_Z[4]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_0[5]),
	.B(act_test_duration_Z[5]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_0[6]),
	.B(act_test_duration_Z[6]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_0[7]),
	.B(act_test_duration_Z[7]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_0[8]),
	.B(act_test_duration_Z[8]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_0[9]),
	.B(act_test_duration_Z[9]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_0[10]),
	.B(act_test_duration_Z[10]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_0[11]),
	.B(act_test_duration_Z[11]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_0[12]),
	.B(act_test_duration_Z[12]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_0[13]),
	.B(act_test_duration_Z[13]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_0[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_0[15]),
	.B(act_test_duration_Z[15]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_0[14]),
	.B(act_test_duration_Z[14]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4427 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4427_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4427_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4427_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4427.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_5),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4427_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_5),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_5),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_5),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_5),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_5),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_5),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_5),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_5),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_5),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_5),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_5),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_5),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_5),
	.S(un6_pulse_200us_cntr_1_s_15_S_5),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_5),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_5),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S[16]),
	.Y(N_549),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_0_wmux_S[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S[15]),
	.Y(N_548),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_0_wmux_S[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S[30]),
	.Y(N_1529),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_0_wmux_S[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[29]),
	.Y(N_1528),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_0[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S[14]),
	.Y(N_547),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_0_wmux_S[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[1]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[1]),
	.Y(N_762),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[1]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[1])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[1]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[1]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[1]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S[21]),
	.Y(N_554),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_0_wmux_S[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S[17]),
	.Y(N_550),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_0_wmux_S[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[13]),
	.Y(N_546),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_0[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[2]),
	.Y(N_535),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_0[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[28]),
	.Y(N_1527),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_2[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[22]),
	.Y(N_555),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_1[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[10]),
	.Y(N_543),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_3[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[9]),
	.Y(N_542),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_2[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[11]),
	.Y(N_544),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_5[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[8]),
	.Y(N_541),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_2[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[12]),
	.Y(N_545),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_2[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[23]),
	.Y(N_556),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_3[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[4]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[4]),
	.Y(N_760),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[4]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[4])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[4]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[4]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[4]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[18]),
	.Y(N_551),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_3[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[27]),
	.Y(N_1526),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_2[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[7]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[7]),
	.Y(N_757),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[7]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[7])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[7]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[7]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[7]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[6]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[6]),
	.Y(N_758),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[6]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[6])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[6]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[6]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[6]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[3]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[3]),
	.Y(N_761),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[3]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[3])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[3]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[3]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[3]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[26]),
	.Y(N_1525),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_3[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[20]),
	.Y(N_553),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_4[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[0]),
	.Y(N_533),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_5[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[25]),
	.Y(N_1524),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_3[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[31]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[31]),
	.Y(N_756),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[31]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[31])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[31]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[31]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[31]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[5]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[5]),
	.Y(N_759),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[5]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[5])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[5]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[5]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[5]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[24]),
	.Y(N_1523),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_4[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[19]),
	.Y(N_552),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_4[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @38:128
  CFG3 \sync_cntr_RNIHD3AF[1]  (
	.A(state_Z[0]),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.Y(sync_cntr_0_sqmuxa_i)
);
defparam \sync_cntr_RNIHD3AF[1] .INIT=8'hD5;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_5_1[13]),
	.D(N_1249),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_5_1[21]),
	.D(N_1249),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_5_1[23]),
	.D(N_1249),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_5_1[15]),
	.D(N_1249),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_5_1[14]),
	.D(N_1249),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_5_1[16]),
	.D(N_1249),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_5_1[17]),
	.D(N_1249),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_5_1[18]),
	.D(N_1249),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1249),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_5_1[22]),
	.D(N_1249),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1249),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[9]),
	.C(brk_pwm_param_Z[9]),
	.D(OPB_ADDR_0),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(pwm_status_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[11]),
	.C(brk_pwm_param_Z[11]),
	.D(OPB_ADDR_0),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(pwm_status_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[1]),
	.C(brk_pwm_param_Z[1]),
	.D(OPB_ADDR_0),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(pwm_status_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[8]),
	.C(brk_pwm_param_Z[8]),
	.D(OPB_ADDR_0),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(pwm_status_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR_0),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_status_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[12]),
	.C(brk_pwm_param_Z[12]),
	.D(OPB_ADDR_0),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(pwm_status_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_ADDR_0),
	.D(N_1249),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_5[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_5 (
	.A(PWM_counter[4]),
	.B(PWM_counter[7]),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_4 (
	.A(PWM_counter[3]),
	.B(PWM_counter[6]),
	.Y(act_test_duration15_4_Z)
);
defparam act_test_duration15_4.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[8]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_5),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_5[1]),
	.Y(state_s0_0_a3_3)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m2_0_a2_0_a2_0 (
	.A(GANTRY_BRK3_RET_IF_RE),
	.B(OPB_ADDR_3),
	.Y(N_1249)
);
defparam OPB_DO_10_sn_m2_0_a2_0_a2_0.INIT=4'h2;
// @24:242
  CFG2 sync_cntr11lto1 (
	.A(sync_cntr_Z[0]),
	.B(sync_cntr_Z[1]),
	.Y(sync_cntr11)
);
defparam sync_cntr11lto1.INIT=4'h7;
// @24:254
  CFG3 act_test_duration15_1 (
	.A(state_5[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[0]),
	.Y(act_test_duration15_1_Z)
);
defparam act_test_duration15_1.INIT=8'h08;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2_0_a2 (
	.A(GANTRY_BRK3_RET_IF_RE),
	.B(OPB_ADDR_3),
	.C(OPB_ADDR_1),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2_0_a2.INIT=8'h02;
// @24:291
  CFG4 pulse_200us_cntr15_11 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.D(pulse_200us_cntr15_8_Z),
	.Y(pulse_200us_cntr15_11_Z)
);
defparam pulse_200us_cntr15_11.INIT=16'h0200;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR_0),
	.D(OPB_DO_10_sn_N_6),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_5[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNI0IHI1[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_5[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNI0IHI1[0] .INIT=8'h32;
// @24:254
  CFG4 act_test_duration15_8 (
	.A(PWM_counter[2]),
	.B(PWM_counter[1]),
	.C(act_test_duration15_5_Z),
	.D(act_test_duration15_1_Z),
	.Y(act_test_duration15_8_Z)
);
defparam act_test_duration15_8.INIT=16'h1000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[0]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_3),
	.C(sync_cntr_Z[0]),
	.D(sync_cntr11),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=16'h1230;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_757),
	.B(OPB_ADDR_2),
	.C(N_574),
	.D(N_1249),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_758),
	.B(OPB_ADDR_2),
	.C(N_573),
	.D(N_1249),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_759),
	.B(OPB_ADDR_2),
	.C(N_572),
	.D(N_1249),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_760),
	.B(OPB_ADDR_2),
	.C(N_571),
	.D(N_1249),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_761),
	.B(OPB_ADDR_2),
	.C(N_570),
	.D(N_1249),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_1249),
	.B(N_569),
	.C(OPB_ADDR_2),
	.D(N_535),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_1249),
	.B(N_597),
	.C(OPB_ADDR_2),
	.D(N_1529),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_1249),
	.B(N_596),
	.C(OPB_ADDR_2),
	.D(N_1528),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_1249),
	.B(N_595),
	.C(OPB_ADDR_2),
	.D(N_1527),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_1249),
	.B(N_594),
	.C(OPB_ADDR_2),
	.D(N_1526),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_1249),
	.B(N_593),
	.C(OPB_ADDR_2),
	.D(N_1525),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_1249),
	.B(N_592),
	.C(OPB_ADDR_2),
	.D(N_1524),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_1249),
	.B(N_591),
	.C(OPB_ADDR_2),
	.D(N_1523),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_756),
	.B(OPB_ADDR_2),
	.C(N_598),
	.D(N_1249),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_1249),
	.B(N_567),
	.C(OPB_ADDR_2),
	.D(N_533),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hCEC4;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG4 state18 (
	.A(sync_cntr11),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(state18_Z)
);
defparam state18.INIT=16'h4000;
// @24:289
  CFG4 \pulse_200us_cntr_3[9]  (
	.A(un6_pulse_200us_cntr_1_cry_9_S_5),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[8]  (
	.A(un6_pulse_200us_cntr_1_cry_8_S_5),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[7]  (
	.A(un6_pulse_200us_cntr_1_cry_7_S_5),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=16'h2AAA;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_Z[0]),
	.B(state_s0_0_a3_3),
	.C(sync_cntr_Z[1]),
	.D(sync_cntr_Z[0]),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h3230;
// @24:289
  CFG4 \pulse_200us_cntr_3[12]  (
	.A(un6_pulse_200us_cntr_1_cry_12_S_5),
	.B(pulse_200us_cntr15_11_Z),
	.C(pulse_200us_cntr15_10_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[3]  (
	.A(un6_pulse_200us_cntr_1_cry_3_S_5),
	.B(pulse_200us_cntr15_10_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_11_Z),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=16'h2AAA;
// @24:289
  CFG4 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_10_Z),
	.B(pulse_200us_cntr_Z[0]),
	.C(pulse_200us_cntr15_11_Z),
	.D(pulse_200us_cntr15_9_Z),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=16'h1333;
// @25:944
  CFG4 act_test_duration15_3_RNIJCSGH (
	.A(act_test_duration15_4_Z),
	.B(state_s0_0_a3_3),
	.C(act_test_duration15_8_Z),
	.D(act_test_duration15_3_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_3_RNIJCSGH.INIT=16'hECCC;
// @24:325
  CFG3 pwm_override_o (
	.A(state_5[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override_0),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2_0)
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_1249),
	.B(N_590),
	.C(OPB_ADDR_2),
	.D(N_556),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_1249),
	.B(N_588),
	.C(OPB_ADDR_2),
	.D(N_554),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_1249),
	.B(N_584),
	.C(OPB_ADDR_2),
	.D(N_550),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_1249),
	.B(N_583),
	.C(OPB_ADDR_2),
	.D(N_549),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_1249),
	.B(N_582),
	.C(OPB_ADDR_2),
	.D(N_548),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_1249),
	.B(N_581),
	.C(OPB_ADDR_2),
	.D(N_547),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_1249),
	.B(N_580),
	.C(OPB_ADDR_2),
	.D(N_546),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_1249),
	.B(N_589),
	.C(OPB_ADDR_2),
	.D(N_555),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_1249),
	.B(N_586),
	.C(OPB_ADDR_2),
	.D(N_552),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_1249),
	.B(N_585),
	.C(OPB_ADDR_2),
	.D(N_551),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_1249),
	.B(N_587),
	.C(OPB_ADDR_2),
	.D(N_553),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_1249),
	.B(N_579),
	.C(OPB_ADDR_2),
	.D(N_545),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_1249),
	.B(N_578),
	.C(OPB_ADDR_2),
	.D(N_544),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_1249),
	.B(N_577),
	.C(OPB_ADDR_2),
	.D(N_543),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_1249),
	.B(N_576),
	.C(OPB_ADDR_2),
	.D(N_542),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_1249),
	.B(N_575),
	.C(OPB_ADDR_2),
	.D(N_541),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_762),
	.B(OPB_ADDR_2),
	.C(N_568),
	.D(N_1249),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param016_0_a2_0_a2_0 (
	.A(OPB_ADDR_17),
	.B(N_73),
	.C(GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0),
	.D(N_971),
	.Y(N_1021)
);
defparam mot_pwm_param016_0_a2_0_a2_0.INIT=16'h8000;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param017_0_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param016_0_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2_0_a2.INIT=16'h0020;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2_0_a2.INIT=16'h0040;
// @24:107
  CFG4 pwm_config12_0_a2_1_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2_1_a2.INIT=16'h0010;
// @24:142
  CFG4 pwm_control9_0_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(pwm_control9_0_a2_0_a2_Z)
);
defparam pwm_control9_0_a2_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param015_0_a2_0_a2 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_2),
	.C(N_1021),
	.D(OPB_ADDR_0),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_5 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_6 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.state_0(state_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz),
	.sync_cntr_0_sqmuxa_i(sync_cntr_0_sqmuxa_i),
	.sync_cntr11(sync_cntr11),
	.act_test_duration15_4(act_test_duration15_4_Z),
	.act_test_duration15_5(act_test_duration15_5_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_1 */

module CLOCK_DIV_11_6 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_13;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_13 ;
wire GND ;
wire un1_cntrlto15_9_Z ;
wire un5_cntr_cry_4_S_13 ;
wire un5_cntr_cry_3_S_13 ;
wire un5_cntr_cry_2_S_13 ;
wire un5_cntr_cry_1_S_13 ;
wire N_17_9 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_13 ;
wire un5_cntr_cry_14_S_13 ;
wire un5_cntr_cry_13_S_13 ;
wire un5_cntr_cry_12_S_13 ;
wire un5_cntr_cry_11_S_13 ;
wire un5_cntr_cry_10_S_13 ;
wire un5_cntr_cry_9_S_13 ;
wire un5_cntr_cry_8_S_13 ;
wire un5_cntr_cry_7_S_13 ;
wire un5_cntr_cry_6_S_13 ;
wire un5_cntr_s_1_4428_FCO ;
wire un5_cntr_s_1_4428_S ;
wire un5_cntr_s_1_4428_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_13 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_13 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_13 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_13 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_13 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_13 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_13 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_13 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_13 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_13 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_13 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_13 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_13 ;
wire un5_cntr_s_15_FCO_13 ;
wire un5_cntr_s_15_Y_13 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_13 ;
wire un1_cntrlto15_9_0 ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_13[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_13[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4428 (
	.FCO(un5_cntr_s_1_4428_FCO),
	.S(un5_cntr_s_1_4428_S),
	.Y(un5_cntr_s_1_4428_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4428.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_13),
	.Y(un5_cntr_cry_1_Y_13),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4428_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_13),
	.Y(un5_cntr_cry_2_Y_13),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_13),
	.Y(un5_cntr_cry_3_Y_13),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_13),
	.Y(un5_cntr_cry_4_Y_13),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_13),
	.Y(un5_cntr_cry_5_Y_13),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_13),
	.Y(un5_cntr_cry_6_Y_13),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_13),
	.Y(un5_cntr_cry_7_Y_13),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_13),
	.Y(un5_cntr_cry_8_Y_13),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_13),
	.Y(un5_cntr_cry_9_Y_13),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_13),
	.Y(un5_cntr_cry_10_Y_13),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_13),
	.Y(un5_cntr_cry_11_Y_13),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_13),
	.Y(un5_cntr_cry_12_Y_13),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_13),
	.Y(un5_cntr_cry_13_Y_13),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_13),
	.S(un5_cntr_s_15_S_13),
	.Y(un5_cntr_s_15_Y_13),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_13),
	.Y(un5_cntr_cry_14_Y_13),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_0),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_0)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_0),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIKR217 (
	.Y(clk_25MHz),
	.A(N_17_9)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_6 */

module CMN_DEADBAND_5 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [1:0] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_1;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2360_3 ;
wire N_2340 ;
wire N_2349 ;
wire N_2345 ;
wire N_2373 ;
wire N_2374 ;
wire N_2346 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2360_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2340)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2349)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2345)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2345),
	.Y(N_2360_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2340),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2373)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2340),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2374)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2345),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2346)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2373),
	.Y(DB_STATE_ns_i_i_a3_1[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2374),
	.Y(DB_STATE_ns_i_i_a3_1[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2349),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2345),
	.D(N_2340),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2349),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2360_3),
	.D(N_2346),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2373),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2374),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5 */

module CMN_DEADBAND_5_3 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [5:4] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_0;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2395_3 ;
wire N_2375 ;
wire N_2384 ;
wire N_2380 ;
wire N_2408 ;
wire N_2409 ;
wire N_2381 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2395_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2375)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2384)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2380)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2380),
	.Y(N_2395_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2375),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2408)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2375),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2409)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2380),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2381)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2408),
	.Y(DB_STATE_ns_i_i_a3_0[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2409),
	.Y(DB_STATE_ns_i_i_a3_0[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2384),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2380),
	.D(N_2375),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2384),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2395_3),
	.D(N_2381),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2408),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2409),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_3 */

module CMN_DEADBAND_5_4 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [3:2] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_Z;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2430_3 ;
wire N_2410 ;
wire N_2419 ;
wire N_2415 ;
wire N_2443 ;
wire N_2444 ;
wire N_2416 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @40:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2430_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2410)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2419)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2[1]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2415)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[1] .INIT=16'hECAE;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2415),
	.Y(N_2430_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0200;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2410),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2443)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @40:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2410),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2444)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @40:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2415),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2416)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hD;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2443),
	.Y(DB_STATE_ns_i_i_a3_Z[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @40:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2444),
	.Y(DB_STATE_ns_i_i_a3_Z[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2419),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2415),
	.D(N_2410),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h1404;
// @40:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2419),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2430_3),
	.D(N_2416),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
// @40:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2443),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @40:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2444),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_4 */

module PH_PWM_625_0_80_3_3_7 (
  state_0,
  sync_cntr,
  PWM_counter,
  sync_cntr_0_sqmuxa,
  un21_clk_en_1_RNIBGSC01_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input sync_cntr_0_sqmuxa ;
output un21_clk_en_1_RNIBGSC01_Y ;
input clk_25MHz ;
wire state_0 ;
wire sync_cntr_0_sqmuxa ;
wire un21_clk_en_1_RNIBGSC01_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNI8S9JH2_Y;
wire [1:1] PWM_counter_RNI69NP24_Y;
wire [2:2] PWM_counter_RNI5N40K5_Y;
wire [3:3] PWM_counter_RNI56I657_Y;
wire [4:4] PWM_counter_RNI6MVCM8_Y;
wire [5:5] PWM_counter_RNI87DJ7A_Y;
wire [6:6] PWM_counter_RNIBPQPOB_Y;
wire [8:8] PWM_counter_RNO_FCO_6;
wire [8:8] PWM_counter_RNO_Y_6;
wire [7:7] PWM_counter_RNIFC80AD_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_80 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNID814E_S ;
wire un21_clk_en_1_RNID814E_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIBGSC01_S ;
wire un31_clk_en_5 ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_80),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  ARI1 \PWM_PROC.un21_clk_en_1_RNID814E  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNID814E_S),
	.Y(un21_clk_en_1_RNID814E_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(un21_clk_en_1_RNIBGSC01_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNID814E .INIT=20'h41300;
// @42:236
  ARI1 \PWM_PROC.un21_clk_en_1_RNIBGSC01  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIBGSC01_S),
	.Y(un21_clk_en_1_RNIBGSC01_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIBGSC01 .INIT=20'h5CCAA;
// @42:236
  ARI1 \PWM_counter_RNI8S9JH2[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNI8S9JH2_Y[0]),
	.B(PWM_counter[0]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNI8S9JH2[0] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI69NP24[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNI69NP24_Y[1]),
	.B(PWM_counter[1]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNI69NP24[1] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI5N40K5[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI5N40K5_Y[2]),
	.B(PWM_counter[2]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI5N40K5[2] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI56I657[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNI56I657_Y[3]),
	.B(PWM_counter[3]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNI56I657[3] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI6MVCM8[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI6MVCM8_Y[4]),
	.B(PWM_counter[4]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI6MVCM8[4] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNI87DJ7A[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNI87DJ7A_Y[5]),
	.B(PWM_counter[5]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNI87DJ7A[5] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNIBPQPOB[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIBPQPOB_Y[6]),
	.B(PWM_counter[6]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIBPQPOB[6] .INIT=20'h57788;
// @42:236
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_6[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_6[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un21_clk_en_1_RNIBGSC01_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @42:236
  ARI1 \PWM_counter_RNIFC80AD[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIFC80AD_Y[7]),
	.B(PWM_counter[7]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIFC80AD[7] .INIT=20'h57788;
  CFG4 down_RNILNALD (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNILNALD.INIT=16'h8F00;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter[7]),
	.B(PWM_counter[6]),
	.C(PWM_counter[4]),
	.D(PWM_counter[3]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0001;
// @38:128
  CFG3 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[1]),
	.B(PWM_counter[8]),
	.C(PWM_counter[2]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=8'h01;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 down_RNO (
	.A(un21_clk_en_1_RNIBGSC01_Y),
	.B(PWM_counter[8]),
	.Y(N_80)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(PWM_counter[5]),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h2000;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_3_7 */

module SIMPLE_PH_PWM_7 (
  pwm_config_0_0,
  mot_pwm_raw_i,
  mot_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
input pwm_config_0_0 ;
output [2:0] mot_pwm_raw_i ;
output [2:0] mot_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [15:0] counter1_Z;
wire [15:0] counter1_s;
wire [15:0] counter3_Z;
wire [15:0] counter2_Z;
wire [0:0] pwm_out_5_Z;
wire [14:0] counter1_cry;
wire [0:0] counter1_RNIO8IU41_Y;
wire [1:1] counter1_RNIJ2RQB1_Y;
wire [2:2] counter1_RNIFT3NI1_Y;
wire [3:3] counter1_RNICPCJP1_Y;
wire [4:4] counter1_RNIAMLF02_Y;
wire [5:5] counter1_RNI9KUB72_Y;
wire [6:6] counter1_RNI9J78E2_Y;
wire [7:7] counter1_RNIAJG4L2_Y;
wire [8:8] counter1_RNICKP0S2_Y;
wire [9:9] counter1_RNIFM2T23_Y;
wire [10:10] counter1_RNIQQ39B3_Y;
wire [11:11] counter1_RNI605LJ3_Y;
wire [12:12] counter1_RNIJ661S3_Y;
wire [13:13] counter1_RNI1E7D44_Y;
wire [15:15] counter1_RNO_FCO_0;
wire [15:15] counter1_RNO_Y_0;
wire [14:14] counter1_RNIGM8PC4_Y;
wire [14:14] un1_enable_1_i_0_Z;
wire [14:14] un1_enable_i_0_Z;
wire VCC ;
wire GND ;
wire un1_counter3_cry_6_S ;
wire un1_counter3_cry_5_S ;
wire un1_counter3_cry_4_S ;
wire un1_counter3_cry_3_S ;
wire un1_counter3_cry_2_S ;
wire un1_counter3_cry_1_S ;
wire un1_counter3_cry_0_Y_0 ;
wire direction1_Z ;
wire N_25_i_i ;
wire direction2_Z ;
wire un1_direction2_0_sqmuxa_i ;
wire direction3_Z ;
wire un1_direction3_0_sqmuxa_i ;
wire un1_counter2_cry_5_S ;
wire un1_counter2_cry_4_S ;
wire un1_counter2_cry_3_S ;
wire un1_counter2_cry_2_S ;
wire un1_counter2_cry_1_S ;
wire un1_counter2_cry_0_Y_0 ;
wire un1_counter3_s_15_S_0 ;
wire un1_counter3_cry_14_S ;
wire un1_counter3_cry_13_S ;
wire un1_counter3_cry_12_S ;
wire un1_counter3_cry_11_S ;
wire un1_counter3_cry_10_S ;
wire un1_counter3_cry_9_S ;
wire un1_counter3_cry_8_S ;
wire un1_counter3_cry_7_S ;
wire un1_counter2_s_15_S_0 ;
wire un1_counter2_cry_14_S ;
wire un1_counter2_cry_13_S ;
wire un1_counter2_cry_12_S ;
wire un1_counter2_cry_11_S ;
wire un1_counter2_cry_10_S ;
wire un1_counter2_cry_9_S ;
wire un1_counter2_cry_8_S ;
wire un1_counter2_cry_7_S ;
wire un1_counter2_cry_6_S ;
wire N_922 ;
wire N_921 ;
wire counter1_cry_cy ;
wire un7_enablelto15_i_a2_RNIUF92U_S ;
wire un7_enablelto15_i_a2_RNIUF92U_Y ;
wire N_34 ;
wire un1_N_6 ;
wire un1_N_8 ;
wire un1_m8_i_0 ;
wire un1_counter3_cry_0_Z ;
wire un1_counter3_cry_0_S_0 ;
wire un1_counter3_cry_1_Z ;
wire un1_counter3_cry_1_Y ;
wire un1_counter3_cry_2_Z ;
wire un1_counter3_cry_2_Y ;
wire un1_counter3_cry_3_Z ;
wire un1_counter3_cry_3_Y ;
wire un1_counter3_cry_4_Z ;
wire un1_counter3_cry_4_Y ;
wire un1_counter3_cry_5_Z ;
wire un1_counter3_cry_5_Y ;
wire un1_counter3_cry_6_Z ;
wire un1_counter3_cry_6_Y ;
wire un1_counter3_cry_7_Z ;
wire un1_counter3_cry_7_Y ;
wire un1_counter3_cry_8_Z ;
wire un1_counter3_cry_8_Y ;
wire un1_counter3_cry_9_Z ;
wire un1_counter3_cry_9_Y ;
wire un1_counter3_cry_10_Z ;
wire un1_counter3_cry_10_Y ;
wire un1_counter3_cry_11_Z ;
wire un1_counter3_cry_11_Y ;
wire un1_counter3_cry_12_Z ;
wire un1_counter3_cry_12_Y ;
wire un1_counter3_cry_13_Z ;
wire un1_counter3_cry_13_Y ;
wire un1_counter3_s_15_FCO_0 ;
wire un1_counter3_s_15_Y_0 ;
wire un1_counter3_cry_14_Z ;
wire un1_counter3_cry_14_Y ;
wire un1_counter2_cry_0_Z ;
wire un1_counter2_cry_0_S_0 ;
wire un1_counter2_cry_1_Z ;
wire un1_counter2_cry_1_Y ;
wire un1_counter2_cry_2_Z ;
wire un1_counter2_cry_2_Y ;
wire un1_counter2_cry_3_Z ;
wire un1_counter2_cry_3_Y ;
wire un1_counter2_cry_4_Z ;
wire un1_counter2_cry_4_Y ;
wire un1_counter2_cry_5_Z ;
wire un1_counter2_cry_5_Y ;
wire un1_counter2_cry_6_Z ;
wire un1_counter2_cry_6_Y ;
wire un1_counter2_cry_7_Z ;
wire un1_counter2_cry_7_Y ;
wire un1_counter2_cry_8_Z ;
wire un1_counter2_cry_8_Y ;
wire un1_counter2_cry_9_Z ;
wire un1_counter2_cry_9_Y ;
wire un1_counter2_cry_10_Z ;
wire un1_counter2_cry_10_Y ;
wire un1_counter2_cry_11_Z ;
wire un1_counter2_cry_11_Y ;
wire un1_counter2_cry_12_Z ;
wire un1_counter2_cry_12_Y ;
wire un1_counter2_cry_13_Z ;
wire un1_counter2_cry_13_Y ;
wire un1_counter2_s_15_FCO_0 ;
wire un1_counter2_s_15_Y_0 ;
wire un1_counter2_cry_14_Z ;
wire un1_counter2_cry_14_Y ;
wire un1_m8_i_o5_1 ;
wire un1_N_5 ;
wire un1_direction2_0_sqmuxa_0_0_o2_2_1_Z ;
wire un1_direction3_0_sqmuxa_0_0_o2_2_1_Z ;
wire un1_direction2_0_sqmuxa_0_0_a2_0_11_Z ;
wire un1_direction2_0_sqmuxa_0_0_a2_0_10_Z ;
wire un1_direction2_0_sqmuxa_0_0_a2_0_9_Z ;
wire un1_direction2_0_sqmuxa_0_0_a2_0_8_Z ;
wire un1_direction3_0_sqmuxa_0_0_a2_0_11_Z ;
wire un1_direction3_0_sqmuxa_0_0_a2_0_10_Z ;
wire un1_direction3_0_sqmuxa_0_0_a2_0_9_Z ;
wire un1_direction3_0_sqmuxa_0_0_a2_0_8_Z ;
wire un7_enablelto15_i_a2_9_Z ;
wire un7_enablelto15_i_a2_8_Z ;
wire un7_enablelto15_i_a2_7_Z ;
wire un7_enablelto15_i_a2_6 ;
wire N_4596 ;
wire N_4600 ;
wire N_918 ;
wire N_920 ;
wire N_4604 ;
wire N_588 ;
wire N_4607 ;
wire N_4608 ;
wire N_4612 ;
wire N_4613 ;
  CFG1 \pwm_out_RNIGPU34[1]  (
	.A(mot_pwm_raw[1]),
	.Y(mot_pwm_raw_i[1])
);
defparam \pwm_out_RNIGPU34[1] .INIT=2'h1;
  CFG1 \pwm_out_RNIHQU34[2]  (
	.A(mot_pwm_raw[2]),
	.Y(mot_pwm_raw_i[2])
);
defparam \pwm_out_RNIHQU34[2] .INIT=2'h1;
  CFG1 \pwm_out_RNIFOU34[0]  (
	.A(mot_pwm_raw[0]),
	.Y(mot_pwm_raw_i[0])
);
defparam \pwm_out_RNIFOU34[0] .INIT=2'h1;
// @39:33
  SLE \counter1[15]  (
	.Q(counter1_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[15]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[14]  (
	.Q(counter1_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[14]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[13]  (
	.Q(counter1_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[13]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[12]  (
	.Q(counter1_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[12]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[11]  (
	.Q(counter1_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[11]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[10]  (
	.Q(counter1_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[10]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[9]  (
	.Q(counter1_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[9]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[8]  (
	.Q(counter1_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[8]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[7]  (
	.Q(counter1_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[7]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[6]  (
	.Q(counter1_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[6]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[5]  (
	.Q(counter1_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[5]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[4]  (
	.Q(counter1_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[4]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[3]  (
	.Q(counter1_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[3]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[2]  (
	.Q(counter1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[2]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[1]  (
	.Q(counter1_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[1]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE \counter1[0]  (
	.Q(counter1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(counter1_s[0]),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[6]  (
	.Q(counter3_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[5]  (
	.Q(counter3_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[4]  (
	.Q(counter3_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[3]  (
	.Q(counter3_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[2]  (
	.Q(counter3_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[1]  (
	.Q(counter3_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[0]  (
	.Q(counter3_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:33
  SLE direction1 (
	.Q(direction1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_25_i_i),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE direction2 (
	.Q(direction2_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_direction2_0_sqmuxa_i),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE direction3 (
	.Q(direction3_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_direction3_0_sqmuxa_i),
	.EN(pwm_config_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[5]  (
	.Q(counter2_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[4]  (
	.Q(counter2_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[3]  (
	.Q(counter2_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[2]  (
	.Q(counter2_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[1]  (
	.Q(counter2_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[0]  (
	.Q(counter2_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[15]  (
	.Q(counter3_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[14]  (
	.Q(counter3_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[13]  (
	.Q(counter3_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[12]  (
	.Q(counter3_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[11]  (
	.Q(counter3_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[10]  (
	.Q(counter3_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[9]  (
	.Q(counter3_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[8]  (
	.Q(counter3_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:87
  SLE \counter3[7]  (
	.Q(counter3_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter3_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[15]  (
	.Q(counter2_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[14]  (
	.Q(counter2_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[13]  (
	.Q(counter2_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[12]  (
	.Q(counter2_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[11]  (
	.Q(counter2_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[10]  (
	.Q(counter2_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[9]  (
	.Q(counter2_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[8]  (
	.Q(counter2_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[7]  (
	.Q(counter2_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:60
  SLE \counter2[6]  (
	.Q(counter2_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_counter2_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[2]  (
	.Q(mot_pwm_raw[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_922),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[1]  (
	.Q(mot_pwm_raw[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_921),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:114
  SLE \pwm_out[0]  (
	.Q(mot_pwm_raw[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pwm_out_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:38
  ARI1 un7_enablelto15_i_a2_RNIUF92U (
	.FCO(counter1_cry_cy),
	.S(un7_enablelto15_i_a2_RNIUF92U_S),
	.Y(un7_enablelto15_i_a2_RNIUF92U_Y),
	.B(N_34),
	.C(un1_N_6),
	.D(un1_N_8),
	.A(un1_m8_i_0),
	.FCI(VCC)
);
defparam un7_enablelto15_i_a2_RNIUF92U.INIT=20'h4AAAB;
// @39:38
  ARI1 \counter1_RNIO8IU41[0]  (
	.FCO(counter1_cry[0]),
	.S(counter1_s[0]),
	.Y(counter1_RNIO8IU41_Y[0]),
	.B(counter1_Z[0]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry_cy)
);
defparam \counter1_RNIO8IU41[0] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIJ2RQB1[1]  (
	.FCO(counter1_cry[1]),
	.S(counter1_s[1]),
	.Y(counter1_RNIJ2RQB1_Y[1]),
	.B(counter1_Z[1]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[0])
);
defparam \counter1_RNIJ2RQB1[1] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIFT3NI1[2]  (
	.FCO(counter1_cry[2]),
	.S(counter1_s[2]),
	.Y(counter1_RNIFT3NI1_Y[2]),
	.B(counter1_Z[2]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[1])
);
defparam \counter1_RNIFT3NI1[2] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNICPCJP1[3]  (
	.FCO(counter1_cry[3]),
	.S(counter1_s[3]),
	.Y(counter1_RNICPCJP1_Y[3]),
	.B(counter1_Z[3]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[2])
);
defparam \counter1_RNICPCJP1[3] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIAMLF02[4]  (
	.FCO(counter1_cry[4]),
	.S(counter1_s[4]),
	.Y(counter1_RNIAMLF02_Y[4]),
	.B(counter1_Z[4]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[3])
);
defparam \counter1_RNIAMLF02[4] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI9KUB72[5]  (
	.FCO(counter1_cry[5]),
	.S(counter1_s[5]),
	.Y(counter1_RNI9KUB72_Y[5]),
	.B(counter1_Z[5]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[4])
);
defparam \counter1_RNI9KUB72[5] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI9J78E2[6]  (
	.FCO(counter1_cry[6]),
	.S(counter1_s[6]),
	.Y(counter1_RNI9J78E2_Y[6]),
	.B(counter1_Z[6]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[5])
);
defparam \counter1_RNI9J78E2[6] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIAJG4L2[7]  (
	.FCO(counter1_cry[7]),
	.S(counter1_s[7]),
	.Y(counter1_RNIAJG4L2_Y[7]),
	.B(counter1_Z[7]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[6])
);
defparam \counter1_RNIAJG4L2[7] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNICKP0S2[8]  (
	.FCO(counter1_cry[8]),
	.S(counter1_s[8]),
	.Y(counter1_RNICKP0S2_Y[8]),
	.B(counter1_Z[8]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[7])
);
defparam \counter1_RNICKP0S2[8] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIFM2T23[9]  (
	.FCO(counter1_cry[9]),
	.S(counter1_s[9]),
	.Y(counter1_RNIFM2T23_Y[9]),
	.B(counter1_Z[9]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[8])
);
defparam \counter1_RNIFM2T23[9] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIQQ39B3[10]  (
	.FCO(counter1_cry[10]),
	.S(counter1_s[10]),
	.Y(counter1_RNIQQ39B3_Y[10]),
	.B(counter1_Z[10]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[9])
);
defparam \counter1_RNIQQ39B3[10] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI605LJ3[11]  (
	.FCO(counter1_cry[11]),
	.S(counter1_s[11]),
	.Y(counter1_RNI605LJ3_Y[11]),
	.B(counter1_Z[11]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[10])
);
defparam \counter1_RNI605LJ3[11] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNIJ661S3[12]  (
	.FCO(counter1_cry[12]),
	.S(counter1_s[12]),
	.Y(counter1_RNIJ661S3_Y[12]),
	.B(counter1_Z[12]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[11])
);
defparam \counter1_RNIJ661S3[12] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNI1E7D44[13]  (
	.FCO(counter1_cry[13]),
	.S(counter1_s[13]),
	.Y(counter1_RNI1E7D44_Y[13]),
	.B(counter1_Z[13]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[12])
);
defparam \counter1_RNI1E7D44[13] .INIT=20'h555AA;
// @39:38
  ARI1 \counter1_RNO[15]  (
	.FCO(counter1_RNO_FCO_0[15]),
	.S(counter1_s[15]),
	.Y(counter1_RNO_Y_0[15]),
	.B(N_25_i_i),
	.C(counter1_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(counter1_cry[14])
);
defparam \counter1_RNO[15] .INIT=20'h46600;
// @39:38
  ARI1 \counter1_RNIGM8PC4[14]  (
	.FCO(counter1_cry[14]),
	.S(counter1_s[14]),
	.Y(counter1_RNIGM8PC4_Y[14]),
	.B(counter1_Z[14]),
	.C(GND),
	.D(GND),
	.A(N_25_i_i),
	.FCI(counter1_cry[13])
);
defparam \counter1_RNIGM8PC4[14] .INIT=20'h555AA;
// @39:91
  ARI1 un1_counter3_cry_0 (
	.FCO(un1_counter3_cry_0_Z),
	.S(un1_counter3_cry_0_S_0),
	.Y(un1_counter3_cry_0_Y_0),
	.B(pwm_config_0_0),
	.C(GND),
	.D(GND),
	.A(counter3_Z[0]),
	.FCI(GND)
);
defparam un1_counter3_cry_0.INIT=20'h555AA;
// @39:91
  ARI1 un1_counter3_cry_1 (
	.FCO(un1_counter3_cry_1_Z),
	.S(un1_counter3_cry_1_S),
	.Y(un1_counter3_cry_1_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[1]),
	.FCI(un1_counter3_cry_0_Z)
);
defparam un1_counter3_cry_1.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_2 (
	.FCO(un1_counter3_cry_2_Z),
	.S(un1_counter3_cry_2_S),
	.Y(un1_counter3_cry_2_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[2]),
	.FCI(un1_counter3_cry_1_Z)
);
defparam un1_counter3_cry_2.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_3 (
	.FCO(un1_counter3_cry_3_Z),
	.S(un1_counter3_cry_3_S),
	.Y(un1_counter3_cry_3_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[3]),
	.FCI(un1_counter3_cry_2_Z)
);
defparam un1_counter3_cry_3.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_4 (
	.FCO(un1_counter3_cry_4_Z),
	.S(un1_counter3_cry_4_S),
	.Y(un1_counter3_cry_4_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[4]),
	.FCI(un1_counter3_cry_3_Z)
);
defparam un1_counter3_cry_4.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_5 (
	.FCO(un1_counter3_cry_5_Z),
	.S(un1_counter3_cry_5_S),
	.Y(un1_counter3_cry_5_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[5]),
	.FCI(un1_counter3_cry_4_Z)
);
defparam un1_counter3_cry_5.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_6 (
	.FCO(un1_counter3_cry_6_Z),
	.S(un1_counter3_cry_6_S),
	.Y(un1_counter3_cry_6_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[6]),
	.FCI(un1_counter3_cry_5_Z)
);
defparam un1_counter3_cry_6.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_7 (
	.FCO(un1_counter3_cry_7_Z),
	.S(un1_counter3_cry_7_S),
	.Y(un1_counter3_cry_7_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[7]),
	.FCI(un1_counter3_cry_6_Z)
);
defparam un1_counter3_cry_7.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_8 (
	.FCO(un1_counter3_cry_8_Z),
	.S(un1_counter3_cry_8_S),
	.Y(un1_counter3_cry_8_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[8]),
	.FCI(un1_counter3_cry_7_Z)
);
defparam un1_counter3_cry_8.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_9 (
	.FCO(un1_counter3_cry_9_Z),
	.S(un1_counter3_cry_9_S),
	.Y(un1_counter3_cry_9_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[9]),
	.FCI(un1_counter3_cry_8_Z)
);
defparam un1_counter3_cry_9.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_10 (
	.FCO(un1_counter3_cry_10_Z),
	.S(un1_counter3_cry_10_S),
	.Y(un1_counter3_cry_10_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[10]),
	.FCI(un1_counter3_cry_9_Z)
);
defparam un1_counter3_cry_10.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_11 (
	.FCO(un1_counter3_cry_11_Z),
	.S(un1_counter3_cry_11_S),
	.Y(un1_counter3_cry_11_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[11]),
	.FCI(un1_counter3_cry_10_Z)
);
defparam un1_counter3_cry_11.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_12 (
	.FCO(un1_counter3_cry_12_Z),
	.S(un1_counter3_cry_12_S),
	.Y(un1_counter3_cry_12_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[12]),
	.FCI(un1_counter3_cry_11_Z)
);
defparam un1_counter3_cry_12.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_cry_13 (
	.FCO(un1_counter3_cry_13_Z),
	.S(un1_counter3_cry_13_S),
	.Y(un1_counter3_cry_13_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[13]),
	.FCI(un1_counter3_cry_12_Z)
);
defparam un1_counter3_cry_13.INIT=20'h5AA55;
// @39:91
  ARI1 un1_counter3_s_15 (
	.FCO(un1_counter3_s_15_FCO_0),
	.S(un1_counter3_s_15_S_0),
	.Y(un1_counter3_s_15_Y_0),
	.B(un1_enable_1_i_0_Z[14]),
	.C(counter3_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter3_cry_14_Z)
);
defparam un1_counter3_s_15.INIT=20'h49900;
// @39:91
  ARI1 un1_counter3_cry_14 (
	.FCO(un1_counter3_cry_14_Z),
	.S(un1_counter3_cry_14_S),
	.Y(un1_counter3_cry_14_Y),
	.B(un1_enable_1_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter3_Z[14]),
	.FCI(un1_counter3_cry_13_Z)
);
defparam un1_counter3_cry_14.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_0 (
	.FCO(un1_counter2_cry_0_Z),
	.S(un1_counter2_cry_0_S_0),
	.Y(un1_counter2_cry_0_Y_0),
	.B(pwm_config_0_0),
	.C(GND),
	.D(GND),
	.A(counter2_Z[0]),
	.FCI(GND)
);
defparam un1_counter2_cry_0.INIT=20'h555AA;
// @39:64
  ARI1 un1_counter2_cry_1 (
	.FCO(un1_counter2_cry_1_Z),
	.S(un1_counter2_cry_1_S),
	.Y(un1_counter2_cry_1_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[1]),
	.FCI(un1_counter2_cry_0_Z)
);
defparam un1_counter2_cry_1.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_2 (
	.FCO(un1_counter2_cry_2_Z),
	.S(un1_counter2_cry_2_S),
	.Y(un1_counter2_cry_2_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[2]),
	.FCI(un1_counter2_cry_1_Z)
);
defparam un1_counter2_cry_2.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_3 (
	.FCO(un1_counter2_cry_3_Z),
	.S(un1_counter2_cry_3_S),
	.Y(un1_counter2_cry_3_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[3]),
	.FCI(un1_counter2_cry_2_Z)
);
defparam un1_counter2_cry_3.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_4 (
	.FCO(un1_counter2_cry_4_Z),
	.S(un1_counter2_cry_4_S),
	.Y(un1_counter2_cry_4_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[4]),
	.FCI(un1_counter2_cry_3_Z)
);
defparam un1_counter2_cry_4.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_5 (
	.FCO(un1_counter2_cry_5_Z),
	.S(un1_counter2_cry_5_S),
	.Y(un1_counter2_cry_5_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[5]),
	.FCI(un1_counter2_cry_4_Z)
);
defparam un1_counter2_cry_5.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_6 (
	.FCO(un1_counter2_cry_6_Z),
	.S(un1_counter2_cry_6_S),
	.Y(un1_counter2_cry_6_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[6]),
	.FCI(un1_counter2_cry_5_Z)
);
defparam un1_counter2_cry_6.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_7 (
	.FCO(un1_counter2_cry_7_Z),
	.S(un1_counter2_cry_7_S),
	.Y(un1_counter2_cry_7_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[7]),
	.FCI(un1_counter2_cry_6_Z)
);
defparam un1_counter2_cry_7.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_8 (
	.FCO(un1_counter2_cry_8_Z),
	.S(un1_counter2_cry_8_S),
	.Y(un1_counter2_cry_8_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[8]),
	.FCI(un1_counter2_cry_7_Z)
);
defparam un1_counter2_cry_8.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_9 (
	.FCO(un1_counter2_cry_9_Z),
	.S(un1_counter2_cry_9_S),
	.Y(un1_counter2_cry_9_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[9]),
	.FCI(un1_counter2_cry_8_Z)
);
defparam un1_counter2_cry_9.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_10 (
	.FCO(un1_counter2_cry_10_Z),
	.S(un1_counter2_cry_10_S),
	.Y(un1_counter2_cry_10_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[10]),
	.FCI(un1_counter2_cry_9_Z)
);
defparam un1_counter2_cry_10.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_11 (
	.FCO(un1_counter2_cry_11_Z),
	.S(un1_counter2_cry_11_S),
	.Y(un1_counter2_cry_11_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[11]),
	.FCI(un1_counter2_cry_10_Z)
);
defparam un1_counter2_cry_11.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_12 (
	.FCO(un1_counter2_cry_12_Z),
	.S(un1_counter2_cry_12_S),
	.Y(un1_counter2_cry_12_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[12]),
	.FCI(un1_counter2_cry_11_Z)
);
defparam un1_counter2_cry_12.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_cry_13 (
	.FCO(un1_counter2_cry_13_Z),
	.S(un1_counter2_cry_13_S),
	.Y(un1_counter2_cry_13_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[13]),
	.FCI(un1_counter2_cry_12_Z)
);
defparam un1_counter2_cry_13.INIT=20'h5AA55;
// @39:64
  ARI1 un1_counter2_s_15 (
	.FCO(un1_counter2_s_15_FCO_0),
	.S(un1_counter2_s_15_S_0),
	.Y(un1_counter2_s_15_Y_0),
	.B(un1_enable_i_0_Z[14]),
	.C(counter2_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(un1_counter2_cry_14_Z)
);
defparam un1_counter2_s_15.INIT=20'h49900;
// @39:64
  ARI1 un1_counter2_cry_14 (
	.FCO(un1_counter2_cry_14_Z),
	.S(un1_counter2_cry_14_S),
	.Y(un1_counter2_cry_14_Y),
	.B(un1_enable_i_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(counter2_Z[14]),
	.FCI(un1_counter2_cry_13_Z)
);
defparam un1_counter2_cry_14.INIT=20'h5AA55;
// @39:38
  CFG4 \counter1_RNIMGFI5[5]  (
	.A(counter1_Z[5]),
	.B(un1_m8_i_o5_1),
	.C(counter1_Z[8]),
	.D(counter1_Z[7]),
	.Y(un1_N_5)
);
defparam \counter1_RNIMGFI5[5] .INIT=16'hFFF2;
// @39:38
  CFG4 \counter1_RNI3IV53[2]  (
	.A(counter1_Z[6]),
	.B(counter1_Z[4]),
	.C(counter1_Z[3]),
	.D(counter1_Z[2]),
	.Y(un1_m8_i_o5_1)
);
defparam \counter1_RNI3IV53[2] .INIT=16'h7FFF;
// @39:38
  CFG4 un1_direction1_0_sqmuxa_0_i (
	.A(un1_N_8),
	.B(un1_m8_i_0),
	.C(un1_N_6),
	.D(N_34),
	.Y(N_25_i_i)
);
defparam un1_direction1_0_sqmuxa_0_i.INIT=16'h00FE;
// @39:65
  CFG2 un1_direction2_0_sqmuxa_0_0_o2_2_1 (
	.A(counter2_Z[2]),
	.B(counter2_Z[5]),
	.Y(un1_direction2_0_sqmuxa_0_0_o2_2_1_Z)
);
defparam un1_direction2_0_sqmuxa_0_0_o2_2_1.INIT=4'h7;
// @39:92
  CFG2 un1_direction3_0_sqmuxa_0_0_o2_2_1 (
	.A(counter3_Z[3]),
	.B(counter3_Z[5]),
	.Y(un1_direction3_0_sqmuxa_0_0_o2_2_1_Z)
);
defparam un1_direction3_0_sqmuxa_0_0_o2_2_1.INIT=4'h7;
// @39:117
  CFG2 \pwm_out_5_i_i_a2[2]  (
	.A(direction3_Z),
	.B(pwm_config_0_0),
	.Y(N_922)
);
defparam \pwm_out_5_i_i_a2[2] .INIT=4'h8;
// @39:117
  CFG2 \pwm_out_5_i_i_a2[1]  (
	.A(direction2_Z),
	.B(pwm_config_0_0),
	.Y(N_921)
);
defparam \pwm_out_5_i_i_a2[1] .INIT=4'h8;
// @39:117
  CFG2 \pwm_out_5[0]  (
	.A(direction1_Z),
	.B(pwm_config_0_0),
	.Y(pwm_out_5_Z[0])
);
defparam \pwm_out_5[0] .INIT=4'h8;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_a2_0_11 (
	.A(counter2_Z[13]),
	.B(counter2_Z[11]),
	.C(counter2_Z[0]),
	.D(counter2_Z[14]),
	.Y(un1_direction2_0_sqmuxa_0_0_a2_0_11_Z)
);
defparam un1_direction2_0_sqmuxa_0_0_a2_0_11.INIT=16'h0001;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_a2_0_10 (
	.A(counter2_Z[10]),
	.B(counter2_Z[8]),
	.C(counter2_Z[7]),
	.D(counter2_Z[6]),
	.Y(un1_direction2_0_sqmuxa_0_0_a2_0_10_Z)
);
defparam un1_direction2_0_sqmuxa_0_0_a2_0_10.INIT=16'h0001;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_a2_0_9 (
	.A(counter2_Z[5]),
	.B(counter2_Z[4]),
	.C(counter2_Z[3]),
	.D(counter2_Z[2]),
	.Y(un1_direction2_0_sqmuxa_0_0_a2_0_9_Z)
);
defparam un1_direction2_0_sqmuxa_0_0_a2_0_9.INIT=16'h0001;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_a2_0_8 (
	.A(counter2_Z[12]),
	.B(counter2_Z[9]),
	.C(counter2_Z[1]),
	.D(counter2_Z[15]),
	.Y(un1_direction2_0_sqmuxa_0_0_a2_0_8_Z)
);
defparam un1_direction2_0_sqmuxa_0_0_a2_0_8.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_a2_0_11 (
	.A(counter3_Z[13]),
	.B(counter3_Z[10]),
	.C(counter3_Z[0]),
	.D(counter3_Z[14]),
	.Y(un1_direction3_0_sqmuxa_0_0_a2_0_11_Z)
);
defparam un1_direction3_0_sqmuxa_0_0_a2_0_11.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_a2_0_10 (
	.A(counter3_Z[11]),
	.B(counter3_Z[8]),
	.C(counter3_Z[7]),
	.D(counter3_Z[4]),
	.Y(un1_direction3_0_sqmuxa_0_0_a2_0_10_Z)
);
defparam un1_direction3_0_sqmuxa_0_0_a2_0_10.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_a2_0_9 (
	.A(counter3_Z[6]),
	.B(counter3_Z[5]),
	.C(counter3_Z[3]),
	.D(counter3_Z[2]),
	.Y(un1_direction3_0_sqmuxa_0_0_a2_0_9_Z)
);
defparam un1_direction3_0_sqmuxa_0_0_a2_0_9.INIT=16'h0001;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_a2_0_8 (
	.A(counter3_Z[12]),
	.B(counter3_Z[9]),
	.C(counter3_Z[1]),
	.D(counter3_Z[15]),
	.Y(un1_direction3_0_sqmuxa_0_0_a2_0_8_Z)
);
defparam un1_direction3_0_sqmuxa_0_0_a2_0_8.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_9 (
	.A(counter1_Z[8]),
	.B(counter1_Z[9]),
	.C(counter1_Z[15]),
	.D(counter1_Z[12]),
	.Y(un7_enablelto15_i_a2_9_Z)
);
defparam un7_enablelto15_i_a2_9.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_8 (
	.A(counter1_Z[5]),
	.B(counter1_Z[4]),
	.C(counter1_Z[3]),
	.D(counter1_Z[2]),
	.Y(un7_enablelto15_i_a2_8_Z)
);
defparam un7_enablelto15_i_a2_8.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_7 (
	.A(counter1_Z[14]),
	.B(counter1_Z[13]),
	.C(counter1_Z[7]),
	.D(counter1_Z[6]),
	.Y(un7_enablelto15_i_a2_7_Z)
);
defparam un7_enablelto15_i_a2_7.INIT=16'h0001;
// @39:46
  CFG4 un7_enablelto15_i_a2_6_0 (
	.A(counter1_Z[1]),
	.B(counter1_Z[0]),
	.C(counter1_Z[11]),
	.D(counter1_Z[10]),
	.Y(un7_enablelto15_i_a2_6)
);
defparam un7_enablelto15_i_a2_6_0.INIT=16'h0001;
// @39:38
  CFG4 \counter1_RNI0P059[10]  (
	.A(counter1_Z[10]),
	.B(counter1_Z[11]),
	.C(counter1_Z[15]),
	.D(counter1_Z[12]),
	.Y(un1_N_8)
);
defparam \counter1_RNI0P059[10] .INIT=16'hE000;
// @39:38
  CFG4 direction1_RNIC1J77 (
	.A(counter1_Z[14]),
	.B(direction1_Z),
	.C(counter1_Z[15]),
	.D(counter1_Z[13]),
	.Y(un1_m8_i_0)
);
defparam direction1_RNIC1J77.INIT=16'hFCEC;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_o2_2 (
	.A(counter2_Z[3]),
	.B(un1_direction2_0_sqmuxa_0_0_o2_2_1_Z),
	.C(counter2_Z[6]),
	.D(counter2_Z[4]),
	.Y(N_4596)
);
defparam un1_direction2_0_sqmuxa_0_0_o2_2.INIT=16'hDFFF;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_o2_2 (
	.A(counter3_Z[2]),
	.B(un1_direction3_0_sqmuxa_0_0_o2_2_1_Z),
	.C(counter3_Z[6]),
	.D(counter3_Z[4]),
	.Y(N_4600)
);
defparam un1_direction3_0_sqmuxa_0_0_o2_2.INIT=16'hDFFF;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_a2_0 (
	.A(un1_direction2_0_sqmuxa_0_0_a2_0_11_Z),
	.B(un1_direction2_0_sqmuxa_0_0_a2_0_10_Z),
	.C(un1_direction2_0_sqmuxa_0_0_a2_0_9_Z),
	.D(un1_direction2_0_sqmuxa_0_0_a2_0_8_Z),
	.Y(N_918)
);
defparam un1_direction2_0_sqmuxa_0_0_a2_0.INIT=16'h8000;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_a2_0 (
	.A(un1_direction3_0_sqmuxa_0_0_a2_0_11_Z),
	.B(un1_direction3_0_sqmuxa_0_0_a2_0_10_Z),
	.C(un1_direction3_0_sqmuxa_0_0_a2_0_9_Z),
	.D(un1_direction3_0_sqmuxa_0_0_a2_0_8_Z),
	.Y(N_920)
);
defparam un1_direction3_0_sqmuxa_0_0_a2_0.INIT=16'h8000;
// @39:46
  CFG4 un7_enablelto15_i_a2 (
	.A(un7_enablelto15_i_a2_6),
	.B(un7_enablelto15_i_a2_9_Z),
	.C(un7_enablelto15_i_a2_8_Z),
	.D(un7_enablelto15_i_a2_7_Z),
	.Y(N_34)
);
defparam un7_enablelto15_i_a2.INIT=16'h8000;
// @39:38
  CFG4 \counter1_RNI72GUA[9]  (
	.A(counter1_Z[9]),
	.B(counter1_Z[12]),
	.C(counter1_Z[15]),
	.D(un1_N_5),
	.Y(un1_N_6)
);
defparam \counter1_RNI72GUA[9] .INIT=16'h8000;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_o2_1 (
	.A(counter3_Z[9]),
	.B(counter3_Z[8]),
	.C(counter3_Z[7]),
	.D(N_4600),
	.Y(N_4604)
);
defparam un1_direction3_0_sqmuxa_0_0_o2_1.INIT=16'h5755;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_o2_1 (
	.A(counter2_Z[9]),
	.B(counter2_Z[8]),
	.C(counter2_Z[7]),
	.D(N_4596),
	.Y(N_588)
);
defparam un1_direction2_0_sqmuxa_0_0_o2_1.INIT=16'h5755;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_o2_0 (
	.A(counter2_Z[12]),
	.B(counter2_Z[11]),
	.C(counter2_Z[10]),
	.D(N_588),
	.Y(N_4607)
);
defparam un1_direction2_0_sqmuxa_0_0_o2_0.INIT=16'h5755;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_o2_0 (
	.A(counter3_Z[12]),
	.B(counter3_Z[11]),
	.C(counter3_Z[10]),
	.D(N_4604),
	.Y(N_4608)
);
defparam un1_direction3_0_sqmuxa_0_0_o2_0.INIT=16'h5755;
// @39:92
  CFG4 un1_direction3_0_sqmuxa_0_0_o2 (
	.A(counter3_Z[15]),
	.B(counter3_Z[14]),
	.C(counter3_Z[13]),
	.D(N_4608),
	.Y(N_4612)
);
defparam un1_direction3_0_sqmuxa_0_0_o2.INIT=16'h5755;
// @39:65
  CFG4 un1_direction2_0_sqmuxa_0_0_o2 (
	.A(counter2_Z[15]),
	.B(counter2_Z[14]),
	.C(counter2_Z[13]),
	.D(N_4607),
	.Y(N_4613)
);
defparam un1_direction2_0_sqmuxa_0_0_o2.INIT=16'h5755;
// @39:64
  CFG4 \un1_enable_i_0[14]  (
	.A(direction2_Z),
	.B(pwm_config_0_0),
	.C(N_4613),
	.D(N_918),
	.Y(un1_enable_i_0_Z[14])
);
defparam \un1_enable_i_0[14] .INIT=16'hFF73;
// @39:91
  CFG4 \un1_enable_1_i_0[14]  (
	.A(direction3_Z),
	.B(pwm_config_0_0),
	.C(N_4612),
	.D(N_920),
	.Y(un1_enable_1_i_0_Z[14])
);
defparam \un1_enable_1_i_0[14] .INIT=16'hFF73;
// @39:60
  CFG3 direction2_RNO (
	.A(N_4613),
	.B(direction2_Z),
	.C(N_918),
	.Y(un1_direction2_0_sqmuxa_i)
);
defparam direction2_RNO.INIT=8'h0D;
// @39:87
  CFG3 direction3_RNO (
	.A(N_4612),
	.B(direction3_Z),
	.C(N_920),
	.Y(un1_direction3_0_sqmuxa_i)
);
defparam direction3_RNO.INIT=8'h0D;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SIMPLE_PH_PWM_7 */

module cmn_debouncer_8_8_1_7 (
  pwm_config_0_0,
  LFT_MOT_PWR_EN_c,
  lft_mot_pwr_en_1,
  lft_mot_pwr_override,
  OC_V_LFT_MOT_DRV_c,
  clk_25MHz,
  RESET_N_arst
)
;
input pwm_config_0_0 ;
output LFT_MOT_PWR_EN_c ;
input lft_mot_pwr_en_1 ;
input lft_mot_pwr_override ;
input OC_V_LFT_MOT_DRV_c ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0_0 ;
wire LFT_MOT_PWR_EN_c ;
wire lft_mot_pwr_en_1 ;
wire lft_mot_pwr_override ;
wire OC_V_LFT_MOT_DRV_c ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_6;
wire [0:0] debounce_cntr_cry_cy_Y_6;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_6;
wire [27:27] debounce_cntr_s_FCO_6;
wire [27:27] debounce_cntr_s_Y_6;
wire VCC ;
wire GND ;
wire filt_mot_over_curr ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_6 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @41:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE deb_sig_out (
	.Q(filt_mot_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_LFT_MOT_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_6[0]),
	.Y(debounce_cntr_cry_cy_Y_6[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @41:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_6[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_6[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_6[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_6[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @41:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_6[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_6[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_6[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_6[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_6[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_6[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_6[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_6[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_6[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_6[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_6[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_6[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_6[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_6[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_6[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_6[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_6[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_6[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_6[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_6[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_6[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_6[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @41:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_6[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_6[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @41:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_6[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @41:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @41:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_6)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @25:352
  CFG4 LFT_MOT_PWR_EN (
	.A(pwm_config_0_0),
	.B(filt_mot_over_curr),
	.C(lft_mot_pwr_override),
	.D(lft_mot_pwr_en_1),
	.Y(LFT_MOT_PWR_EN_c)
);
defparam LFT_MOT_PWR_EN.INIT=16'h2F20;
// @41:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_1_7 */

module cmn_pwm_7 (
  pwm_config_0_0,
  PWM_counter,
  sync_cntr,
  state_0,
  mot_pwm,
  OC_V_LFT_MOT_DRV_c,
  lft_mot_pwr_override,
  lft_mot_pwr_en_1,
  LFT_MOT_PWR_EN_c,
  un21_clk_en_1_RNIBGSC01_Y,
  sync_cntr_0_sqmuxa,
  RESET_N_arst,
  clk_25MHz
)
;
input pwm_config_0_0 ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output [5:0] mot_pwm ;
input OC_V_LFT_MOT_DRV_c ;
input lft_mot_pwr_override ;
input lft_mot_pwr_en_1 ;
output LFT_MOT_PWR_EN_c ;
output un21_clk_en_1_RNIBGSC01_Y ;
input sync_cntr_0_sqmuxa ;
input RESET_N_arst ;
input clk_25MHz ;
wire pwm_config_0_0 ;
wire state_0 ;
wire OC_V_LFT_MOT_DRV_c ;
wire lft_mot_pwr_override ;
wire lft_mot_pwr_en_1 ;
wire LFT_MOT_PWR_EN_c ;
wire un21_clk_en_1_RNIBGSC01_Y ;
wire sync_cntr_0_sqmuxa ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [2:0] mot_pwm_raw_i;
wire [2:0] mot_pwm_raw;
wire GND ;
wire VCC ;
// @42:213
  CMN_DEADBAND_5 \gen_dead_band_col_pwm.1.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[0]),
	.mot_pwm_raw_0(mot_pwm_raw[0]),
	.mot_pwm(mot_pwm[1:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:213
  CMN_DEADBAND_5_3 \gen_dead_band_col_pwm.3.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[2]),
	.mot_pwm_raw_0(mot_pwm_raw[2]),
	.mot_pwm(mot_pwm[5:4]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:213
  CMN_DEADBAND_5_4 \gen_dead_band_col_pwm.2.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[1]),
	.mot_pwm_raw_0(mot_pwm_raw[1]),
	.mot_pwm(mot_pwm[3:2]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @42:236
  PH_PWM_625_0_80_3_3_7 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un21_clk_en_1_RNIBGSC01_Y(un21_clk_en_1_RNIBGSC01_Y),
	.clk_25MHz(clk_25MHz)
);
  SIMPLE_PH_PWM_7 i_mot_pwm_simple (
	.pwm_config_0_0(pwm_config_0_0),
	.mot_pwm_raw_i(mot_pwm_raw_i[2:0]),
	.mot_pwm_raw(mot_pwm_raw[2:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_1_7 i_mot_filt (
	.pwm_config_0_0(pwm_config_0_0),
	.LFT_MOT_PWR_EN_c(LFT_MOT_PWR_EN_c),
	.lft_mot_pwr_en_1(lft_mot_pwr_en_1),
	.lft_mot_pwr_override(lft_mot_pwr_override),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_7 */

module cmn_pwm_wrapper_0 (
  OPB_ADDR,
  LIFT_MOT_IN,
  OPB_DO,
  LFT_MOT_PWR_EN_c,
  lft_mot_pwr_en_1,
  N_970,
  N_4664,
  N_978,
  LFT_PWM_PHA_HI_c,
  LFT_PWM_PHA_LO_c,
  LFT_PWM_PHB_HI_c,
  LFT_PWM_PHB_LO_c,
  LFT_PWM_PHC_HI_c,
  LFT_PWM_PHC_LO_c,
  LIFT_MOT_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_LFT_MOT_DRV_c
)
;
input [3:0] OPB_ADDR ;
output [31:0] LIFT_MOT_IN ;
input [31:0] OPB_DO ;
output LFT_MOT_PWR_EN_c ;
input lft_mot_pwr_en_1 ;
input N_970 ;
input N_4664 ;
input N_978 ;
output LFT_PWM_PHA_HI_c ;
output LFT_PWM_PHA_LO_c ;
output LFT_PWM_PHB_HI_c ;
output LFT_PWM_PHB_LO_c ;
output LFT_PWM_PHC_HI_c ;
output LFT_PWM_PHC_LO_c ;
input LIFT_MOT_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_LFT_MOT_DRV_c ;
wire LFT_MOT_PWR_EN_c ;
wire lft_mot_pwr_en_1 ;
wire N_970 ;
wire N_4664 ;
wire N_978 ;
wire LFT_PWM_PHA_HI_c ;
wire LFT_PWM_PHA_LO_c ;
wire LFT_PWM_PHB_HI_c ;
wire LFT_PWM_PHB_LO_c ;
wire LFT_PWM_PHC_HI_c ;
wire LFT_PWM_PHC_LO_c ;
wire LIFT_MOT_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_LFT_MOT_DRV_c ;
wire [23:0] pwm_status_Z;
wire [0:0] pwm_status_RNO_0;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_6;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [1:1] pwm_config_0;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:2] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y;
wire [15:15] act_test_duration_s_FCO;
wire [15:15] act_test_duration_s_Y;
wire [31:2] OPB_DO_10_4_1_0_co1;
wire [31:19] OPB_DO_10_4_1_wmux_0_S;
wire [31:2] OPB_DO_10_4_1_0_y0;
wire [31:2] OPB_DO_10_4_1_0_co0;
wire [31:19] OPB_DO_10_4_1_0_wmux_S;
wire [16:2] OPB_DO_10_4_1_wmux_0_S_2;
wire [16:2] OPB_DO_10_4_1_wmux_S_2;
wire [30:9] OPB_DO_10_4_1_wmux_0_S_1;
wire [30:9] OPB_DO_10_4_1_wmux_S_1;
wire [18:8] OPB_DO_10_4_1_wmux_0_S_0;
wire [18:8] OPB_DO_10_4_1_wmux_S_0;
wire [22:17] OPB_DO_10_4_1_wmux_0_S_4;
wire [22:17] OPB_DO_10_4_1_wmux_S_4;
wire [12:12] OPB_DO_10_4_1_wmux_0_S_3;
wire [12:12] OPB_DO_10_4_1_wmux_S_3;
wire [0:0] OPB_DO_10_4_i_m2_1_0_co1;
wire [0:0] OPB_DO_10_4_i_m2_1_wmux_0_S;
wire [0:0] OPB_DO_10_4_i_m2_1_0_y0;
wire [0:0] OPB_DO_10_4_i_m2_1_0_co0;
wire [0:0] OPB_DO_10_4_i_m2_1_0_wmux_S;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_y1;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_y3;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_co1_0;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_y0_0;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_co0_0;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_co1;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_y0;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_co0;
wire [29:3] OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S;
wire [22:8] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [0:0] OPB_DO_10_i_0_Z;
wire [23:1] OPB_DO_10_i_0_2_Z;
wire [23:1] OPB_DO_10_i_0_1_Z;
wire [5:0] mot_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_6 ;
wire un6_pulse_200us_cntr_1_cry_10_S_6 ;
wire un6_pulse_200us_cntr_1_cry_6_S_6 ;
wire un6_pulse_200us_cntr_1_cry_5_S_6 ;
wire un6_pulse_200us_cntr_1_cry_4_S_6 ;
wire un6_pulse_200us_cntr_1_cry_2_S_6 ;
wire un6_pulse_200us_cntr_1_cry_1_S_6 ;
wire N_2508_i ;
wire N_2509_i ;
wire N_2510_i ;
wire N_2511_i ;
wire N_2512_i ;
wire N_2513_i ;
wire N_4587_i ;
wire un6_pulse_200us_cntr_1_s_15_S_6 ;
wire un6_pulse_200us_cntr_1_cry_14_S_6 ;
wire un6_pulse_200us_cntr_1_cry_13_S_6 ;
wire N_2504_i ;
wire N_2505_i ;
wire N_33_i ;
wire N_2506_i ;
wire N_2507_i ;
wire pwm_control9_0_a2_0_a2_0 ;
wire N_2500_i ;
wire N_2501_i ;
wire N_2502_i ;
wire N_2503_i ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_6 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_6 ;
wire state28_RNO_7_S ;
wire state28_RNO_7_Y ;
wire state28_RNO_6_S ;
wire state28_RNO_6_Y ;
wire state28_RNO_5_S ;
wire state28_RNO_5_Y ;
wire state28_RNO_4_S ;
wire state28_RNO_4_Y ;
wire state28_RNO_3_S ;
wire state28_RNO_3_Y ;
wire state28_RNO_2_S ;
wire state28_RNO_2_Y ;
wire state28_RNO_1_S ;
wire state28_RNO_1_Y ;
wire state28_RNO_0_S ;
wire state28_RNO_0_Y ;
wire state28_RNO_FCO_6 ;
wire state28_RNO_S ;
wire state28_RNO_Y ;
wire act_test_duration_s_4385_FCO ;
wire act_test_duration_s_4385_S ;
wire act_test_duration_s_4385_Y ;
wire un6_pulse_200us_cntr_1_s_1_4429_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4429_S ;
wire un6_pulse_200us_cntr_1_s_1_4429_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_6 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_6 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_6 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_6 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_6 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_6 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_6 ;
wire un6_pulse_200us_cntr_1_s_15_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_6 ;
wire N_1645 ;
wire N_553 ;
wire N_552 ;
wire N_544 ;
wire N_542 ;
wire N_543 ;
wire N_541 ;
wire N_1644 ;
wire N_551 ;
wire N_549 ;
wire N_555 ;
wire N_545 ;
wire N_548 ;
wire N_535 ;
wire N_550 ;
wire N_713 ;
wire N_547 ;
wire N_693 ;
wire N_694 ;
wire N_695 ;
wire N_696 ;
wire N_697 ;
wire N_698 ;
wire N_699 ;
wire N_700 ;
wire N_701 ;
wire N_702 ;
wire N_703 ;
wire N_1019 ;
wire OPB_DO_10_sn_N_6 ;
wire N_1248 ;
wire N_578 ;
wire N_576 ;
wire N_577 ;
wire N_589 ;
wire N_575 ;
wire N_586 ;
wire N_581 ;
wire N_587 ;
wire N_584 ;
wire N_585 ;
wire N_582 ;
wire N_579 ;
wire N_583 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_5_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_4 ;
wire N_1009 ;
wire N_1003 ;
wire N_4665 ;
wire N_990 ;
wire N_729 ;
wire pwm_config8lto15_0_1_Z ;
wire pwm_config8lto15_0_a2_0_2_Z ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire act_test_duration15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_908 ;
wire N_909 ;
wire N_913 ;
wire N_914 ;
wire N_904 ;
wire N_903 ;
wire N_899 ;
wire N_898 ;
wire pwm_config8lto15_0_2_Z ;
wire act_test_duration15_6_Z ;
wire pwm_config8lt6 ;
wire N_598 ;
wire N_597 ;
wire N_569 ;
wire pulse_200us_cntr15_Z ;
wire N_4614 ;
wire N_4616 ;
wire N_637 ;
wire un21_clk_en_1_RNIBGSC01_Y ;
wire lft_mot_pwr_override ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:262
  CFG2 \pwm_status_RNO[0]  (
	.A(pwm_status_Z[0]),
	.B(OC_V_LFT_MOT_DRV_c),
	.Y(pwm_status_RNO_0[0])
);
defparam \pwm_status_RNO[0] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_6[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_0[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[0]  (
	.Q(pwm_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_RNO_0[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(LIFT_MOT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(LIFT_MOT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(LIFT_MOT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(LIFT_MOT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2508_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(LIFT_MOT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2509_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(LIFT_MOT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2510_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(LIFT_MOT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2511_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(LIFT_MOT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2512_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(LIFT_MOT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(LIFT_MOT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2513_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(LIFT_MOT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_4587_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(LIFT_MOT_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2504_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(LIFT_MOT_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2505_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(LIFT_MOT_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_33_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(LIFT_MOT_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(LIFT_MOT_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2506_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(LIFT_MOT_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(LIFT_MOT_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(LIFT_MOT_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(LIFT_MOT_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(LIFT_MOT_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(LIFT_MOT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(LIFT_MOT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(LIFT_MOT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2507_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(LIFT_MOT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(LIFT_MOT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(LIFT_MOT_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(LIFT_MOT_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(LIFT_MOT_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2500_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(LIFT_MOT_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2501_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(LIFT_MOT_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2502_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(LIFT_MOT_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2503_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0_a2_0)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_6),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_6),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_6),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_6),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_6),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_6),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_6),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_6),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_6),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_6),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_6),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_6),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_6),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_6),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_6),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_6),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_6),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:965
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S),
	.Y(state28_RNO_7_Y),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:965
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S),
	.Y(state28_RNO_6_Y),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S),
	.Y(state28_RNO_5_Y),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S),
	.Y(state28_RNO_4_Y),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S),
	.Y(state28_RNO_3_Y),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S),
	.Y(state28_RNO_2_Y),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S),
	.Y(state28_RNO_1_Y),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S),
	.Y(state28_RNO_0_Y),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:965
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_6),
	.S(state28_RNO_S),
	.Y(state28_RNO_Y),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4385 (
	.FCO(act_test_duration_s_4385_FCO),
	.S(act_test_duration_s_4385_S),
	.Y(act_test_duration_s_4385_Y),
	.B(state_6[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4385.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y[0]),
	.B(act_test_duration_Z[0]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4385_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y[1]),
	.B(act_test_duration_Z[1]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y[2]),
	.B(act_test_duration_Z[2]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y[3]),
	.B(act_test_duration_Z[3]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y[4]),
	.B(act_test_duration_Z[4]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y[5]),
	.B(act_test_duration_Z[5]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y[6]),
	.B(act_test_duration_Z[6]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y[7]),
	.B(act_test_duration_Z[7]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y[8]),
	.B(act_test_duration_Z[8]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y[9]),
	.B(act_test_duration_Z[9]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y[10]),
	.B(act_test_duration_Z[10]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y[11]),
	.B(act_test_duration_Z[11]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y[12]),
	.B(act_test_duration_Z[12]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y[13]),
	.B(act_test_duration_Z[13]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y[15]),
	.B(act_test_duration_Z[15]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y[14]),
	.B(act_test_duration_Z[14]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4429 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4429_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4429_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4429_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4429.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_6),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4429_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_6),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_6),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_6),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_6),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_6),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_6),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_6),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_6),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_6),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_6),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_6),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_6),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_6),
	.S(un6_pulse_200us_cntr_1_s_15_S_6),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_6),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_6),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S[31]),
	.Y(N_1645),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_0_wmux_S[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_0_wmux_S[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_0_wmux_S[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_2[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_1[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_2[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_0[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[30]),
	.Y(N_1644),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_1[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_0[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_2[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_4[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_3[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_1[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_2[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_4[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co1[0]),
	.S(OPB_DO_10_4_i_m2_1_wmux_0_S[0]),
	.Y(N_713),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_i_m2_1_0_y0[0]),
	.FCI(OPB_DO_10_4_i_m2_1_0_co0[0])
);
defparam \OPB_DO_10_4_i_m2_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_i_m2_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_i_m2_1_0_co0[0]),
	.S(OPB_DO_10_4_i_m2_1_0_wmux_S[0]),
	.Y(OPB_DO_10_4_i_m2_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_i_m2_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_2[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[3]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[3]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[3]),
	.Y(N_693),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[3]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[3]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[3])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[3] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[3]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[3]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[3]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[3]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[3]),
	.D(pwm_control_Z[3]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[3]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[3])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[3] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[3]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[3]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[3]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[3]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[3]),
	.D(pwm_control_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[3])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[3] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[3]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[3]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[3]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[3]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[3]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[3])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[3] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[3]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[3]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[3]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[4]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[4]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[4]),
	.Y(N_694),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[4]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[4]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[4])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[4] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[4]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[4]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[4]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[4]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[4]),
	.D(pwm_control_Z[4]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[4]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[4])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[4] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[4]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[4]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[4]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[4]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[4]),
	.D(pwm_control_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[4])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[4] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[4]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[4]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[4]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[4]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[4]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[4])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[4] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[4]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[4]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[4]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[4] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[5]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[5]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[5]),
	.Y(N_695),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[5]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[5]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[5])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[5] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[5]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[5]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[5]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[5]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[5]),
	.D(pwm_control_Z[5]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[5]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[5])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[5] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[5]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[5]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[5]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[5]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[5]),
	.D(pwm_control_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[5])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[5] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[5]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[5]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[5]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[5]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[5]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[5])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[5] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[5]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[5]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[5]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[5] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[6]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[6]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[6]),
	.Y(N_696),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[6]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[6]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[6])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[6]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[6]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[6]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[6]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[6]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[6])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[6]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[6]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[6]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[6]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[6]),
	.D(pwm_control_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[6])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[6]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[6]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[6]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[6]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[6]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[6])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[6] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[6]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[6]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[6]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[7]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[7]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[7]),
	.Y(N_697),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[7]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[7]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[7])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[7]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[7]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[7]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[7]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[7]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[7])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[7]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[7]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[7]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[7]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[7]),
	.D(pwm_control_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[7])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[7]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[7]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[7]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[7]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[7]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[7])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[7] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[7]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[7]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[7]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[24]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[24]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[24]),
	.Y(N_698),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[24]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[24]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[24])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[24] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[24]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[24]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[24]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[24]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[24]),
	.D(pwm_control_Z[24]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[24]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[24])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[24] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[24]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[24]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[24]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[24]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[24]),
	.D(pwm_control_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[24])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[24] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[24]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[24]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[24]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[24]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[24]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[24])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[24] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[24]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[24]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[24]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[24] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[25]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[25]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[25]),
	.Y(N_699),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[25]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[25]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[25])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[25] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[25]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[25]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[25]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[25]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[25]),
	.D(pwm_control_Z[25]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[25]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[25])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[25] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[25]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[25]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[25]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[25]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[25]),
	.D(pwm_control_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[25])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[25] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[25]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[25]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[25]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[25]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[25]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[25])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[25] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[25]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[25]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[25]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[25] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[26]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[26]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[26]),
	.Y(N_700),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[26]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[26]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[26])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[26] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[26]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[26]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[26]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[26]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[26]),
	.D(pwm_control_Z[26]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[26]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[26])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[26] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[26]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[26]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[26]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[26]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[26]),
	.D(pwm_control_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[26])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[26] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[26]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[26]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[26]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[26]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[26]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[26])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[26] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[26]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[26]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[26]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[26] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[27]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[27]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[27]),
	.Y(N_701),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[27]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[27]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[27])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[27] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[27]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[27]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[27]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[27]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[27]),
	.D(pwm_control_Z[27]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[27]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[27])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[27] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[27]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[27]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[27]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[27]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[27]),
	.D(pwm_control_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[27])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[27] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[27]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[27]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[27]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[27]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[27]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[27])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[27] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[27]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[27]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[27]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[27] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[28]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[28]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[28]),
	.Y(N_702),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[28]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[28]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[28])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[28] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[28]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[28]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[28]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[28]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[28]),
	.D(pwm_control_Z[28]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[28]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[28])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[28] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[28]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[28]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[28]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[28]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[28]),
	.D(pwm_control_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[28])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[28] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[28]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[28]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[28]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[28]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[28]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[28])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[28] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[28]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[28]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[28]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[28] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[29]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_FCO[29]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_3_S[29]),
	.Y(N_703),
	.B(OPB_DO_10_i_m3_i_m2_2_1_0_y1[29]),
	.C(OPB_ADDR[2]),
	.D(VCC),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y3[29]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co1_0[29])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_3[29] .INIT=20'h0EC2C;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[29]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co1_0[29]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_2_S[29]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y3[29]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[29]),
	.D(pwm_control_Z[29]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_y0_0[29]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_co0_0[29])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_2[29] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[29]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_co0_0[29]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_1_S[29]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_y0_0[29]),
	.B(OPB_ADDR[1]),
	.C(brk_pwm_param_Z[29]),
	.D(pwm_control_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co1[29])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_1[29] .INIT=20'h0FA44;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[29]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co1[29]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_wmux_0_S[29]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y1[29]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_i_m3_i_m2_2_1_0_y0[29]),
	.FCI(OPB_DO_10_i_m3_i_m2_2_1_0_co0[29])
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_wmux_0[29] .INIT=20'h0F588;
  ARI1 \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[29]  (
	.FCO(OPB_DO_10_i_m3_i_m2_2_1_0_co0[29]),
	.S(OPB_DO_10_i_m3_i_m2_2_1_0_wmux_S[29]),
	.Y(OPB_DO_10_i_m3_i_m2_2_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_i_m3_i_m2_2_1_0_wmux[29] .INIT=20'h0FA44;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1019),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2_0_a2.INIT=16'h0200;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[11]),
	.C(pwm_status_Z[11]),
	.D(N_1248),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[9]),
	.C(pwm_status_Z[9]),
	.D(N_1248),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[10]),
	.C(pwm_status_Z[10]),
	.D(N_1248),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[22]),
	.C(pwm_status_Z[22]),
	.D(N_1248),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[8]),
	.C(pwm_status_Z[8]),
	.D(N_1248),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[19]),
	.C(pwm_status_Z[19]),
	.D(N_1248),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[14]),
	.C(pwm_status_Z[14]),
	.D(N_1248),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[20]),
	.C(pwm_status_Z[20]),
	.D(N_1248),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[17]),
	.C(pwm_status_Z[17]),
	.D(N_1248),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h6222;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[18]),
	.C(brk_pwm_param_Z[18]),
	.D(OPB_ADDR[0]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(pwm_status_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_ADDR[0]),
	.D(N_1248),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[15]),
	.C(brk_pwm_param_Z[15]),
	.D(OPB_ADDR[0]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(pwm_status_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_ADDR[0]),
	.D(N_1248),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[12]),
	.C(brk_pwm_param_Z[12]),
	.D(OPB_ADDR[0]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(pwm_status_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_ADDR[0]),
	.D(N_1248),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[16]),
	.C(brk_pwm_param_Z[16]),
	.D(OPB_ADDR[0]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(pwm_status_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_ADDR[0]),
	.D(N_1248),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_6[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_5 (
	.A(PWM_counter[8]),
	.B(PWM_counter[0]),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[5]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m5_0_a2_0_a2_0_a2_0 (
	.A(LIFT_MOT_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(N_1248)
);
defparam OPB_DO_10_sn_m5_0_a2_0_a2_0_a2_0.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_6[1]),
	.Y(state_s0_0_a3_4)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG2 \OPB_DO_10_i_0_a2_6[23]  (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(N_1009)
);
defparam \OPB_DO_10_i_0_a2_6[23] .INIT=4'h2;
// @24:122
  CFG2 mot_pwm_param018_0_a2_0_a2_0 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(N_1003)
);
defparam mot_pwm_param018_0_a2_0_a2_0.INIT=4'h4;
// @24:151
  CFG2 \OPB_DO_10_i_0_a2_5[23]  (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(N_4665)
);
defparam \OPB_DO_10_i_0_a2_5[23] .INIT=4'h8;
// @24:151
  CFG2 \OPB_DO_10_i_0_a2_9[23]  (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(N_990)
);
defparam \OPB_DO_10_i_0_a2_9[23] .INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_6),
	.B(OC_V_LFT_MOT_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:151
  CFG3 \OPB_DO_10_3_i_m2[0]  (
	.A(pwm_control_Z[0]),
	.B(OPB_ADDR[0]),
	.C(brk_pwm_param_Z[0]),
	.Y(N_729)
);
defparam \OPB_DO_10_3_i_m2[0] .INIT=8'hB8;
// @24:109
  CFG3 pwm_config8lto15_0_1 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.Y(pwm_config8lto15_0_1_Z)
);
defparam pwm_config8lto15_0_1.INIT=8'hFE;
// @24:109
  CFG4 pwm_config8lto15_0_a2_0_2 (
	.A(pwm_config_Z[15]),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[17]),
	.D(pwm_config_Z[16]),
	.Y(pwm_config8lto15_0_a2_0_2_Z)
);
defparam pwm_config8lto15_0_a2_0_2.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[7]),
	.B(PWM_counter[6]),
	.C(PWM_counter[4]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2_0_a2_0_a2 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[1]),
	.C(LIFT_MOT_IF_RE),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2_0_a2_0_a2.INIT=8'h10;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_0[13]  (
	.A(pwm_control_Z[13]),
	.B(brk_pwm_param_Z[13]),
	.C(OPB_ADDR[0]),
	.D(N_1003),
	.Y(N_908)
);
defparam \OPB_DO_10_i_0_a2_0[13] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_1[13]  (
	.A(mot_pwm_param45_Z[13]),
	.B(mot_pwm_param23_Z[13]),
	.C(OPB_ADDR[0]),
	.D(N_1009),
	.Y(N_909)
);
defparam \OPB_DO_10_i_0_a2_1[13] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_0[1]  (
	.A(pwm_control_Z[1]),
	.B(brk_pwm_param_Z[1]),
	.C(N_1003),
	.D(OPB_ADDR[0]),
	.Y(N_913)
);
defparam \OPB_DO_10_i_0_a2_0[1] .INIT=16'h5030;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_1[1]  (
	.A(mot_pwm_param45_Z[1]),
	.B(mot_pwm_param23_Z[1]),
	.C(OPB_ADDR[0]),
	.D(N_1009),
	.Y(N_914)
);
defparam \OPB_DO_10_i_0_a2_1[1] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_1[21]  (
	.A(mot_pwm_param45_Z[21]),
	.B(mot_pwm_param23_Z[21]),
	.C(OPB_ADDR[0]),
	.D(N_1009),
	.Y(N_904)
);
defparam \OPB_DO_10_i_0_a2_1[21] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_0[21]  (
	.A(pwm_control_Z[21]),
	.B(brk_pwm_param_Z[21]),
	.C(OPB_ADDR[0]),
	.D(N_1003),
	.Y(N_903)
);
defparam \OPB_DO_10_i_0_a2_0[21] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_1[23]  (
	.A(mot_pwm_param45_Z[23]),
	.B(mot_pwm_param23_Z[23]),
	.C(OPB_ADDR[0]),
	.D(N_1009),
	.Y(N_899)
);
defparam \OPB_DO_10_i_0_a2_1[23] .INIT=16'h5300;
// @24:151
  CFG4 \OPB_DO_10_i_0_a2_0[23]  (
	.A(pwm_control_Z[23]),
	.B(brk_pwm_param_Z[23]),
	.C(OPB_ADDR[0]),
	.D(N_1003),
	.Y(N_898)
);
defparam \OPB_DO_10_i_0_a2_0[23] .INIT=16'h5300;
// @24:109
  CFG4 pwm_config8lto15_0_2 (
	.A(pwm_config_Z[20]),
	.B(pwm_config8lto15_0_1_Z),
	.C(pwm_config_Z[19]),
	.D(pwm_config_Z[18]),
	.Y(pwm_config8lto15_0_2_Z)
);
defparam pwm_config8lto15_0_2.INIT=16'hEEEC;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(state_6[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[1]),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0800;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_6[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNIA2QOC[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_6[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIA2QOC[0] .INIT=8'h32;
// @24:151
  CFG4 \OPB_DO_10_i_0[0]  (
	.A(N_1003),
	.B(N_4665),
	.C(pwm_status_Z[0]),
	.D(N_729),
	.Y(OPB_DO_10_i_0_Z[0])
);
defparam \OPB_DO_10_i_0[0] .INIT=16'h0CAE;
// @24:151
  CFG4 \OPB_DO_10_i_0_2[23]  (
	.A(pwm_config_Z[23]),
	.B(mot_pwm_param01_Z[23]),
	.C(N_990),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_i_0_2_Z[23])
);
defparam \OPB_DO_10_i_0_2[23] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_i_0_2[1]  (
	.A(pwm_config_0[1]),
	.B(mot_pwm_param01_Z[1]),
	.C(N_990),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_i_0_2_Z[1])
);
defparam \OPB_DO_10_i_0_2[1] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_i_0_2[13]  (
	.A(pwm_config_Z[13]),
	.B(mot_pwm_param01_Z[13]),
	.C(N_990),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_i_0_2_Z[13])
);
defparam \OPB_DO_10_i_0_2[13] .INIT=16'h3050;
// @24:151
  CFG4 \OPB_DO_10_i_0_2[21]  (
	.A(pwm_config_Z[21]),
	.B(mot_pwm_param01_Z[21]),
	.C(N_990),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_i_0_2_Z[21])
);
defparam \OPB_DO_10_i_0_2[21] .INIT=16'h3050;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:151
  CFG4 \OPB_DO_10_i_0_o2[23]  (
	.A(N_4665),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(OPB_ADDR[0]),
	.Y(N_4614)
);
defparam \OPB_DO_10_i_0_o2[23] .INIT=16'hFBF3;
// @24:109
  CFG4 pwm_config8lto15_0_o2 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(N_4616)
);
defparam pwm_config8lto15_0_o2.INIT=16'hFFFE;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_4),
	.B(sync_cntr_Z[0]),
	.C(un21_clk_en_1_RNIBGSC01_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10_i_0_1[23]  (
	.A(pwm_status_Z[23]),
	.B(N_4665),
	.C(N_899),
	.D(N_898),
	.Y(OPB_DO_10_i_0_1_Z[23])
);
defparam \OPB_DO_10_i_0_1[23] .INIT=16'hFFF4;
// @24:151
  CFG4 \OPB_DO_10_i_0_1[1]  (
	.A(N_4665),
	.B(pwm_status_Z[1]),
	.C(N_914),
	.D(N_913),
	.Y(OPB_DO_10_i_0_1_Z[1])
);
defparam \OPB_DO_10_i_0_1[1] .INIT=16'hFFF2;
// @24:151
  CFG4 \OPB_DO_10_i_0_1[13]  (
	.A(pwm_status_Z[13]),
	.B(N_4665),
	.C(N_909),
	.D(N_908),
	.Y(OPB_DO_10_i_0_1_Z[13])
);
defparam \OPB_DO_10_i_0_1[13] .INIT=16'hFFF4;
// @24:151
  CFG4 \OPB_DO_10_i_0_1[21]  (
	.A(pwm_status_Z[21]),
	.B(N_4665),
	.C(N_904),
	.D(N_903),
	.Y(OPB_DO_10_i_0_1_Z[21])
);
defparam \OPB_DO_10_i_0_1[21] .INIT=16'hFFF4;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_1645),
	.B(OPB_ADDR[2]),
	.C(N_598),
	.D(N_1248),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_1644),
	.B(OPB_ADDR[2]),
	.C(N_597),
	.D(N_1248),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR[2]),
	.C(N_569),
	.D(N_1248),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_4),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un21_clk_en_1_RNIBGSC01_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_6),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_6),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_6),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_6),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_6),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:150
  CFG4 \OPB_DO_RNO[7]  (
	.A(N_697),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2508_i)
);
defparam \OPB_DO_RNO[7] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[6]  (
	.A(N_696),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2509_i)
);
defparam \OPB_DO_RNO[6] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[5]  (
	.A(N_695),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2510_i)
);
defparam \OPB_DO_RNO[5] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[4]  (
	.A(N_694),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2511_i)
);
defparam \OPB_DO_RNO[4] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[3]  (
	.A(N_693),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2512_i)
);
defparam \OPB_DO_RNO[3] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[25]  (
	.A(N_699),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2504_i)
);
defparam \OPB_DO_RNO[25] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[24]  (
	.A(N_698),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2505_i)
);
defparam \OPB_DO_RNO[24] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[29]  (
	.A(N_703),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2500_i)
);
defparam \OPB_DO_RNO[29] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[28]  (
	.A(N_702),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2501_i)
);
defparam \OPB_DO_RNO[28] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[27]  (
	.A(N_701),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2502_i)
);
defparam \OPB_DO_RNO[27] .INIT=16'h0008;
// @24:150
  CFG4 \OPB_DO_RNO[26]  (
	.A(N_700),
	.B(LIFT_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.D(N_4665),
	.Y(N_2503_i)
);
defparam \OPB_DO_RNO[26] .INIT=16'h0008;
// @25:965
  CFG4 act_test_duration15_5_RNIEQG43 (
	.A(act_test_duration15_7_Z),
	.B(act_test_duration15_6_Z),
	.C(state_s0_0_a3_4),
	.D(act_test_duration15_5_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_5_RNIEQG43.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_6[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(lft_mot_pwr_override)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:150
  CFG4 \OPB_DO_RNO[0]  (
	.A(OPB_ADDR[2]),
	.B(N_713),
	.C(OPB_DO_10_i_0_Z[0]),
	.D(N_4614),
	.Y(N_4587_i)
);
defparam \OPB_DO_RNO[0] .INIT=16'h000E;
// @24:110
  CFG4 \pwm_config_5[8]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[8]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[9]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[9]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[10]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[10]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[12]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[12]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[13]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[13]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[14]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[14]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[18]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[18]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[19]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[19]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[21]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[21]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[22]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[22]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[23]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[23]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=16'h004C;
// @24:110
  CFG4 \pwm_config_5[11]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[11]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=16'hFFEC;
// @24:110
  CFG4 \pwm_config_5[15]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[15]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=16'hFFEC;
// @24:110
  CFG4 \pwm_config_5[16]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[16]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=16'hFFEC;
// @24:110
  CFG4 \pwm_config_5[17]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[17]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=16'hFFEC;
// @24:110
  CFG4 \pwm_config_5[20]  (
	.A(pwm_config8lto15_0_a2_0_2_Z),
	.B(OPB_DO[20]),
	.C(N_4616),
	.D(pwm_config8lto15_0_2_Z),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=16'hFFEC;
// @24:326
  CFG2 \mot_pwm_o[5]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[5]),
	.Y(LFT_PWM_PHC_LO_c)
);
defparam \mot_pwm_o[5] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[4]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[4]),
	.Y(LFT_PWM_PHC_HI_c)
);
defparam \mot_pwm_o[4] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[3]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[3]),
	.Y(LFT_PWM_PHB_LO_c)
);
defparam \mot_pwm_o[3] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[2]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[2]),
	.Y(LFT_PWM_PHB_HI_c)
);
defparam \mot_pwm_o[2] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[1]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[1]),
	.Y(LFT_PWM_PHA_LO_c)
);
defparam \mot_pwm_o[1] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[0]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[0]),
	.Y(LFT_PWM_PHA_HI_c)
);
defparam \mot_pwm_o[0] .INIT=4'h8;
// @24:150
  CFG3 \OPB_DO_RNO[1]  (
	.A(OPB_DO_10_i_0_2_Z[1]),
	.B(OPB_DO_10_i_0_1_Z[1]),
	.C(N_4614),
	.Y(N_2513_i)
);
defparam \OPB_DO_RNO[1] .INIT=8'h01;
// @24:150
  CFG3 \OPB_DO_RNO[23]  (
	.A(OPB_DO_10_i_0_2_Z[23]),
	.B(OPB_DO_10_i_0_1_Z[23]),
	.C(N_4614),
	.Y(N_33_i)
);
defparam \OPB_DO_RNO[23] .INIT=8'h01;
// @24:150
  CFG3 \OPB_DO_RNO[21]  (
	.A(OPB_DO_10_i_0_2_Z[21]),
	.B(OPB_DO_10_i_0_1_Z[21]),
	.C(N_4614),
	.Y(N_2506_i)
);
defparam \OPB_DO_RNO[21] .INIT=8'h01;
// @24:150
  CFG3 \OPB_DO_RNO[13]  (
	.A(OPB_DO_10_i_0_2_Z[13]),
	.B(OPB_DO_10_i_0_1_Z[13]),
	.C(N_4614),
	.Y(N_2507_i)
);
defparam \OPB_DO_RNO[13] .INIT=8'h01;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0_a2_1 (
	.A(OPB_ADDR[3]),
	.B(N_978),
	.C(N_4664),
	.D(N_970),
	.Y(N_1019)
);
defparam mot_pwm_param018_0_a2_0_a2_1.INIT=16'h4000;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR[2]),
	.C(N_589),
	.D(N_1248),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR[2]),
	.C(N_579),
	.D(N_1248),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR[2]),
	.C(N_587),
	.D(N_1248),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR[2]),
	.C(N_586),
	.D(N_1248),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR[2]),
	.C(N_585),
	.D(N_1248),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR[2]),
	.C(N_584),
	.D(N_1248),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR[2]),
	.C(N_583),
	.D(N_1248),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR[2]),
	.C(N_582),
	.D(N_1248),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR[2]),
	.C(N_581),
	.D(N_1248),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR[2]),
	.C(N_578),
	.D(N_1248),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR[2]),
	.C(N_577),
	.D(N_1248),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR[2]),
	.C(N_576),
	.D(N_1248),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR[2]),
	.C(N_575),
	.D(N_1248),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:107
  CFG3 pwm_config12_0_a2_1_a2 (
	.A(N_1019),
	.B(OPB_ADDR[0]),
	.C(N_990),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2_1_a2.INIT=8'h20;
// @24:122
  CFG3 mot_pwm_param015_0_a2_0_a2 (
	.A(N_1019),
	.B(OPB_ADDR[0]),
	.C(N_990),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2_0_a2.INIT=8'h80;
// @24:142
  CFG3 pwm_control9_0_a2_0_a2 (
	.A(N_1019),
	.B(OPB_ADDR[0]),
	.C(N_1003),
	.Y(pwm_control9_0_a2_0_a2_0)
);
defparam pwm_control9_0_a2_0_a2.INIT=8'h80;
// @24:122
  CFG3 mot_pwm_param017_0_a2_0_a2 (
	.A(N_1019),
	.B(OPB_ADDR[0]),
	.C(N_1009),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2_0_a2.INIT=8'h80;
// @24:122
  CFG3 mot_pwm_param016_0_a2_0_a2 (
	.A(N_1019),
	.B(OPB_ADDR[0]),
	.C(N_1009),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2_0_a2.INIT=8'h20;
// @24:280
  CLOCK_DIV_11_6 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_7 pwm_0 (
	.pwm_config_0_0(pwm_config_0[1]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.mot_pwm(mot_pwm[5:0]),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.lft_mot_pwr_override(lft_mot_pwr_override),
	.lft_mot_pwr_en_1(lft_mot_pwr_en_1),
	.LFT_MOT_PWR_EN_c(LFT_MOT_PWR_EN_c),
	.un21_clk_en_1_RNIBGSC01_Y(un21_clk_en_1_RNIBGSC01_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_0 */

module afifo_8s_4s_8s_4s_1 (
  rx_fifo_data,
  DATA_STREAM_OUT,
  N_461,
  DATA_STREAM_OUT_ACK,
  DATA_STREAM_OUT_STB,
  rx_fifo_full,
  FPGA_100M_CLK,
  RESET_N_arst,
  rx_fifo_empty
)
;
output [7:0] rx_fifo_data ;
input [7:0] DATA_STREAM_OUT ;
input N_461 ;
input DATA_STREAM_OUT_ACK ;
input DATA_STREAM_OUT_STB ;
output rx_fifo_full ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_ACK ;
wire DATA_STREAM_OUT_STB ;
wire rx_fifo_full ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire rx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] rbin_Z;
wire [4:0] wbin_Z;
wire [4:0] wbinnext;
wire [3:0] wgray_Z;
wire [3:0] rgraynext;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_79_i_i ;
wire N_579_i_i ;
wire N_93_i_i ;
wire N_81_i_i ;
wire N_80_i_i ;
wire un2_wbinnext_Z ;
wire CO1 ;
wire wfull_next_NE_i_1 ;
wire wfull_next_NE_0_Z ;
wire N_476 ;
wire N_481 ;
wire rempty_next_NE_0_Z ;
wire rempty_next_4 ;
wire rempty_next_NE_1_Z ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(rx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_79_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[4]  (
	.Q(rbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_579_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[3]  (
	.Q(rbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_93_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_81_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_80_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(un2_wbinnext_Z),
	.W_DATA({GND, GND, GND, GND, DATA_STREAM_OUT[7:0]}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA[11:8], rx_fifo_data[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:121
  CFG4 \wgraynext_0_a2[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(CO1),
	.D(wbinnext[2]),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2[2] .INIT=16'h956A;
// @11:121
  CFG4 \wgraynext_1_i_o3[2]  (
	.A(wbin_Z[2]),
	.B(un2_wbinnext_Z),
	.C(wbin_Z[0]),
	.D(wbin_Z[1]),
	.Y(wbinnext[2])
);
defparam \wgraynext_1_i_o3[2] .INIT=16'h6AAA;
// @11:120
  CFG3 un2_wbinnext (
	.A(DATA_STREAM_OUT_STB),
	.B(rx_fifo_full),
	.C(DATA_STREAM_OUT_ACK),
	.Y(un2_wbinnext_Z)
);
defparam un2_wbinnext.INIT=8'h20;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wgraynext[3]),
	.B(wfull_next_NE_i_1),
	.C(wq2_rgray_Z[3]),
	.D(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h0048;
// @11:141
  CFG4 o_wfull_RNO_0 (
	.A(wq2_rgray_Z[4]),
	.B(wq2_rgray_Z[2]),
	.C(wgraynext[2]),
	.D(wbinnext[4]),
	.Y(wfull_next_NE_i_1)
);
defparam o_wfull_RNO_0.INIT=16'h4182;
// @11:121
  CFG2 \wgraynext_1_i_o3[0]  (
	.A(un2_wbinnext_Z),
	.B(wbin_Z[0]),
	.Y(wbinnext[0])
);
defparam \wgraynext_1_i_o3[0] .INIT=4'h6;
// @11:120
  CFG3 \wbinnext_1.CO1  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(CO1)
);
defparam \wbinnext_1.CO1 .INIT=8'h80;
// @11:121
  CFG3 \wgraynext_1_i_o3[1]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(wbinnext[1])
);
defparam \wgraynext_1_i_o3[1] .INIT=8'h6A;
// @11:121
  CFG2 \wgraynext_0_a2[0]  (
	.A(wbinnext[1]),
	.B(wbinnext[0]),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2[0] .INIT=4'h6;
// @11:180
  CFG3 \rgraynext_0_a2_0_0_m3[0]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(rgraynext[0])
);
defparam \rgraynext_0_a2_0_0_m3[0] .INIT=8'h65;
// @11:180
  CFG3 \rgraynext_1_i_o3_0_x2_0_o2[2]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(N_476)
);
defparam \rgraynext_1_i_o3_0_x2_0_o2[2] .INIT=8'hF7;
// @11:121
  CFG2 \wgraynext_0_a2[1]  (
	.A(wbinnext[1]),
	.B(wbinnext[2]),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2[1] .INIT=4'h6;
// @11:121
  CFG3 \wgraynext_1_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[3]),
	.Y(wbinnext[3])
);
defparam \wgraynext_1_i_o3[3] .INIT=8'h78;
// @11:180
  CFG4 \rgraynext_1_i_o3_0_x2_0_o2[3]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(N_461),
	.Y(N_481)
);
defparam \rgraynext_1_i_o3_0_x2_0_o2[3] .INIT=16'hFF7F;
// @11:186
  CFG2 \rbin_RNO[0]  (
	.A(N_461),
	.B(rbin_Z[0]),
	.Y(N_79_i_i)
);
defparam \rbin_RNO[0] .INIT=4'h9;
// @11:180
  CFG4 \rgraynext_0_a2_0_0[1]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(N_461),
	.Y(rgraynext[1])
);
defparam \rgraynext_0_a2_0_0[1] .INIT=16'h6656;
// @11:121
  CFG4 \wgraynext_2_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[4]),
	.D(wbin_Z[3]),
	.Y(wbinnext[4])
);
defparam \wgraynext_2_i_o3[3] .INIT=16'h78F0;
// @11:186
  CFG3 \rbin_RNO[1]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(N_80_i_i)
);
defparam \rbin_RNO[1] .INIT=8'hA6;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[1]),
	.B(wq2_rgray_Z[0]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7BDE;
// @11:180
  CFG3 \rgraynext_0_a2_0_0[2]  (
	.A(rbin_Z[3]),
	.B(rbin_Z[2]),
	.C(N_476),
	.Y(rgraynext[2])
);
defparam \rgraynext_0_a2_0_0[2] .INIT=8'h65;
// @11:121
  CFG2 \wgraynext_0_a2[3]  (
	.A(wbinnext[4]),
	.B(wbinnext[3]),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2[3] .INIT=4'h6;
// @11:186
  CFG2 \rbin_RNO[2]  (
	.A(N_476),
	.B(rbin_Z[2]),
	.Y(N_81_i_i)
);
defparam \rbin_RNO[2] .INIT=4'h9;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:180
  CFG4 \rgraynext_0_a2_0_0[3]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(rbin_Z[2]),
	.D(N_476),
	.Y(rgraynext[3])
);
defparam \rgraynext_0_a2_0_0[3] .INIT=16'h6656;
// @11:196
  CFG4 rempty_next_4_i (
	.A(rq2_wgray_Z[4]),
	.B(rbin_Z[4]),
	.C(rbin_Z[3]),
	.D(N_481),
	.Y(rempty_next_4)
);
defparam rempty_next_4_i.INIT=16'h6696;
// @11:196
  CFG4 \rbin_RNO[4]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(rbin_Z[2]),
	.D(N_476),
	.Y(N_579_i_i)
);
defparam \rbin_RNO[4] .INIT=16'hAA6A;
// @11:186
  CFG2 \rbin_RNO[3]  (
	.A(N_481),
	.B(rbin_Z[3]),
	.Y(N_93_i_i)
);
defparam \rbin_RNO[3] .INIT=4'h9;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rgraynext[2]),
	.B(rq2_wgray_Z[2]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rgraynext[3]),
	.B(rempty_next_NE_1_Z),
	.C(rq2_wgray_Z[3]),
	.D(rempty_next_4),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1 */

module afifo_8s_4s_8s_4s_1_0 (
  ping_counter,
  DATA_STREAM_IN,
  rbin,
  rgraynext,
  N_61,
  N_1005,
  TX_FIFO_WR_FROM_OPB,
  N_456,
  N_301,
  N_21_i_0,
  N_298,
  N_32_i,
  N_34_i,
  N_595_i,
  N_581_i,
  N_290,
  N_74_i,
  N_76_i,
  N_77_i,
  N_70_i,
  N_55_i,
  tx_fifo_full,
  FPGA_100M_CLK,
  RESET_N_arst,
  tx_fifo_empty
)
;
input [3:2] ping_counter ;
output [7:0] DATA_STREAM_IN ;
output [4:0] rbin ;
input [3:0] rgraynext ;
input N_61 ;
input N_1005 ;
input TX_FIFO_WR_FROM_OPB ;
input N_456 ;
input N_301 ;
input N_21_i_0 ;
input N_298 ;
input N_32_i ;
input N_34_i ;
input N_595_i ;
input N_581_i ;
input N_290 ;
input N_74_i ;
input N_76_i ;
input N_77_i ;
input N_70_i ;
input N_55_i ;
output tx_fifo_full ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output tx_fifo_empty ;
wire N_61 ;
wire N_1005 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_456 ;
wire N_301 ;
wire N_21_i_0 ;
wire N_298 ;
wire N_32_i ;
wire N_34_i ;
wire N_595_i ;
wire N_581_i ;
wire N_290 ;
wire N_74_i ;
wire N_76_i ;
wire N_77_i ;
wire N_70_i ;
wire N_55_i ;
wire tx_fifo_full ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire tx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] wbin_Z;
wire [3:0] wgray_Z;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA_0;
wire [0:0] wgraynext_0_a2_0_o2_1_Z;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_274_i ;
wire N_272_i ;
wire N_277_i ;
wire N_267_i ;
wire N_269_i ;
wire N_468_i ;
wire rempty_next_NE_0_Z ;
wire N_882 ;
wire rempty_next_NE_1_Z ;
wire rempty_next_4 ;
wire N_890 ;
wire wfull_next_NE_0_Z ;
wire wfull_next_NE_1_Z ;
wire N_8 ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[0]  (
	.Q(rbin[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_55_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_274_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_272_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_277_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_267_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_269_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[4]  (
	.Q(rbin[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[3]  (
	.Q(rbin[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[2]  (
	.Q(rbin[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_76_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[1]  (
	.Q(rbin[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(N_468_i),
	.W_DATA({GND, GND, GND, GND, N_301, N_21_i_0, N_298, N_32_i, N_34_i, N_595_i, N_581_i, N_290}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA_0[11:8], DATA_STREAM_IN[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:121
  CFG4 \wgraynext_0_a2_0_o2_1[0]  (
	.A(ping_counter[3]),
	.B(N_456),
	.C(TX_FIFO_WR_FROM_OPB),
	.D(ping_counter[2]),
	.Y(wgraynext_0_a2_0_o2_1_Z[0])
);
defparam \wgraynext_0_a2_0_o2_1[0] .INIT=16'hF5F4;
// @11:121
  CFG4 \wgraynext_0_a2_0_a2[0]  (
	.A(tx_fifo_full),
	.B(ping_counter[3]),
	.C(wgraynext_0_a2_0_o2_1_Z[0]),
	.D(N_1005),
	.Y(N_468_i)
);
defparam \wgraynext_0_a2_0_a2[0] .INIT=16'h5450;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG2 \wgraynext_1_i_o3_i_a2[0]  (
	.A(N_468_i),
	.B(wbin_Z[0]),
	.Y(N_882)
);
defparam \wgraynext_1_i_o3_i_a2[0] .INIT=4'h8;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rq2_wgray_Z[2]),
	.B(rgraynext[2]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:196
  CFG4 rempty_next_4_i (
	.A(rq2_wgray_Z[4]),
	.B(rbin[4]),
	.C(rbin[3]),
	.D(N_61),
	.Y(rempty_next_4)
);
defparam rempty_next_4_i.INIT=16'h9666;
// @11:121
  CFG3 \wgraynext_0_a2_0[0]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(N_468_i),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2_0[0] .INIT=8'h56;
// @11:121
  CFG4 \wgraynext_1_i_o3_i_a2[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_468_i),
	.Y(N_890)
);
defparam \wgraynext_1_i_o3_i_a2[2] .INIT=16'h8000;
// @11:128
  CFG2 \wbin_RNO[0]  (
	.A(N_468_i),
	.B(wbin_Z[0]),
	.Y(N_269_i)
);
defparam \wbin_RNO[0] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0[1]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_468_i),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2_0[1] .INIT=16'h5666;
// @11:128
  CFG2 \wbin_RNO[1]  (
	.A(N_882),
	.B(wbin_Z[1]),
	.Y(N_267_i)
);
defparam \wbin_RNO[1] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_882),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2_0[2] .INIT=16'h5666;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rq2_wgray_Z[3]),
	.B(rempty_next_NE_1_Z),
	.C(rgraynext[3]),
	.D(rempty_next_4),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
// @11:128
  CFG3 \wbin_RNO[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(N_882),
	.Y(N_277_i)
);
defparam \wbin_RNO[2] .INIT=8'h6A;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[0]),
	.B(wq2_rgray_Z[1]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG3 \wgraynext_0_a2_0[3]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_890),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2_0[3] .INIT=8'h56;
// @11:128
  CFG4 \wbin_RNO[3]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_882),
	.Y(N_272_i)
);
defparam \wbin_RNO[3] .INIT=16'h6AAA;
// @11:134
  CFG3 wfull_next_NE_1 (
	.A(wgraynext[2]),
	.B(wq2_rgray_Z[2]),
	.C(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_1_Z)
);
defparam wfull_next_NE_1.INIT=8'hF6;
// @11:134
  CFG4 wfull_next_4_i (
	.A(wq2_rgray_Z[4]),
	.B(wbin_Z[4]),
	.C(wbin_Z[3]),
	.D(N_890),
	.Y(N_8)
);
defparam wfull_next_4_i.INIT=16'h9666;
// @11:134
  CFG3 \wbin_RNO[4]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_890),
	.Y(N_274_i)
);
defparam \wbin_RNO[4] .INIT=8'h6A;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wgraynext[3]),
	.B(wq2_rgray_Z[3]),
	.C(wfull_next_NE_1_Z),
	.D(N_8),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h0600;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1_0 */

module msg_buffer (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  ping_counter,
  DATA_STREAM_OUT,
  rx_fifo_data,
  tx_fifo_empty,
  tx_fifo_full,
  N_55_i,
  N_70_i,
  N_77_i,
  N_76_i,
  N_74_i,
  N_290,
  N_581_i,
  N_595_i,
  N_34_i,
  N_32_i,
  N_298,
  N_21_i_0,
  N_301,
  N_456,
  TX_FIFO_WR_FROM_OPB,
  N_1005,
  N_61,
  rx_fifo_empty,
  N_461,
  DATA_STREAM_OUT_STB,
  FPGA_100M_CLK,
  RESET_N_arst,
  DATA_STREAM_OUT_ACK_1z
)
;
input [3:0] rgraynext ;
output [4:0] rbin ;
output [7:0] DATA_STREAM_IN ;
input [3:2] ping_counter ;
input [7:0] DATA_STREAM_OUT ;
output [7:0] rx_fifo_data ;
output tx_fifo_empty ;
output tx_fifo_full ;
input N_55_i ;
input N_70_i ;
input N_77_i ;
input N_76_i ;
input N_74_i ;
input N_290 ;
input N_581_i ;
input N_595_i ;
input N_34_i ;
input N_32_i ;
input N_298 ;
input N_21_i_0 ;
input N_301 ;
input N_456 ;
input TX_FIFO_WR_FROM_OPB ;
input N_1005 ;
input N_61 ;
output rx_fifo_empty ;
input N_461 ;
input DATA_STREAM_OUT_STB ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output DATA_STREAM_OUT_ACK_1z ;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_55_i ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_290 ;
wire N_581_i ;
wire N_595_i ;
wire N_34_i ;
wire N_32_i ;
wire N_298 ;
wire N_21_i_0 ;
wire N_301 ;
wire N_456 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_1005 ;
wire N_61 ;
wire rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_STB ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire DATA_STREAM_OUT_ACK_1z ;
wire VCC ;
wire DATA_STREAM_OUT_ACK6_Z ;
wire GND ;
wire rx_fifo_full ;
// @19:56
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_ACK6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:59
  CFG2 DATA_STREAM_OUT_ACK6 (
	.A(DATA_STREAM_OUT_STB),
	.B(rx_fifo_full),
	.Y(DATA_STREAM_OUT_ACK6_Z)
);
defparam DATA_STREAM_OUT_ACK6.INIT=4'h2;
// @19:39
  afifo_8s_4s_8s_4s_1 rx_fifo_inst (
	.rx_fifo_data(rx_fifo_data[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_461(N_461),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_1z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.rx_fifo_full(rx_fifo_full),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.rx_fifo_empty(rx_fifo_empty)
);
// @19:70
  afifo_8s_4s_8s_4s_1_0 tx_fifo_inst (
	.ping_counter(ping_counter[3:2]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.rbin(rbin[4:0]),
	.rgraynext(rgraynext[3:0]),
	.N_61(N_61),
	.N_1005(N_1005),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_456(N_456),
	.N_301(N_301),
	.N_21_i_0(N_21_i_0),
	.N_298(N_298),
	.N_32_i(N_32_i),
	.N_34_i(N_34_i),
	.N_595_i(N_595_i),
	.N_581_i(N_581_i),
	.N_290(N_290),
	.N_74_i(N_74_i),
	.N_76_i(N_76_i),
	.N_77_i(N_77_i),
	.N_70_i(N_70_i),
	.N_55_i(N_55_i),
	.tx_fifo_full(tx_fifo_full),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.tx_fifo_empty(tx_fifo_empty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_buffer */

module msg_read (
  OPB_DO,
  OPB_ADDR,
  rx_fifo_data,
  OPB_ADDR_0_0,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_2,
  OPB_ADDR_fast_11,
  OPB_ADDR_fast_10,
  OPB_ADDR_fast_1,
  OPB_ADDR_fast_7,
  OPB_ADDR_fast_6,
  OPB_ADDR_fast_5,
  OPB_ADDR_fast_8,
  OPB_ADDR_fast_19,
  OPB_ADDR_fast_20,
  N_461,
  rx_fifo_empty,
  OPB_RE_1z,
  DBUG_HEADER6_c,
  OPB_ADDR_2_rep1_1z,
  OPB_ADDR_3_rep1_1z,
  OPB_ADDR_1_rep1_1z,
  FPGA_100M_CLK,
  RESET_N_arst,
  OPB_ADDR_1_rep2_1z,
  OPB_WE_i,
  OPB_WE_1z
)
;
output [31:0] OPB_DO ;
output [31:0] OPB_ADDR ;
input [7:0] rx_fifo_data ;
output OPB_ADDR_0_0 ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_2 ;
output OPB_ADDR_fast_11 ;
output OPB_ADDR_fast_10 ;
output OPB_ADDR_fast_1 ;
output OPB_ADDR_fast_7 ;
output OPB_ADDR_fast_6 ;
output OPB_ADDR_fast_5 ;
output OPB_ADDR_fast_8 ;
output OPB_ADDR_fast_19 ;
output OPB_ADDR_fast_20 ;
output N_461 ;
input rx_fifo_empty ;
output OPB_RE_1z ;
input DBUG_HEADER6_c ;
output OPB_ADDR_2_rep1_1z ;
output OPB_ADDR_3_rep1_1z ;
output OPB_ADDR_1_rep1_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output OPB_ADDR_1_rep2_1z ;
output OPB_WE_i ;
output OPB_WE_1z ;
wire OPB_ADDR_0_0 ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_2 ;
wire OPB_ADDR_fast_11 ;
wire OPB_ADDR_fast_10 ;
wire OPB_ADDR_fast_1 ;
wire OPB_ADDR_fast_7 ;
wire OPB_ADDR_fast_6 ;
wire OPB_ADDR_fast_5 ;
wire OPB_ADDR_fast_8 ;
wire OPB_ADDR_fast_19 ;
wire OPB_ADDR_fast_20 ;
wire N_461 ;
wire rx_fifo_empty ;
wire OPB_RE_1z ;
wire DBUG_HEADER6_c ;
wire OPB_ADDR_2_rep1_1z ;
wire OPB_ADDR_3_rep1_1z ;
wire OPB_ADDR_1_rep1_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OPB_ADDR_1_rep2_1z ;
wire OPB_WE_i ;
wire OPB_WE_1z ;
wire [2:0] state_Z;
wire [2:2] state_RNIN1PF1_Z;
wire [7:0] timeout_cnt_Z;
wire [7:0] timeout_cnt_s;
wire [7:0] byte_header_Z;
wire [31:0] OPB_DO_6;
wire [7:0] byte_tail_Z;
wire [3:0] byte_cnt_Z;
wire [2:2] state_RNI22BF4_S;
wire [2:2] state_RNI22BF4_Y;
wire [6:0] timeout_cnt_cry;
wire [0:0] timeout_cnt_RNI38GLD_Y;
wire [1:1] timeout_cnt_RNI5FLRM_Y;
wire [2:2] timeout_cnt_RNI8NQ101_Y;
wire [3:3] timeout_cnt_RNIC00891_Y;
wire [4:4] timeout_cnt_RNIHA5EI1_Y;
wire [5:5] timeout_cnt_RNINLAKR1_Y;
wire [7:7] timeout_cnt_RNO_FCO;
wire [7:7] timeout_cnt_RNO_Y;
wire [6:6] timeout_cnt_RNIU1GQ42_Y;
wire [1:1] next_state_12_i_o2_4_Z;
wire [1:0] next_state_12_i_0_Z;
wire [1:0] next_state_12_i_1_Z;
wire [1:1] next_state_12_i_0_0_Z;
wire VCC ;
wire N_222_i_rep2 ;
wire N_20 ;
wire GND ;
wire N_222_i_rep1 ;
wire N_222_i_fast ;
wire N_223_i_rep1 ;
wire N_223_i_fast ;
wire N_436_i_fast ;
wire N_227_i_fast ;
wire N_202_i_rep2 ;
wire N_202_i_rep1 ;
wire N_202_i_fast ;
wire N_203_i_fast ;
wire N_245_i_fast ;
wire N_224_i_fast ;
wire N_225_i_fast ;
wire N_207_i_fast ;
wire N_208_i_fast ;
wire N_580 ;
wire OPB_WE_3 ;
wire OPB_RE_3 ;
wire N_165_i ;
wire N_223_i ;
wire N_202_i ;
wire N_222_i ;
wire N_201_i ;
wire N_352 ;
wire N_206_i ;
wire N_205_i ;
wire N_29_i ;
wire N_22_i ;
wire N_204_i ;
wire N_237_i ;
wire N_236_i ;
wire N_436_i ;
wire N_227_i ;
wire N_226_i ;
wire N_225_i ;
wire N_203_i ;
wire N_245_i ;
wire N_224_i ;
wire N_235_i ;
wire un1_next_state28_1_i_0_0_Z ;
wire N_178_i ;
wire N_246_i ;
wire N_214_i ;
wire N_213_i ;
wire N_212_i ;
wire N_211_i ;
wire N_210_i ;
wire N_63_i ;
wire N_209_i ;
wire N_58_i ;
wire N_208_i ;
wire N_207_i ;
wire un1_byte_header7_0_Z ;
wire next_state40_0_o2_Z ;
wire N_340_i ;
wire N_350_i ;
wire N_338_i ;
wire N_348_i ;
wire N_346_i ;
wire N_344_i ;
wire N_448_i ;
wire timeout_cnt_cry_cy ;
wire N_878 ;
wire N_855 ;
wire N_465 ;
wire N_615 ;
wire N_874 ;
wire N_617 ;
wire un1_next_state77_1_i_a3_0_Z ;
wire next_state20lto5_0_Z ;
wire N_469 ;
wire next_state20 ;
wire N_877 ;
wire next_state52_NE_3_Z ;
wire next_state52_NE_2_Z ;
wire next_state52_NE_1_Z ;
wire next_state52_NE_0_Z ;
wire next_state58 ;
wire N_1004 ;
wire N_883 ;
wire N_880 ;
wire N_879 ;
wire N_876 ;
wire N_809 ;
wire byte_header7_0_a3_Z ;
wire N_621 ;
wire N_619 ;
wire N_613 ;
wire N_609 ;
wire N_607 ;
wire N_611 ;
wire N_503 ;
wire N_806 ;
wire N_483 ;
wire N_1009 ;
wire next_state_1 ;
wire N_492 ;
wire N_467 ;
wire N_466 ;
wire N_470 ;
wire N_804 ;
wire OPB_RE_3_2 ;
  CFG1 \state_RNIN1PF1[2]  (
	.A(state_Z[2]),
	.Y(state_RNIN1PF1_Z[2])
);
defparam \state_RNIN1PF1[2] .INIT=2'h1;
  CFG1 OPB_WE_RNI8TNL1 (
	.A(OPB_WE_1z),
	.Y(OPB_WE_i)
);
defparam OPB_WE_RNI8TNL1.INIT=2'h1;
// @20:241
  SLE OPB_ADDR_1_rep2 (
	.Q(OPB_ADDR_1_rep2_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_222_i_rep2),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE OPB_ADDR_1_rep1 (
	.Q(OPB_ADDR_1_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_222_i_rep1),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[1]  (
	.Q(OPB_ADDR_fast_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_222_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE OPB_ADDR_3_rep1 (
	.Q(OPB_ADDR_3_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_223_i_rep1),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[3]  (
	.Q(OPB_ADDR_fast_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_223_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[12]  (
	.Q(OPB_ADDR_fast_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_436_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[11]  (
	.Q(OPB_ADDR_fast_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_227_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE OPB_ADDR_2_rep2 (
	.Q(OPB_ADDR[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_202_i_rep2),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE OPB_ADDR_2_rep1 (
	.Q(OPB_ADDR_2_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_202_i_rep1),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[2]  (
	.Q(OPB_ADDR_fast_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_202_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[8]  (
	.Q(OPB_ADDR_fast_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_203_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[7]  (
	.Q(OPB_ADDR_fast_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_245_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[6]  (
	.Q(OPB_ADDR_fast_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_224_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[9]  (
	.Q(OPB_ADDR_fast_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_225_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[20]  (
	.Q(OPB_ADDR_fast_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_207_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_fast[21]  (
	.Q(OPB_ADDR_fast_20),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_208_i_fast),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[7]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:260
  SLE OPB_WE (
	.Q(OPB_WE_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:260
  SLE OPB_RE (
	.Q(OPB_RE_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_RE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[4]  (
	.Q(OPB_ADDR[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_165_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[3]  (
	.Q(OPB_ADDR[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_223_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[2]  (
	.Q(OPB_ADDR_0_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_202_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[1]  (
	.Q(OPB_ADDR[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_222_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[0]  (
	.Q(OPB_ADDR[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_201_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:196
  SLE \byte_header[7]  (
	.Q(byte_header_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[7]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[6]  (
	.Q(byte_header_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[6]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[5]  (
	.Q(byte_header_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[5]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[4]  (
	.Q(byte_header_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[4]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[3]  (
	.Q(byte_header_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[3]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[2]  (
	.Q(byte_header_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[2]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[1]  (
	.Q(byte_header_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[1]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[0]  (
	.Q(byte_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[0]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:241
  SLE \OPB_ADDR_Z[19]  (
	.Q(OPB_ADDR[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_206_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[18]  (
	.Q(OPB_ADDR[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_205_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[17]  (
	.Q(OPB_ADDR[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_29_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[16]  (
	.Q(OPB_ADDR[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_22_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[15]  (
	.Q(OPB_ADDR[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_204_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[14]  (
	.Q(OPB_ADDR[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_237_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[13]  (
	.Q(OPB_ADDR[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_236_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[12]  (
	.Q(OPB_ADDR[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_436_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[11]  (
	.Q(OPB_ADDR[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_227_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[10]  (
	.Q(OPB_ADDR[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_226_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[9]  (
	.Q(OPB_ADDR[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_225_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[8]  (
	.Q(OPB_ADDR[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_203_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[7]  (
	.Q(OPB_ADDR[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_245_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[6]  (
	.Q(OPB_ADDR[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_224_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[5]  (
	.Q(OPB_ADDR[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_235_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[2]  (
	.Q(OPB_DO[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[2]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[1]  (
	.Q(OPB_DO[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[1]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[0]  (
	.Q(OPB_DO[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[0]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[31]  (
	.Q(OPB_ADDR[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_178_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[30]  (
	.Q(OPB_ADDR[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_246_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[29]  (
	.Q(OPB_ADDR[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_214_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[28]  (
	.Q(OPB_ADDR[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_213_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[27]  (
	.Q(OPB_ADDR[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_212_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[26]  (
	.Q(OPB_ADDR[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_211_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[25]  (
	.Q(OPB_ADDR[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_210_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[24]  (
	.Q(OPB_ADDR[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_63_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[23]  (
	.Q(OPB_ADDR[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_209_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[22]  (
	.Q(OPB_ADDR[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_58_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[21]  (
	.Q(OPB_ADDR[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_208_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[20]  (
	.Q(OPB_ADDR[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_207_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[17]  (
	.Q(OPB_DO[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[17]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[16]  (
	.Q(OPB_DO[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[16]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[15]  (
	.Q(OPB_DO[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[15]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[14]  (
	.Q(OPB_DO[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[14]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[13]  (
	.Q(OPB_DO[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[13]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[12]  (
	.Q(OPB_DO[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[12]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[11]  (
	.Q(OPB_DO[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[11]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[10]  (
	.Q(OPB_DO[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[10]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[9]  (
	.Q(OPB_DO[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[9]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[8]  (
	.Q(OPB_DO[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[8]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[7]  (
	.Q(OPB_DO[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[7]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[6]  (
	.Q(OPB_DO[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[6]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[5]  (
	.Q(OPB_DO[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[5]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[4]  (
	.Q(OPB_DO[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[4]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[3]  (
	.Q(OPB_DO[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[3]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:209
  SLE \byte_tail[0]  (
	.Q(byte_tail_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[0]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:222
  SLE \OPB_DO_Z[31]  (
	.Q(OPB_DO[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[31]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[30]  (
	.Q(OPB_DO[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[30]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[29]  (
	.Q(OPB_DO[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[29]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[28]  (
	.Q(OPB_DO[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[28]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[27]  (
	.Q(OPB_DO[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[27]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[26]  (
	.Q(OPB_DO[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[26]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[25]  (
	.Q(OPB_DO[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[25]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[24]  (
	.Q(OPB_DO[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[24]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[23]  (
	.Q(OPB_DO[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[23]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[22]  (
	.Q(OPB_DO[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[22]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[21]  (
	.Q(OPB_DO[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[21]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[20]  (
	.Q(OPB_DO[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[20]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[19]  (
	.Q(OPB_DO[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[19]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[18]  (
	.Q(OPB_DO[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[18]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_340_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_350_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_338_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_348_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_346_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_344_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_448_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:209
  SLE \byte_tail[7]  (
	.Q(byte_tail_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[7]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[6]  (
	.Q(byte_tail_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[6]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[5]  (
	.Q(byte_tail_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[5]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[4]  (
	.Q(byte_tail_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[4]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[3]  (
	.Q(byte_tail_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[3]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[2]  (
	.Q(byte_tail_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[2]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[1]  (
	.Q(byte_tail_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[1]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:84
  ARI1 \state_RNI22BF4[2]  (
	.FCO(timeout_cnt_cry_cy),
	.S(state_RNI22BF4_S[2]),
	.Y(state_RNI22BF4_Y[2]),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.D(state_Z[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_RNI22BF4[2] .INIT=20'h4FE00;
// @20:84
  ARI1 \timeout_cnt_RNI38GLD[0]  (
	.FCO(timeout_cnt_cry[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_RNI38GLD_Y[0]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_RNI38GLD[0] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNI5FLRM[1]  (
	.FCO(timeout_cnt_cry[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_RNI5FLRM_Y[1]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[0])
);
defparam \timeout_cnt_RNI5FLRM[1] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNI8NQ101[2]  (
	.FCO(timeout_cnt_cry[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_RNI8NQ101_Y[2]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[1])
);
defparam \timeout_cnt_RNI8NQ101[2] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIC00891[3]  (
	.FCO(timeout_cnt_cry[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_RNIC00891_Y[3]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[2])
);
defparam \timeout_cnt_RNIC00891[3] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIHA5EI1[4]  (
	.FCO(timeout_cnt_cry[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_RNIHA5EI1_Y[4]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[3])
);
defparam \timeout_cnt_RNIHA5EI1[4] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNINLAKR1[5]  (
	.FCO(timeout_cnt_cry[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_RNINLAKR1_Y[5]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[4])
);
defparam \timeout_cnt_RNINLAKR1[5] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNO[7]  (
	.FCO(timeout_cnt_RNO_FCO[7]),
	.S(timeout_cnt_s[7]),
	.Y(timeout_cnt_RNO_Y[7]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[6])
);
defparam \timeout_cnt_RNO[7] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIU1GQ42[6]  (
	.FCO(timeout_cnt_cry[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_RNIU1GQ42_Y[6]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[5])
);
defparam \timeout_cnt_RNIU1GQ42[6] .INIT=20'h48800;
// @20:160
  CFG4 un1_next_state28_1_i_0_0_a2 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_878)
);
defparam un1_next_state28_1_i_0_0_a2.INIT=16'h0004;
// @20:241
  CFG4 OPB_ADDR_1_rep2_RNO (
	.A(OPB_ADDR_1_rep2_1z),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_222_i_rep2)
);
defparam OPB_ADDR_1_rep2_RNO.INIT=16'hE020;
// @20:241
  CFG4 OPB_ADDR_1_rep1_RNO (
	.A(OPB_ADDR_1_rep1_1z),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_222_i_rep1)
);
defparam OPB_ADDR_1_rep1_RNO.INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[1]  (
	.A(OPB_ADDR_fast_0),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_222_i_fast)
);
defparam \OPB_ADDR_fast_RNO[1] .INIT=16'hE020;
// @20:241
  CFG4 OPB_ADDR_3_rep1_RNO (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR_3_rep1_1z),
	.C(rx_fifo_data[3]),
	.D(N_855),
	.Y(N_223_i_rep1)
);
defparam OPB_ADDR_3_rep1_RNO.INIT=16'hE400;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR_fast_2),
	.C(rx_fifo_data[3]),
	.D(N_855),
	.Y(N_223_i_fast)
);
defparam \OPB_ADDR_fast_RNO[3] .INIT=16'hE400;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[12]  (
	.A(N_465),
	.B(OPB_ADDR_fast_11),
	.C(rx_fifo_data[4]),
	.D(N_855),
	.Y(N_436_i_fast)
);
defparam \OPB_ADDR_fast_RNO[12] .INIT=16'hD800;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[11]  (
	.A(N_465),
	.B(OPB_ADDR_fast_10),
	.C(rx_fifo_data[3]),
	.D(N_855),
	.Y(N_227_i_fast)
);
defparam \OPB_ADDR_fast_RNO[11] .INIT=16'hD800;
// @20:241
  CFG4 OPB_ADDR_2_rep2_RNO (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR[2]),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_202_i_rep2)
);
defparam OPB_ADDR_2_rep2_RNO.INIT=16'hE040;
// @20:241
  CFG4 OPB_ADDR_2_rep1_RNO (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR_2_rep1_1z),
	.C(rx_fifo_data[2]),
	.D(N_855),
	.Y(N_202_i_rep1)
);
defparam OPB_ADDR_2_rep1_RNO.INIT=16'hE400;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR_fast_1),
	.C(rx_fifo_data[2]),
	.D(N_855),
	.Y(N_202_i_fast)
);
defparam \OPB_ADDR_fast_RNO[2] .INIT=16'hE400;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[8]  (
	.A(N_465),
	.B(OPB_ADDR_fast_7),
	.C(rx_fifo_data[0]),
	.D(N_855),
	.Y(N_203_i_fast)
);
defparam \OPB_ADDR_fast_RNO[8] .INIT=16'hD800;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[7]  (
	.A(N_855),
	.B(rx_fifo_data[7]),
	.C(OPB_ADDR_fast_6),
	.D(byte_cnt_Z[2]),
	.Y(N_245_i_fast)
);
defparam \OPB_ADDR_fast_RNO[7] .INIT=16'h88A0;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[6]  (
	.A(N_855),
	.B(rx_fifo_data[6]),
	.C(OPB_ADDR_fast_5),
	.D(byte_cnt_Z[2]),
	.Y(N_224_i_fast)
);
defparam \OPB_ADDR_fast_RNO[6] .INIT=16'h88A0;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[9]  (
	.A(N_465),
	.B(OPB_ADDR_fast_8),
	.C(rx_fifo_data[1]),
	.D(N_855),
	.Y(N_225_i_fast)
);
defparam \OPB_ADDR_fast_RNO[9] .INIT=16'hD800;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[20]  (
	.A(N_615),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_207_i_fast)
);
defparam \OPB_ADDR_fast_RNO[20] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_fast_RNO[21]  (
	.A(N_617),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_208_i_fast)
);
defparam \OPB_ADDR_fast_RNO[21] .INIT=16'h5010;
// @20:200
  CFG2 un1_next_state77_1_i_a3_0 (
	.A(byte_cnt_Z[3]),
	.B(rx_fifo_empty),
	.Y(un1_next_state77_1_i_a3_0_Z)
);
defparam un1_next_state77_1_i_a3_0.INIT=4'h1;
// @20:94
  CFG2 next_state20lto5_0 (
	.A(timeout_cnt_Z[4]),
	.B(timeout_cnt_Z[5]),
	.Y(next_state20lto5_0_Z)
);
defparam next_state20lto5_0.INIT=4'h1;
// @20:119
  CFG2 next_state40_0_o2_0 (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[1]),
	.Y(N_469)
);
defparam next_state40_0_o2_0.INIT=4'hE;
// @20:167
  CFG2 \byte_cnt_3_i_o2_2[1]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_465)
);
defparam \byte_cnt_3_i_o2_2[1] .INIT=4'h7;
// @20:84
  CFG2 \next_state_12_i_a2[2]  (
	.A(next_state20),
	.B(state_Z[0]),
	.Y(N_877)
);
defparam \next_state_12_i_a2[2] .INIT=4'h8;
// @20:245
  CFG2 \OPB_ADDR_6_i_a2[16]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_874)
);
defparam \OPB_ADDR_6_i_a2[16] .INIT=4'h4;
// @20:132
  CFG4 next_state52_NE_3 (
	.A(byte_tail_Z[3]),
	.B(byte_tail_Z[0]),
	.C(byte_header_Z[3]),
	.D(byte_header_Z[0]),
	.Y(next_state52_NE_3_Z)
);
defparam next_state52_NE_3.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_2 (
	.A(byte_tail_Z[2]),
	.B(byte_tail_Z[1]),
	.C(byte_header_Z[2]),
	.D(byte_header_Z[1]),
	.Y(next_state52_NE_2_Z)
);
defparam next_state52_NE_2.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_1 (
	.A(byte_tail_Z[7]),
	.B(byte_tail_Z[6]),
	.C(byte_header_Z[7]),
	.D(byte_header_Z[6]),
	.Y(next_state52_NE_1_Z)
);
defparam next_state52_NE_1.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_0 (
	.A(byte_tail_Z[5]),
	.B(byte_tail_Z[4]),
	.C(byte_header_Z[5]),
	.D(byte_header_Z[4]),
	.Y(next_state52_NE_0_Z)
);
defparam next_state52_NE_0.INIT=16'hEDB7;
// @20:84
  CFG4 \next_state_12_i_o2_4[1]  (
	.A(byte_header_Z[6]),
	.B(byte_header_Z[4]),
	.C(byte_header_Z[3]),
	.D(byte_header_Z[1]),
	.Y(next_state_12_i_o2_4_Z[1])
);
defparam \next_state_12_i_o2_4[1] .INIT=16'h7FFF;
// @20:119
  CFG3 next_state40_0_o2 (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[0]),
	.C(N_469),
	.Y(next_state40_0_o2_Z)
);
defparam next_state40_0_o2.INIT=8'h08;
// @20:131
  CFG4 next_state58_0_a3 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(next_state58)
);
defparam next_state58_0_a3.INIT=16'h0008;
// @20:265
  CFG3 OPB_RE_3_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state20),
	.Y(N_1004)
);
defparam OPB_RE_3_0_a2.INIT=8'h10;
// @20:226
  CFG3 \OPB_DO_6_1_a2[10]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_465),
	.Y(N_883)
);
defparam \OPB_DO_6_1_a2[10] .INIT=8'h04;
// @20:226
  CFG3 \OPB_DO_6_0_a2[16]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_874),
	.Y(N_880)
);
defparam \OPB_DO_6_0_a2[16] .INIT=8'h40;
// @20:160
  CFG4 un1_next_state28_1_i_0_0_a2_0 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_879)
);
defparam un1_next_state28_1_i_0_0_a2_0.INIT=16'h3200;
// @20:84
  CFG3 \next_state_12_i_a2_1[0]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[2]),
	.C(byte_cnt_Z[1]),
	.Y(N_876)
);
defparam \next_state_12_i_a2_1[0] .INIT=8'h01;
// @20:84
  CFG3 \next_state_12_i_a3_0[2]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state20),
	.Y(N_809)
);
defparam \next_state_12_i_a3_0[2] .INIT=8'h60;
// @20:200
  CFG3 byte_header7_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.Y(byte_header7_0_a3_Z)
);
defparam byte_header7_0_a3.INIT=8'hA8;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[23]  (
	.A(OPB_ADDR[23]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_621)
);
defparam \OPB_ADDR_6_i_a3[23] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[22]  (
	.A(OPB_ADDR[22]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_619)
);
defparam \OPB_ADDR_6_i_a3[22] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[20]  (
	.A(OPB_ADDR[20]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_615)
);
defparam \OPB_ADDR_6_i_a3[20] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[19]  (
	.A(OPB_ADDR[19]),
	.B(byte_cnt_Z[2]),
	.C(byte_cnt_Z[0]),
	.Y(N_613)
);
defparam \OPB_ADDR_6_i_a3[19] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[17]  (
	.A(OPB_ADDR[17]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_609)
);
defparam \OPB_ADDR_6_i_a3[17] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[16]  (
	.A(OPB_ADDR[16]),
	.B(byte_cnt_Z[2]),
	.C(byte_cnt_Z[0]),
	.Y(N_607)
);
defparam \OPB_ADDR_6_i_a3[16] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[18]  (
	.A(OPB_ADDR[18]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_611)
);
defparam \OPB_ADDR_6_i_a3[18] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[21]  (
	.A(OPB_ADDR[21]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_617)
);
defparam \OPB_ADDR_6_i_a3[21] .INIT=8'h54;
// @20:84
  CFG4 \next_state_12_i_o2[1]  (
	.A(byte_header_Z[2]),
	.B(next_state_12_i_o2_4_Z[1]),
	.C(byte_header_Z[7]),
	.D(byte_header_Z[5]),
	.Y(N_503)
);
defparam \next_state_12_i_o2[1] .INIT=16'hFFFE;
// @20:84
  CFG4 \next_state_12_i_a3_1[0]  (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(byte_cnt_Z[3]),
	.D(N_876),
	.Y(N_806)
);
defparam \next_state_12_i_a3_1[0] .INIT=16'h0100;
// @20:94
  CFG4 next_state20lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[3]),
	.D(next_state20lto5_0_Z),
	.Y(next_state20)
);
defparam next_state20lto7.INIT=16'h7F77;
// @20:84
  CFG3 \next_state_12_i_0[1]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.Y(next_state_12_i_0_Z[1])
);
defparam \next_state_12_i_0[1] .INIT=8'h29;
// @20:167
  CFG4 \byte_cnt_3_i_o2[0]  (
	.A(rx_fifo_empty),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(N_461)
);
defparam \byte_cnt_3_i_o2[0] .INIT=16'hAEEA;
// @20:84
  CFG4 \next_state_12_i_o2[0]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_483)
);
defparam \next_state_12_i_o2[0] .INIT=16'hEFFF;
// @20:213
  CFG2 un1_byte_header7_0 (
	.A(next_state40_0_o2_Z),
	.B(byte_header7_0_a3_Z),
	.Y(un1_byte_header7_0_Z)
);
defparam un1_byte_header7_0.INIT=4'hE;
// @20:84
  CFG2 \next_state_12_i_a2_0[0]  (
	.A(next_state40_0_o2_Z),
	.B(state_Z[1]),
	.Y(N_1009)
);
defparam \next_state_12_i_a2_0[0] .INIT=4'h8;
// @20:160
  CFG4 un1_next_state72_1_i_0_0_a3 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_855)
);
defparam un1_next_state72_1_i_0_0_a3.INIT=16'h0132;
// @20:160
  CFG3 un1_next_state28_1_i_0_0 (
	.A(N_878),
	.B(state_RNI22BF4_Y[2]),
	.C(N_879),
	.Y(un1_next_state28_1_i_0_0_Z)
);
defparam un1_next_state28_1_i_0_0.INIT=8'hFB;
// @20:132
  CFG4 next_state52_NE (
	.A(next_state52_NE_0_Z),
	.B(next_state52_NE_3_Z),
	.C(next_state52_NE_2_Z),
	.D(next_state52_NE_1_Z),
	.Y(next_state_1)
);
defparam next_state52_NE.INIT=16'hFFFE;
// @20:84
  CFG4 \next_state_12_i_o3[0]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.D(next_state20),
	.Y(N_580)
);
defparam \next_state_12_i_o3[0] .INIT=16'hD701;
// @20:167
  CFG2 \byte_cnt_3_i_o2_1[1]  (
	.A(N_461),
	.B(N_465),
	.Y(N_492)
);
defparam \byte_cnt_3_i_o2_1[1] .INIT=4'hE;
// @20:226
  CFG4 \OPB_DO_6_0_o2[16]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.D(N_878),
	.Y(N_467)
);
defparam \OPB_DO_6_0_o2[16] .INIT=16'hFF40;
// @20:226
  CFG4 \OPB_DO_6_1_o2[27]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[1]),
	.C(N_878),
	.D(byte_cnt_Z[2]),
	.Y(N_466)
);
defparam \OPB_DO_6_1_o2[27] .INIT=16'hF4F0;
// @20:160
  CFG2 un1_next_state72_1_i_0_0 (
	.A(N_855),
	.B(state_RNI22BF4_Y[2]),
	.Y(N_20)
);
defparam un1_next_state72_1_i_0_0.INIT=4'hB;
// @20:84
  CFG4 \next_state_12_i_0[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(N_806),
	.D(N_503),
	.Y(next_state_12_i_0_Z[0])
);
defparam \next_state_12_i_0[0] .INIT=16'hF0F2;
// @20:226
  CFG3 \OPB_DO_6_1_o2[10]  (
	.A(N_483),
	.B(N_878),
	.C(N_880),
	.Y(N_470)
);
defparam \OPB_DO_6_1_o2[10] .INIT=8'hFD;
// @20:226
  CFG4 \OPB_DO_6_0_0[0]  (
	.A(OPB_DO[0]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[0])
);
defparam \OPB_DO_6_0_0[0] .INIT=16'hF888;
// @20:200
  CFG4 un1_next_state77_1_i_0 (
	.A(un1_next_state77_1_i_a3_0_Z),
	.B(N_876),
	.C(byte_header7_0_a3_Z),
	.D(state_RNI22BF4_Y[2]),
	.Y(N_352)
);
defparam un1_next_state77_1_i_0.INIT=16'hF0F8;
// @20:226
  CFG4 \OPB_DO_6_0[7]  (
	.A(OPB_DO[7]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[7])
);
defparam \OPB_DO_6_0[7] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[4]  (
	.A(OPB_DO[4]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[4])
);
defparam \OPB_DO_6_0[4] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[1]  (
	.A(OPB_DO[1]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[1])
);
defparam \OPB_DO_6_0[1] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[6]  (
	.A(OPB_DO[6]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[6])
);
defparam \OPB_DO_6_0[6] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[3]  (
	.A(OPB_DO[3]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[3])
);
defparam \OPB_DO_6_0[3] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[2]  (
	.A(OPB_DO[2]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[2])
);
defparam \OPB_DO_6_0[2] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[5]  (
	.A(OPB_DO[5]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[5])
);
defparam \OPB_DO_6_0[5] .INIT=16'hF888;
// @20:241
  CFG4 \OPB_ADDR_RNO[4]  (
	.A(OPB_ADDR[4]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_165_i)
);
defparam \OPB_ADDR_RNO[4] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR[3]),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_223_i)
);
defparam \OPB_ADDR_RNO[3] .INIT=16'hE040;
// @20:241
  CFG4 \OPB_ADDR_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR_0_0),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_202_i)
);
defparam \OPB_ADDR_RNO[2] .INIT=16'hE040;
// @20:241
  CFG4 \OPB_ADDR_RNO[1]  (
	.A(OPB_ADDR[1]),
	.B(byte_cnt_Z[2]),
	.C(rx_fifo_data[1]),
	.D(N_855),
	.Y(N_222_i)
);
defparam \OPB_ADDR_RNO[1] .INIT=16'hE200;
// @20:241
  CFG4 \OPB_ADDR_RNO[0]  (
	.A(OPB_ADDR[0]),
	.B(byte_cnt_Z[2]),
	.C(rx_fifo_data[0]),
	.D(N_855),
	.Y(N_201_i)
);
defparam \OPB_ADDR_RNO[0] .INIT=16'hE200;
// @20:241
  CFG4 \OPB_ADDR_RNO[19]  (
	.A(N_613),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_206_i)
);
defparam \OPB_ADDR_RNO[19] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[18]  (
	.A(N_611),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_205_i)
);
defparam \OPB_ADDR_RNO[18] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[17]  (
	.A(N_609),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_29_i)
);
defparam \OPB_ADDR_RNO[17] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[16]  (
	.A(N_607),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_22_i)
);
defparam \OPB_ADDR_RNO[16] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[15]  (
	.A(OPB_ADDR[15]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_204_i)
);
defparam \OPB_ADDR_RNO[15] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[14]  (
	.A(OPB_ADDR[14]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_237_i)
);
defparam \OPB_ADDR_RNO[14] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[13]  (
	.A(OPB_ADDR[13]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_236_i)
);
defparam \OPB_ADDR_RNO[13] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[12]  (
	.A(OPB_ADDR[12]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_436_i)
);
defparam \OPB_ADDR_RNO[12] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[11]  (
	.A(OPB_ADDR[11]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_227_i)
);
defparam \OPB_ADDR_RNO[11] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[10]  (
	.A(OPB_ADDR[10]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_226_i)
);
defparam \OPB_ADDR_RNO[10] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[9]  (
	.A(OPB_ADDR[9]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_225_i)
);
defparam \OPB_ADDR_RNO[9] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[8]  (
	.A(OPB_ADDR[8]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_203_i)
);
defparam \OPB_ADDR_RNO[8] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[7]  (
	.A(OPB_ADDR[7]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_245_i)
);
defparam \OPB_ADDR_RNO[7] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[6]  (
	.A(OPB_ADDR[6]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_224_i)
);
defparam \OPB_ADDR_RNO[6] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[5]  (
	.A(OPB_ADDR[5]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_235_i)
);
defparam \OPB_ADDR_RNO[5] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[31]  (
	.A(OPB_ADDR[31]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_178_i)
);
defparam \OPB_ADDR_RNO[31] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[30]  (
	.A(OPB_ADDR[30]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_246_i)
);
defparam \OPB_ADDR_RNO[30] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[29]  (
	.A(OPB_ADDR[29]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_214_i)
);
defparam \OPB_ADDR_RNO[29] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[28]  (
	.A(OPB_ADDR[28]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_213_i)
);
defparam \OPB_ADDR_RNO[28] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[27]  (
	.A(OPB_ADDR[27]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_212_i)
);
defparam \OPB_ADDR_RNO[27] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[26]  (
	.A(OPB_ADDR[26]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_211_i)
);
defparam \OPB_ADDR_RNO[26] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[25]  (
	.A(OPB_ADDR[25]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_210_i)
);
defparam \OPB_ADDR_RNO[25] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[24]  (
	.A(OPB_ADDR[24]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_63_i)
);
defparam \OPB_ADDR_RNO[24] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[23]  (
	.A(N_621),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_209_i)
);
defparam \OPB_ADDR_RNO[23] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[22]  (
	.A(N_619),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_58_i)
);
defparam \OPB_ADDR_RNO[22] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[21]  (
	.A(N_617),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_208_i)
);
defparam \OPB_ADDR_RNO[21] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[20]  (
	.A(N_615),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_207_i)
);
defparam \OPB_ADDR_RNO[20] .INIT=16'h5010;
// @20:84
  CFG4 \next_state_12_i_1[0]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state_12_i_0_Z[0]),
	.D(N_483),
	.Y(next_state_12_i_1_Z[0])
);
defparam \next_state_12_i_1[0] .INIT=16'hF2F0;
// @20:84
  CFG4 \next_state_12_i_a3[0]  (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(next_state_1),
	.D(next_state58),
	.Y(N_804)
);
defparam \next_state_12_i_a3[0] .INIT=16'h2022;
// @20:265
  CFG3 OPB_RE_3_0_a3_2 (
	.A(next_state58),
	.B(N_503),
	.C(next_state_1),
	.Y(OPB_RE_3_2)
);
defparam OPB_RE_3_0_a3_2.INIT=8'h02;
// @20:226
  CFG4 \OPB_DO_6_1_a2_0[31]  (
	.A(N_483),
	.B(OPB_DO[31]),
	.C(N_466),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[31])
);
defparam \OPB_DO_6_1_a2_0[31] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_a2_0[26]  (
	.A(N_483),
	.B(OPB_DO[26]),
	.C(N_466),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[26])
);
defparam \OPB_DO_6_1_a2_0[26] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[30]  (
	.A(N_483),
	.B(OPB_DO[30]),
	.C(N_466),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[30])
);
defparam \OPB_DO_6_1_0[30] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[29]  (
	.A(N_483),
	.B(OPB_DO[29]),
	.C(N_466),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[29])
);
defparam \OPB_DO_6_1_0[29] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[24]  (
	.A(N_483),
	.B(OPB_DO[24]),
	.C(N_466),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[24])
);
defparam \OPB_DO_6_1_0[24] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0_0[22]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[22]),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[22])
);
defparam \OPB_DO_6_0_0[22] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0_0[21]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[21]),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[21])
);
defparam \OPB_DO_6_0_0[21] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0_0[19]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[19]),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[19])
);
defparam \OPB_DO_6_0_0[19] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[25]  (
	.A(N_483),
	.B(OPB_DO[25]),
	.C(N_466),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[25])
);
defparam \OPB_DO_6_1[25] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0[20]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[20]),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[20])
);
defparam \OPB_DO_6_0[20] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[17]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[17]),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[17])
);
defparam \OPB_DO_6_0[17] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[28]  (
	.A(N_483),
	.B(OPB_DO[28]),
	.C(N_466),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[28])
);
defparam \OPB_DO_6_1[28] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1[27]  (
	.A(N_483),
	.B(OPB_DO[27]),
	.C(N_466),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[27])
);
defparam \OPB_DO_6_1[27] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0[23]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[23]),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[23])
);
defparam \OPB_DO_6_0[23] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[18]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[18]),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[18])
);
defparam \OPB_DO_6_0[18] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[16]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[16]),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[16])
);
defparam \OPB_DO_6_0[16] .INIT=16'hEAC0;
// @20:74
  CFG4 \state_RNO[2]  (
	.A(next_state_12_i_0_Z[1]),
	.B(N_809),
	.C(N_877),
	.D(next_state40_0_o2_Z),
	.Y(N_340_i)
);
defparam \state_RNO[2] .INIT=16'h1101;
// @20:163
  CFG3 \byte_cnt_RNO[0]  (
	.A(byte_cnt_Z[0]),
	.B(byte_header7_0_a3_Z),
	.C(N_461),
	.Y(N_448_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h21;
// @20:84
  CFG4 \next_state_12_i_0_0[1]  (
	.A(next_state_12_i_0_Z[1]),
	.B(next_state_1),
	.C(next_state58),
	.D(N_1004),
	.Y(next_state_12_i_0_0_Z[1])
);
defparam \next_state_12_i_0_0[1] .INIT=16'hBFAA;
// @20:265
  CFG4 OPB_RE_3_0_a3 (
	.A(byte_header_Z[0]),
	.B(state_Z[2]),
	.C(N_1004),
	.D(OPB_RE_3_2),
	.Y(OPB_RE_3)
);
defparam OPB_RE_3_0_a3.INIT=16'h8000;
// @20:265
  CFG4 OPB_WE_3_0_a3 (
	.A(byte_header_Z[0]),
	.B(state_Z[2]),
	.C(N_1004),
	.D(OPB_RE_3_2),
	.Y(OPB_WE_3)
);
defparam OPB_WE_3_0_a3.INIT=16'h4000;
// @20:226
  CFG4 \OPB_DO_6_1[14]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[14]),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[14])
);
defparam \OPB_DO_6_1[14] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[15]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[15]),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[15])
);
defparam \OPB_DO_6_1[15] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[12]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[12]),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[12])
);
defparam \OPB_DO_6_1[12] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[11]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[11]),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[11])
);
defparam \OPB_DO_6_1[11] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[9]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[9]),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[9])
);
defparam \OPB_DO_6_1[9] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[8]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[8]),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[8])
);
defparam \OPB_DO_6_1[8] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[10]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[10]),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[10])
);
defparam \OPB_DO_6_1[10] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[13]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[13]),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[13])
);
defparam \OPB_DO_6_1[13] .INIT=16'hEAC0;
// @20:163
  CFG4 \byte_cnt_RNO[1]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[0]),
	.C(byte_header7_0_a3_Z),
	.D(N_461),
	.Y(N_344_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h0A06;
// @20:84
  CFG4 \next_state_12_i_1[1]  (
	.A(N_877),
	.B(next_state_12_i_0_0_Z[1]),
	.C(state_Z[1]),
	.D(N_503),
	.Y(next_state_12_i_1_Z[1])
);
defparam \next_state_12_i_1[1] .INIT=16'hCECC;
// @20:163
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(byte_header7_0_a3_Z),
	.D(N_492),
	.Y(N_348_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'h0A06;
// @20:163
  CFG3 \byte_cnt_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(byte_header7_0_a3_Z),
	.C(N_492),
	.Y(N_346_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h21;
// @20:74
  CFG4 \state_RNO[0]  (
	.A(N_804),
	.B(N_580),
	.C(N_1009),
	.D(next_state_12_i_1_Z[0]),
	.Y(N_338_i)
);
defparam \state_RNO[0] .INIT=16'h0004;
// @20:74
  CFG3 \state_RNO[1]  (
	.A(N_1009),
	.B(N_877),
	.C(next_state_12_i_1_Z[1]),
	.Y(N_350_i)
);
defparam \state_RNO[1] .INIT=8'h07;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_read */

module msg_write (
  CLK_GEN_DO_2_t,
  OPB_DO,
  un1_OSC_CT_IN,
  GPIO_IN_0,
  GPIO_IN_5,
  GPIO_IN_6,
  GPIO_IN_7,
  GPIO_IN_1,
  GPIO_IN_3,
  GPIO_IN_4,
  GPIO_IN_2,
  GPIO_IN_13,
  GPIO_IN_12,
  GPIO_IN_11,
  GPIO_IN_10,
  GPIO_IN_9,
  GPIO_IN_8,
  GPIO_IN_23,
  GPIO_IN_15,
  GPIO_IN_14,
  ping_counter_0,
  SP_IN_23,
  SP_IN_17,
  SP_IN_18,
  SP_IN_19,
  SP_IN_20,
  SP_IN_21,
  SP_IN_16,
  SP_IN_22,
  SP_IN_0,
  SP_IN_5,
  SP_IN_6,
  SP_IN_7,
  SP_IN_1,
  SP_IN_3,
  SP_IN_4,
  SP_IN_2,
  SP_IN_m,
  GANTRY_BRK1_IN,
  OPB_ADDR,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK3_RET_IN,
  GANTRY_MOT_IN,
  LIFT_MOT_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK1_RET_IN,
  GANTRY_BRK2_IN,
  ILIM_DAC_IN,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_6,
  ADC_IN_7,
  ADC_IN_1,
  ADC_IN_3,
  ADC_IN_4,
  ADC_IN_2,
  ADC_IN_23,
  EEP_IN_0,
  OSC_CT_IN,
  CLOCK_RE_d1,
  un47_DEC_DO,
  N_301,
  N_911,
  N_761,
  N_581_i,
  N_994,
  N_595_i,
  N_1000,
  N_34_i,
  N_21_i_0,
  m45_i_0,
  N_1006,
  CO0,
  N_597,
  N_1003,
  N_502,
  N_298,
  N_249,
  N_764,
  N_765,
  un1_SP1_RE_d1,
  EEP_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  ADC_RE_d1,
  COUNTER_RE_d1,
  ILIM_DAC_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  MSSB_SRV_RE_d1,
  MSSB_STN_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  LIFT_MOT_IF_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK3_RET_IF_RE_d1,
  OPB_RE,
  tx_fifo_full,
  OPB_WE,
  OPB_WE_i,
  TX_FIFO_WR_FROM_OPB,
  FPGA_100M_CLK,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
input [15:8] CLK_GEN_DO_2_t ;
input [31:0] OPB_DO ;
input [7:0] un1_OSC_CT_IN ;
input GPIO_IN_0 ;
input GPIO_IN_5 ;
input GPIO_IN_6 ;
input GPIO_IN_7 ;
input GPIO_IN_1 ;
input GPIO_IN_3 ;
input GPIO_IN_4 ;
input GPIO_IN_2 ;
input GPIO_IN_13 ;
input GPIO_IN_12 ;
input GPIO_IN_11 ;
input GPIO_IN_10 ;
input GPIO_IN_9 ;
input GPIO_IN_8 ;
input GPIO_IN_23 ;
input GPIO_IN_15 ;
input GPIO_IN_14 ;
input ping_counter_0 ;
input SP_IN_23 ;
input SP_IN_17 ;
input SP_IN_18 ;
input SP_IN_19 ;
input SP_IN_20 ;
input SP_IN_21 ;
input SP_IN_16 ;
input SP_IN_22 ;
input SP_IN_0 ;
input SP_IN_5 ;
input SP_IN_6 ;
input SP_IN_7 ;
input SP_IN_1 ;
input SP_IN_3 ;
input SP_IN_4 ;
input SP_IN_2 ;
input [23:16] SP_IN_m ;
input [31:8] GANTRY_BRK1_IN ;
input [31:0] OPB_ADDR ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] GANTRY_MOT_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] GANTRY_BRK2_IN ;
input [23:8] ILIM_DAC_IN ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_6 ;
input ADC_IN_7 ;
input ADC_IN_1 ;
input ADC_IN_3 ;
input ADC_IN_4 ;
input ADC_IN_2 ;
input ADC_IN_23 ;
input EEP_IN_0 ;
input [15:8] OSC_CT_IN ;
input CLOCK_RE_d1 ;
input un47_DEC_DO ;
output N_301 ;
input N_911 ;
input N_761 ;
output N_581_i ;
input N_994 ;
output N_595_i ;
input N_1000 ;
output N_34_i ;
output N_21_i_0 ;
output m45_i_0 ;
input N_1006 ;
input CO0 ;
output N_597 ;
input N_1003 ;
input N_502 ;
output N_298 ;
input N_249 ;
input N_764 ;
input N_765 ;
input un1_SP1_RE_d1 ;
input EEP_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input ADC_RE_d1 ;
input COUNTER_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input MSSB_SRV_RE_d1 ;
input MSSB_STN_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input OPB_RE ;
input tx_fifo_full ;
input OPB_WE ;
input OPB_WE_i ;
output TX_FIFO_WR_FROM_OPB ;
input FPGA_100M_CLK ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire GPIO_IN_0 ;
wire GPIO_IN_5 ;
wire GPIO_IN_6 ;
wire GPIO_IN_7 ;
wire GPIO_IN_1 ;
wire GPIO_IN_3 ;
wire GPIO_IN_4 ;
wire GPIO_IN_2 ;
wire GPIO_IN_13 ;
wire GPIO_IN_12 ;
wire GPIO_IN_11 ;
wire GPIO_IN_10 ;
wire GPIO_IN_9 ;
wire GPIO_IN_8 ;
wire GPIO_IN_23 ;
wire GPIO_IN_15 ;
wire GPIO_IN_14 ;
wire ping_counter_0 ;
wire SP_IN_23 ;
wire SP_IN_17 ;
wire SP_IN_18 ;
wire SP_IN_19 ;
wire SP_IN_20 ;
wire SP_IN_21 ;
wire SP_IN_16 ;
wire SP_IN_22 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire SP_IN_6 ;
wire SP_IN_7 ;
wire SP_IN_1 ;
wire SP_IN_3 ;
wire SP_IN_4 ;
wire SP_IN_2 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_6 ;
wire ADC_IN_7 ;
wire ADC_IN_1 ;
wire ADC_IN_3 ;
wire ADC_IN_4 ;
wire ADC_IN_2 ;
wire ADC_IN_23 ;
wire EEP_IN_0 ;
wire CLOCK_RE_d1 ;
wire un47_DEC_DO ;
wire N_301 ;
wire N_911 ;
wire N_761 ;
wire N_581_i ;
wire N_994 ;
wire N_595_i ;
wire N_1000 ;
wire N_34_i ;
wire N_21_i_0 ;
wire m45_i_0 ;
wire N_1006 ;
wire CO0 ;
wire N_597 ;
wire N_1003 ;
wire N_502 ;
wire N_298 ;
wire N_249 ;
wire N_764 ;
wire N_765 ;
wire un1_SP1_RE_d1 ;
wire EEP_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire ADC_RE_d1 ;
wire COUNTER_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire MSSB_SRV_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire OPB_RE ;
wire tx_fifo_full ;
wire OPB_WE ;
wire OPB_WE_i ;
wire TX_FIFO_WR_FROM_OPB ;
wire FPGA_100M_CLK ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [7:0] timeout_cnt_Z;
wire [7:7] timeout_cnt_s_Z;
wire [6:0] timeout_cnt_s;
wire [6:0] state_Z;
wire [1:1] state_ns;
wire [0:0] tx_header_Z;
wire [0:0] tx_tail_Z;
wire [31:0] tx_data_Z;
wire [7:1] tx_data_5;
wire [31:0] tx_addr_Z;
wire [7:0] TX_FIFO_DATA_FROM_OPB;
wire [7:0] TX_FIFO_DATA_6;
wire [3:0] byte_cnt_Z;
wire [0:0] timeout_cnt_cry_cy_S;
wire [0:0] timeout_cnt_cry_cy_Y;
wire [6:0] timeout_cnt_cry_Z;
wire [6:0] timeout_cnt_cry_Y;
wire [7:7] timeout_cnt_s_FCO;
wire [7:7] timeout_cnt_s_Y;
wire [0:0] state_ns_i_0_o3_Z;
wire [1:1] state_ns_0_a3_0_0_Z;
wire [6:6] state_ns_i_o3_1_0_Z;
wire [4:4] state_ns_i_i_a3_0_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_5_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_4_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_3_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_2_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_1_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_0_Z;
wire [31:9] tx_data_5_i_a3_0_5_Z;
wire [31:9] tx_data_5_i_a3_0_4_Z;
wire [31:9] tx_data_5_i_a3_0_3_Z;
wire [31:9] tx_data_5_i_a3_0_2_Z;
wire [31:9] tx_data_5_i_a3_0_1_Z;
wire [31:9] tx_data_5_i_a3_0_0_Z;
wire [0:0] TX_FIFO_DATA_6_iv_0_0_Z;
wire [31:9] tx_data_5_i_0_Z;
wire [19:8] tx_data_5_i_m2_i_0_Z;
wire [31:31] tx_data_5_i_a3_0_9_Z;
wire [30:25] tx_data_5_i_a3_0_7_Z;
wire [24:24] tx_data_5_i_m2_i_a3_0_7_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_11_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_10_Z;
wire [23:9] tx_data_5_i_a3_0_11_Z;
wire [31:9] tx_data_5_i_a3_0_10_Z;
wire [30:25] tx_data_5_i_a3_0_8_Z;
wire [24:24] tx_data_5_i_m2_i_a3_0_8_Z;
wire [8:8] tx_data_5_i_m2_i_a3_0_12_Z;
wire [31:9] tx_data_5_i_a3_0_12_Z;
wire [3:3] state_ns_i_0_1_Z;
wire [8:8] tx_data_5_i_m2_i_a3_0_14_Z;
wire [15:9] tx_data_5_i_a3_0_14_Z;
wire VCC ;
wire N_774_i ;
wire GND ;
wire N_800 ;
wire N_114_i ;
wire N_112_i ;
wire N_109_i ;
wire N_106_i ;
wire N_119_i ;
wire N_451 ;
wire un1_OPB_WE_2_i ;
wire N_376 ;
wire N_240_i ;
wire N_258_i ;
wire N_360_i ;
wire N_217_i ;
wire N_256_i ;
wire N_216_i ;
wire N_254_i ;
wire N_239_i ;
wire N_238_i ;
wire N_252_i ;
wire N_230_i ;
wire N_215_i ;
wire N_229_i ;
wire N_362_i ;
wire N_199_i ;
wire un1_OPB_WE_3_i ;
wire N_197_i ;
wire N_391_i ;
wire N_195_i ;
wire N_393_i ;
wire N_141_i ;
wire N_244_i ;
wire N_243_i ;
wire N_242_i ;
wire N_231_i ;
wire N_219_i ;
wire N_260_i ;
wire N_358_i ;
wire N_218_i ;
wire N_241_i ;
wire N_567 ;
wire N_568 ;
wire N_569 ;
wire N_570 ;
wire N_571 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_575 ;
wire N_387_i ;
wire N_228_i ;
wire N_389_i ;
wire N_555 ;
wire N_556 ;
wire N_557 ;
wire N_558 ;
wire N_559 ;
wire N_560 ;
wire N_561 ;
wire N_562 ;
wire N_563 ;
wire N_564 ;
wire N_565 ;
wire N_566 ;
wire N_318_i ;
wire N_316_i ;
wire N_314_i ;
wire N_312_i ;
wire timeout_cnt_cry_cy ;
wire N_508 ;
wire N_873 ;
wire N_796 ;
wire N_794 ;
wire N_792 ;
wire N_788 ;
wire N_784 ;
wire N_782 ;
wire N_786 ;
wire N_790 ;
wire N_510 ;
wire N_488 ;
wire N_822 ;
wire N_801 ;
wire N_735 ;
wire N_700 ;
wire N_697 ;
wire N_694 ;
wire N_647 ;
wire N_673 ;
wire N_576 ;
wire timeout_cnt12 ;
wire N_821 ;
wire N_734 ;
wire N_699 ;
wire N_696 ;
wire N_693 ;
wire N_646 ;
wire N_672 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
// @21:235
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s_Z[7]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_800),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_112_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:222
  SLE TX_FIFO_WR (
	.Q(TX_FIFO_WR_FROM_OPB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_119_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:152
  SLE \tx_header[0]  (
	.Q(tx_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE_i),
	.EN(N_451),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:152
  SLE \tx_tail[0]  (
	.Q(tx_tail_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE),
	.EN(N_451),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[6]  (
	.Q(tx_data_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[6]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[5]  (
	.Q(tx_data_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[5]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[4]  (
	.Q(tx_data_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[4]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[3]  (
	.Q(tx_data_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[3]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[2]  (
	.Q(tx_data_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[2]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[1]  (
	.Q(tx_data_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[1]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[0]  (
	.Q(tx_data_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_376),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[21]  (
	.Q(tx_data_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_240_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[20]  (
	.Q(tx_data_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_258_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[19]  (
	.Q(tx_data_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_360_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[18]  (
	.Q(tx_data_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_217_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[17]  (
	.Q(tx_data_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_256_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[16]  (
	.Q(tx_data_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_216_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[15]  (
	.Q(tx_data_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_254_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[14]  (
	.Q(tx_data_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_239_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[13]  (
	.Q(tx_data_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_238_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[12]  (
	.Q(tx_data_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_252_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[11]  (
	.Q(tx_data_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_230_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[10]  (
	.Q(tx_data_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_215_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[9]  (
	.Q(tx_data_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_229_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[8]  (
	.Q(tx_data_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_362_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[7]  (
	.Q(tx_data_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[7]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[4]  (
	.Q(tx_addr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_199_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[3]  (
	.Q(tx_addr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_197_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[2]  (
	.Q(tx_addr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_391_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[1]  (
	.Q(tx_addr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_195_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[0]  (
	.Q(tx_addr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_393_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[31]  (
	.Q(tx_data_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_141_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[30]  (
	.Q(tx_data_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_244_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[29]  (
	.Q(tx_data_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_243_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[28]  (
	.Q(tx_data_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_242_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[27]  (
	.Q(tx_data_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_231_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[26]  (
	.Q(tx_data_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_219_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[25]  (
	.Q(tx_data_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_260_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[24]  (
	.Q(tx_data_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_358_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[23]  (
	.Q(tx_data_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_218_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[22]  (
	.Q(tx_data_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_241_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[19]  (
	.Q(tx_addr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_567),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[18]  (
	.Q(tx_addr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_568),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[17]  (
	.Q(tx_addr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_569),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[16]  (
	.Q(tx_addr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_570),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[15]  (
	.Q(tx_addr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_571),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[14]  (
	.Q(tx_addr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_572),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[13]  (
	.Q(tx_addr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_573),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[12]  (
	.Q(tx_addr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_574),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[11]  (
	.Q(tx_addr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_554),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[10]  (
	.Q(tx_addr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_553),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[9]  (
	.Q(tx_addr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_552),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[8]  (
	.Q(tx_addr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_575),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[7]  (
	.Q(tx_addr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_387_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[6]  (
	.Q(tx_addr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_228_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[5]  (
	.Q(tx_addr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_389_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[31]  (
	.Q(tx_addr_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_555),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[30]  (
	.Q(tx_addr_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_556),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[29]  (
	.Q(tx_addr_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_557),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[28]  (
	.Q(tx_addr_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_558),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[27]  (
	.Q(tx_addr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_559),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[26]  (
	.Q(tx_addr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_560),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[25]  (
	.Q(tx_addr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_561),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[24]  (
	.Q(tx_addr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_562),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[23]  (
	.Q(tx_addr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_563),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[22]  (
	.Q(tx_addr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_564),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[21]  (
	.Q(tx_addr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_565),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[20]  (
	.Q(tx_addr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_566),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[2]  (
	.Q(TX_FIFO_DATA_FROM_OPB[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[1]  (
	.Q(TX_FIFO_DATA_FROM_OPB[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[0]  (
	.Q(TX_FIFO_DATA_FROM_OPB[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_318_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_316_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_314_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_312_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[7]  (
	.Q(TX_FIFO_DATA_FROM_OPB[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[6]  (
	.Q(TX_FIFO_DATA_FROM_OPB[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[5]  (
	.Q(TX_FIFO_DATA_FROM_OPB[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[4]  (
	.Q(TX_FIFO_DATA_FROM_OPB[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[3]  (
	.Q(TX_FIFO_DATA_FROM_OPB[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  ARI1 \timeout_cnt_cry_cy[0]  (
	.FCO(timeout_cnt_cry_cy),
	.S(timeout_cnt_cry_cy_S[0]),
	.Y(timeout_cnt_cry_cy_Y[0]),
	.B(state_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \timeout_cnt_cry_cy[0] .INIT=20'h45500;
// @21:235
  ARI1 \timeout_cnt_cry[0]  (
	.FCO(timeout_cnt_cry_Z[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_cry_Y[0]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_cry[0] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[1]  (
	.FCO(timeout_cnt_cry_Z[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_cry_Y[1]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[0])
);
defparam \timeout_cnt_cry[1] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[2]  (
	.FCO(timeout_cnt_cry_Z[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_cry_Y[2]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[1])
);
defparam \timeout_cnt_cry[2] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[3]  (
	.FCO(timeout_cnt_cry_Z[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_cry_Y[3]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[2])
);
defparam \timeout_cnt_cry[3] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[4]  (
	.FCO(timeout_cnt_cry_Z[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_cry_Y[4]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[3])
);
defparam \timeout_cnt_cry[4] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[5]  (
	.FCO(timeout_cnt_cry_Z[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_cry_Y[5]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[4])
);
defparam \timeout_cnt_cry[5] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_s[7]  (
	.FCO(timeout_cnt_s_FCO[7]),
	.S(timeout_cnt_s_Z[7]),
	.Y(timeout_cnt_s_Y[7]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[6])
);
defparam \timeout_cnt_s[7] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[6]  (
	.FCO(timeout_cnt_cry_Z[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_cry_Y[6]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[5])
);
defparam \timeout_cnt_cry[6] .INIT=20'h44400;
// @21:74
  CFG4 \state_ns_i_0_o3[0]  (
	.A(state_Z[1]),
	.B(state_Z[4]),
	.C(state_Z[3]),
	.D(state_Z[2]),
	.Y(state_ns_i_0_o3_Z[0])
);
defparam \state_ns_i_0_o3[0] .INIT=16'hFFFE;
// @21:74
  CFG2 \state_ns_0_a3_0_0[1]  (
	.A(state_Z[1]),
	.B(tx_fifo_full),
	.Y(state_ns_0_a3_0_0_Z[1])
);
defparam \state_ns_0_a3_0_0[1] .INIT=4'h8;
// @21:74
  CFG2 \state_ns_i_o3_1_0[6]  (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[5]),
	.Y(state_ns_i_o3_1_0_Z[6])
);
defparam \state_ns_i_o3_1_0[6] .INIT=4'hE;
// @21:74
  CFG2 \state_ns_i_i_a3_0[4]  (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[3]),
	.Y(state_ns_i_i_a3_0_Z[4])
);
defparam \state_ns_i_i_a3_0[4] .INIT=4'h4;
// @21:74
  CFG2 \state_ns_i_0_o2[3]  (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.Y(N_508)
);
defparam \state_ns_i_0_o2[3] .INIT=4'hE;
// @21:190
  CFG2 \tx_data_5_i_a2[10]  (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_873)
);
defparam \tx_data_5_i_a2[10] .INIT=4'h4;
// @21:207
  CFG2 \TX_FIFO_DATA_6_iv_0_a3[0]  (
	.A(state_Z[3]),
	.B(tx_data_Z[24]),
	.Y(N_796)
);
defparam \TX_FIFO_DATA_6_iv_0_a3[0] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[3]  (
	.A(state_Z[3]),
	.B(tx_data_Z[27]),
	.Y(N_794)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[3] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[4]  (
	.A(state_Z[3]),
	.B(tx_data_Z[28]),
	.Y(N_792)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[4] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[6]  (
	.A(state_Z[3]),
	.B(tx_data_Z[30]),
	.Y(N_788)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[6] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[1]  (
	.A(state_Z[3]),
	.B(tx_data_Z[25]),
	.Y(N_784)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[1] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[2]  (
	.A(state_Z[3]),
	.B(tx_data_Z[26]),
	.Y(N_782)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[2] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[7]  (
	.A(state_Z[3]),
	.B(tx_data_Z[31]),
	.Y(N_786)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[7] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[5]  (
	.A(state_Z[3]),
	.B(tx_data_Z[29]),
	.Y(N_790)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[5] .INIT=4'h8;
// @21:86
  CFG2 next_state6_i_0_o2 (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_451)
);
defparam next_state6_i_0_o2.INIT=4'hE;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_5[8]  (
	.A(GANTRY_BRK3_RET_IN[8]),
	.B(GANTRY_BRK3_IN[8]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_5_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_5[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[8]  (
	.A(GANTRY_BRK2_RET_IN[8]),
	.B(GANTRY_BRK2_IN[8]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_4[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[8]  (
	.A(LIFT_MOT_IN[8]),
	.B(GANTRY_MOT_IN[8]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_3[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[8]  (
	.A(MSSB_STN_IN[8]),
	.B(MSSB_SRV_IN[8]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_2[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[8]  (
	.A(ILIM_DAC_IN[8]),
	.B(GANTRY_BRK1_RET_IN[8]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_1[8] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[8]  (
	.A(OSC_CT_IN[8]),
	.B(ADC_IN_0),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_0[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[13]  (
	.A(GANTRY_BRK3_RET_IN[13]),
	.B(GANTRY_BRK3_IN[13]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[13])
);
defparam \tx_data_5_i_a3_0_5[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[13]  (
	.A(GANTRY_BRK2_RET_IN[13]),
	.B(GANTRY_BRK2_IN[13]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[13])
);
defparam \tx_data_5_i_a3_0_4[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[13]  (
	.A(LIFT_MOT_IN[13]),
	.B(GANTRY_MOT_IN[13]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[13])
);
defparam \tx_data_5_i_a3_0_3[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[13]  (
	.A(MSSB_STN_IN[13]),
	.B(MSSB_SRV_IN[13]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[13])
);
defparam \tx_data_5_i_a3_0_2[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[13]  (
	.A(ILIM_DAC_IN[13]),
	.B(GANTRY_BRK1_RET_IN[13]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[13])
);
defparam \tx_data_5_i_a3_0_1[13] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[13]  (
	.A(OSC_CT_IN[13]),
	.B(ADC_IN_5),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[13])
);
defparam \tx_data_5_i_a3_0_0[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[14]  (
	.A(GANTRY_BRK3_RET_IN[14]),
	.B(GANTRY_BRK3_IN[14]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[14])
);
defparam \tx_data_5_i_a3_0_5[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[14]  (
	.A(GANTRY_BRK2_RET_IN[14]),
	.B(GANTRY_BRK2_IN[14]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[14])
);
defparam \tx_data_5_i_a3_0_4[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[14]  (
	.A(LIFT_MOT_IN[14]),
	.B(GANTRY_MOT_IN[14]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[14])
);
defparam \tx_data_5_i_a3_0_3[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[14]  (
	.A(MSSB_STN_IN[14]),
	.B(MSSB_SRV_IN[14]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[14])
);
defparam \tx_data_5_i_a3_0_2[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[14]  (
	.A(ILIM_DAC_IN[14]),
	.B(GANTRY_BRK1_RET_IN[14]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[14])
);
defparam \tx_data_5_i_a3_0_1[14] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[14]  (
	.A(OSC_CT_IN[14]),
	.B(ADC_IN_6),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[14])
);
defparam \tx_data_5_i_a3_0_0[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[15]  (
	.A(GANTRY_BRK3_RET_IN[15]),
	.B(GANTRY_BRK3_IN[15]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[15])
);
defparam \tx_data_5_i_a3_0_5[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[15]  (
	.A(GANTRY_BRK2_RET_IN[15]),
	.B(GANTRY_BRK2_IN[15]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[15])
);
defparam \tx_data_5_i_a3_0_4[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[15]  (
	.A(LIFT_MOT_IN[15]),
	.B(GANTRY_MOT_IN[15]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[15])
);
defparam \tx_data_5_i_a3_0_3[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[15]  (
	.A(MSSB_STN_IN[15]),
	.B(MSSB_SRV_IN[15]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[15])
);
defparam \tx_data_5_i_a3_0_2[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[15]  (
	.A(ILIM_DAC_IN[15]),
	.B(GANTRY_BRK1_RET_IN[15]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[15])
);
defparam \tx_data_5_i_a3_0_1[15] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[15]  (
	.A(OSC_CT_IN[15]),
	.B(ADC_IN_7),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[15])
);
defparam \tx_data_5_i_a3_0_0[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[9]  (
	.A(GANTRY_BRK3_RET_IN[9]),
	.B(GANTRY_BRK3_IN[9]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[9])
);
defparam \tx_data_5_i_a3_0_5[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[9]  (
	.A(GANTRY_BRK2_RET_IN[9]),
	.B(GANTRY_BRK2_IN[9]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[9])
);
defparam \tx_data_5_i_a3_0_4[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[9]  (
	.A(LIFT_MOT_IN[9]),
	.B(GANTRY_MOT_IN[9]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[9])
);
defparam \tx_data_5_i_a3_0_3[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[9]  (
	.A(MSSB_STN_IN[9]),
	.B(MSSB_SRV_IN[9]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[9])
);
defparam \tx_data_5_i_a3_0_2[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[9]  (
	.A(ILIM_DAC_IN[9]),
	.B(GANTRY_BRK1_RET_IN[9]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[9])
);
defparam \tx_data_5_i_a3_0_1[9] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[9]  (
	.A(OSC_CT_IN[9]),
	.B(ADC_IN_1),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[9])
);
defparam \tx_data_5_i_a3_0_0[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[11]  (
	.A(GANTRY_BRK3_RET_IN[11]),
	.B(GANTRY_BRK3_IN[11]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[11])
);
defparam \tx_data_5_i_a3_0_5[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[11]  (
	.A(GANTRY_BRK2_RET_IN[11]),
	.B(GANTRY_BRK2_IN[11]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[11])
);
defparam \tx_data_5_i_a3_0_4[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[11]  (
	.A(LIFT_MOT_IN[11]),
	.B(GANTRY_MOT_IN[11]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[11])
);
defparam \tx_data_5_i_a3_0_3[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[11]  (
	.A(MSSB_STN_IN[11]),
	.B(MSSB_SRV_IN[11]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[11])
);
defparam \tx_data_5_i_a3_0_2[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[11]  (
	.A(ILIM_DAC_IN[11]),
	.B(GANTRY_BRK1_RET_IN[11]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[11])
);
defparam \tx_data_5_i_a3_0_1[11] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[11]  (
	.A(OSC_CT_IN[11]),
	.B(ADC_IN_3),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[11])
);
defparam \tx_data_5_i_a3_0_0[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[12]  (
	.A(GANTRY_BRK3_RET_IN[12]),
	.B(GANTRY_BRK3_IN[12]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[12])
);
defparam \tx_data_5_i_a3_0_5[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[12]  (
	.A(GANTRY_BRK2_RET_IN[12]),
	.B(GANTRY_BRK2_IN[12]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[12])
);
defparam \tx_data_5_i_a3_0_4[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[12]  (
	.A(LIFT_MOT_IN[12]),
	.B(GANTRY_MOT_IN[12]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[12])
);
defparam \tx_data_5_i_a3_0_3[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[12]  (
	.A(MSSB_STN_IN[12]),
	.B(MSSB_SRV_IN[12]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[12])
);
defparam \tx_data_5_i_a3_0_2[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[12]  (
	.A(ILIM_DAC_IN[12]),
	.B(GANTRY_BRK1_RET_IN[12]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[12])
);
defparam \tx_data_5_i_a3_0_1[12] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[12]  (
	.A(OSC_CT_IN[12]),
	.B(ADC_IN_4),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[12])
);
defparam \tx_data_5_i_a3_0_0[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[10]  (
	.A(GANTRY_BRK3_RET_IN[10]),
	.B(GANTRY_BRK3_IN[10]),
	.C(GANTRY_BRK3_RET_IF_RE_d1),
	.D(GANTRY_BRK3_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[10])
);
defparam \tx_data_5_i_a3_0_5[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[10]  (
	.A(GANTRY_BRK2_RET_IN[10]),
	.B(GANTRY_BRK2_IN[10]),
	.C(GANTRY_BRK2_RET_IF_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[10])
);
defparam \tx_data_5_i_a3_0_4[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[10]  (
	.A(LIFT_MOT_IN[10]),
	.B(GANTRY_MOT_IN[10]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[10])
);
defparam \tx_data_5_i_a3_0_3[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[10]  (
	.A(MSSB_STN_IN[10]),
	.B(MSSB_SRV_IN[10]),
	.C(MSSB_STN_RE_d1),
	.D(MSSB_SRV_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[10])
);
defparam \tx_data_5_i_a3_0_2[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[10]  (
	.A(ILIM_DAC_IN[10]),
	.B(GANTRY_BRK1_RET_IN[10]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[10])
);
defparam \tx_data_5_i_a3_0_1[10] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[10]  (
	.A(OSC_CT_IN[10]),
	.B(ADC_IN_2),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[10])
);
defparam \tx_data_5_i_a3_0_0[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[17]  (
	.A(MSSB_SRV_IN[17]),
	.B(LIFT_MOT_IN[17]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[17])
);
defparam \tx_data_5_i_a3_0_4[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[17]  (
	.A(MSSB_STN_IN[17]),
	.B(GANTRY_BRK3_RET_IN[17]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[17])
);
defparam \tx_data_5_i_a3_0_3[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[17]  (
	.A(GANTRY_MOT_IN[17]),
	.B(GANTRY_BRK2_RET_IN[17]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[17])
);
defparam \tx_data_5_i_a3_0_2[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[17]  (
	.A(GANTRY_BRK3_IN[17]),
	.B(GANTRY_BRK1_RET_IN[17]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[17])
);
defparam \tx_data_5_i_a3_0_1[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[17]  (
	.A(ILIM_DAC_IN[17]),
	.B(GANTRY_BRK2_IN[17]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[17])
);
defparam \tx_data_5_i_a3_0_0[17] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[19]  (
	.A(MSSB_SRV_IN[19]),
	.B(LIFT_MOT_IN[19]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_4[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[19]  (
	.A(MSSB_STN_IN[19]),
	.B(GANTRY_BRK3_RET_IN[19]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_3[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[19]  (
	.A(GANTRY_MOT_IN[19]),
	.B(GANTRY_BRK2_RET_IN[19]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_2[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[19]  (
	.A(GANTRY_BRK3_IN[19]),
	.B(GANTRY_BRK1_RET_IN[19]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_1[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[19]  (
	.A(ILIM_DAC_IN[19]),
	.B(GANTRY_BRK2_IN[19]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_0[19] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[16]  (
	.A(MSSB_SRV_IN[16]),
	.B(LIFT_MOT_IN[16]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[16])
);
defparam \tx_data_5_i_a3_0_4[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[16]  (
	.A(MSSB_STN_IN[16]),
	.B(GANTRY_BRK3_RET_IN[16]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[16])
);
defparam \tx_data_5_i_a3_0_3[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[16]  (
	.A(GANTRY_MOT_IN[16]),
	.B(GANTRY_BRK2_RET_IN[16]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[16])
);
defparam \tx_data_5_i_a3_0_2[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[16]  (
	.A(GANTRY_BRK3_IN[16]),
	.B(GANTRY_BRK1_RET_IN[16]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[16])
);
defparam \tx_data_5_i_a3_0_1[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[16]  (
	.A(ILIM_DAC_IN[16]),
	.B(GANTRY_BRK2_IN[16]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[16])
);
defparam \tx_data_5_i_a3_0_0[16] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[23]  (
	.A(MSSB_SRV_IN[23]),
	.B(LIFT_MOT_IN[23]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[23])
);
defparam \tx_data_5_i_a3_0_4[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[23]  (
	.A(MSSB_STN_IN[23]),
	.B(GANTRY_BRK3_RET_IN[23]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[23])
);
defparam \tx_data_5_i_a3_0_3[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[23]  (
	.A(GANTRY_MOT_IN[23]),
	.B(GANTRY_BRK2_RET_IN[23]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[23])
);
defparam \tx_data_5_i_a3_0_2[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[23]  (
	.A(GANTRY_BRK3_IN[23]),
	.B(GANTRY_BRK1_RET_IN[23]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[23])
);
defparam \tx_data_5_i_a3_0_1[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[23]  (
	.A(ILIM_DAC_IN[23]),
	.B(GANTRY_BRK2_IN[23]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[23])
);
defparam \tx_data_5_i_a3_0_0[23] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[31]  (
	.A(LIFT_MOT_IN[31]),
	.B(GANTRY_BRK3_RET_IN[31]),
	.C(LIFT_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[31])
);
defparam \tx_data_5_i_a3_0_5[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[31]  (
	.A(MSSB_SRV_IN[31]),
	.B(GANTRY_MOT_IN[31]),
	.C(MSSB_SRV_RE_d1),
	.D(GANTRY_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[31])
);
defparam \tx_data_5_i_a3_0_4[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[31]  (
	.A(MSSB_STN_IN[31]),
	.B(GANTRY_BRK2_RET_IN[31]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[31])
);
defparam \tx_data_5_i_a3_0_3[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[31]  (
	.A(GANTRY_BRK3_IN[31]),
	.B(GANTRY_BRK1_RET_IN[31]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[31])
);
defparam \tx_data_5_i_a3_0_2[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[31]  (
	.A(GANTRY_BRK2_IN[31]),
	.B(GANTRY_BRK1_IN[31]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[31])
);
defparam \tx_data_5_i_a3_0_1[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[31]  (
	.A(EEP_IN_0),
	.B(ADC_IN_23),
	.C(EEP_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[31])
);
defparam \tx_data_5_i_a3_0_0[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[22]  (
	.A(MSSB_SRV_IN[22]),
	.B(LIFT_MOT_IN[22]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[22])
);
defparam \tx_data_5_i_a3_0_4[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[22]  (
	.A(MSSB_STN_IN[22]),
	.B(GANTRY_BRK3_RET_IN[22]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[22])
);
defparam \tx_data_5_i_a3_0_3[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[22]  (
	.A(GANTRY_MOT_IN[22]),
	.B(GANTRY_BRK2_RET_IN[22]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[22])
);
defparam \tx_data_5_i_a3_0_2[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[22]  (
	.A(GANTRY_BRK3_IN[22]),
	.B(GANTRY_BRK1_RET_IN[22]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[22])
);
defparam \tx_data_5_i_a3_0_1[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[22]  (
	.A(ILIM_DAC_IN[22]),
	.B(GANTRY_BRK2_IN[22]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[22])
);
defparam \tx_data_5_i_a3_0_0[22] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[20]  (
	.A(MSSB_SRV_IN[20]),
	.B(LIFT_MOT_IN[20]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[20])
);
defparam \tx_data_5_i_a3_0_4[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[20]  (
	.A(MSSB_STN_IN[20]),
	.B(GANTRY_BRK3_RET_IN[20]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[20])
);
defparam \tx_data_5_i_a3_0_3[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[20]  (
	.A(GANTRY_MOT_IN[20]),
	.B(GANTRY_BRK2_RET_IN[20]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[20])
);
defparam \tx_data_5_i_a3_0_2[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[20]  (
	.A(GANTRY_BRK3_IN[20]),
	.B(GANTRY_BRK1_RET_IN[20]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[20])
);
defparam \tx_data_5_i_a3_0_1[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[20]  (
	.A(ILIM_DAC_IN[20]),
	.B(GANTRY_BRK2_IN[20]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[20])
);
defparam \tx_data_5_i_a3_0_0[20] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[18]  (
	.A(MSSB_SRV_IN[18]),
	.B(LIFT_MOT_IN[18]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[18])
);
defparam \tx_data_5_i_a3_0_4[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[18]  (
	.A(MSSB_STN_IN[18]),
	.B(GANTRY_BRK3_RET_IN[18]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[18])
);
defparam \tx_data_5_i_a3_0_3[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[18]  (
	.A(GANTRY_MOT_IN[18]),
	.B(GANTRY_BRK2_RET_IN[18]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[18])
);
defparam \tx_data_5_i_a3_0_2[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[18]  (
	.A(GANTRY_BRK3_IN[18]),
	.B(GANTRY_BRK1_RET_IN[18]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[18])
);
defparam \tx_data_5_i_a3_0_1[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[18]  (
	.A(ILIM_DAC_IN[18]),
	.B(GANTRY_BRK2_IN[18]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[18])
);
defparam \tx_data_5_i_a3_0_0[18] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[21]  (
	.A(MSSB_SRV_IN[21]),
	.B(LIFT_MOT_IN[21]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[21])
);
defparam \tx_data_5_i_a3_0_4[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[21]  (
	.A(MSSB_STN_IN[21]),
	.B(GANTRY_BRK3_RET_IN[21]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[21])
);
defparam \tx_data_5_i_a3_0_3[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[21]  (
	.A(GANTRY_MOT_IN[21]),
	.B(GANTRY_BRK2_RET_IN[21]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[21])
);
defparam \tx_data_5_i_a3_0_2[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[21]  (
	.A(GANTRY_BRK3_IN[21]),
	.B(GANTRY_BRK1_RET_IN[21]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[21])
);
defparam \tx_data_5_i_a3_0_1[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[21]  (
	.A(ILIM_DAC_IN[21]),
	.B(GANTRY_BRK2_IN[21]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[21])
);
defparam \tx_data_5_i_a3_0_0[21] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[25]  (
	.A(GANTRY_BRK2_IN[25]),
	.B(GANTRY_BRK1_RET_IN[25]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[25])
);
defparam \tx_data_5_i_a3_0_4[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[25]  (
	.A(MSSB_STN_IN[25]),
	.B(GANTRY_BRK1_IN[25]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[25])
);
defparam \tx_data_5_i_a3_0_3[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[25]  (
	.A(MSSB_SRV_IN[25]),
	.B(LIFT_MOT_IN[25]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[25])
);
defparam \tx_data_5_i_a3_0_2[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[25]  (
	.A(GANTRY_MOT_IN[25]),
	.B(GANTRY_BRK3_RET_IN[25]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[25])
);
defparam \tx_data_5_i_a3_0_1[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[25]  (
	.A(GANTRY_BRK3_IN[25]),
	.B(GANTRY_BRK2_RET_IN[25]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[25])
);
defparam \tx_data_5_i_a3_0_0[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[26]  (
	.A(GANTRY_BRK2_IN[26]),
	.B(GANTRY_BRK1_RET_IN[26]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[26])
);
defparam \tx_data_5_i_a3_0_4[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[26]  (
	.A(MSSB_STN_IN[26]),
	.B(GANTRY_BRK1_IN[26]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[26])
);
defparam \tx_data_5_i_a3_0_3[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[26]  (
	.A(MSSB_SRV_IN[26]),
	.B(LIFT_MOT_IN[26]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[26])
);
defparam \tx_data_5_i_a3_0_2[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[26]  (
	.A(GANTRY_MOT_IN[26]),
	.B(GANTRY_BRK3_RET_IN[26]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[26])
);
defparam \tx_data_5_i_a3_0_1[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[26]  (
	.A(GANTRY_BRK3_IN[26]),
	.B(GANTRY_BRK2_RET_IN[26]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[26])
);
defparam \tx_data_5_i_a3_0_0[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[27]  (
	.A(GANTRY_BRK1_RET_IN[27]),
	.B(GANTRY_BRK1_IN[27]),
	.C(GANTRY_BRK1_RET_IF_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[27])
);
defparam \tx_data_5_i_a3_0_4[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[27]  (
	.A(GANTRY_BRK3_IN[27]),
	.B(GANTRY_BRK2_RET_IN[27]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[27])
);
defparam \tx_data_5_i_a3_0_3[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[27]  (
	.A(GANTRY_MOT_IN[27]),
	.B(GANTRY_BRK3_RET_IN[27]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[27])
);
defparam \tx_data_5_i_a3_0_2[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[27]  (
	.A(MSSB_STN_IN[27]),
	.B(LIFT_MOT_IN[27]),
	.C(MSSB_STN_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[27])
);
defparam \tx_data_5_i_a3_0_1[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[27]  (
	.A(MSSB_SRV_IN[27]),
	.B(GANTRY_BRK2_IN[27]),
	.C(MSSB_SRV_RE_d1),
	.D(GANTRY_BRK2_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[27])
);
defparam \tx_data_5_i_a3_0_0[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[28]  (
	.A(GANTRY_BRK2_IN[28]),
	.B(GANTRY_BRK1_RET_IN[28]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[28])
);
defparam \tx_data_5_i_a3_0_4[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[28]  (
	.A(MSSB_STN_IN[28]),
	.B(GANTRY_BRK1_IN[28]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[28])
);
defparam \tx_data_5_i_a3_0_3[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[28]  (
	.A(MSSB_SRV_IN[28]),
	.B(LIFT_MOT_IN[28]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[28])
);
defparam \tx_data_5_i_a3_0_2[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[28]  (
	.A(GANTRY_MOT_IN[28]),
	.B(GANTRY_BRK3_RET_IN[28]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[28])
);
defparam \tx_data_5_i_a3_0_1[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[28]  (
	.A(GANTRY_BRK3_IN[28]),
	.B(GANTRY_BRK2_RET_IN[28]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[28])
);
defparam \tx_data_5_i_a3_0_0[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[29]  (
	.A(GANTRY_BRK2_IN[29]),
	.B(GANTRY_BRK1_RET_IN[29]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[29])
);
defparam \tx_data_5_i_a3_0_4[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[29]  (
	.A(MSSB_STN_IN[29]),
	.B(GANTRY_BRK1_IN[29]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[29])
);
defparam \tx_data_5_i_a3_0_3[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[29]  (
	.A(MSSB_SRV_IN[29]),
	.B(LIFT_MOT_IN[29]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[29])
);
defparam \tx_data_5_i_a3_0_2[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[29]  (
	.A(GANTRY_MOT_IN[29]),
	.B(GANTRY_BRK3_RET_IN[29]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[29])
);
defparam \tx_data_5_i_a3_0_1[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[29]  (
	.A(GANTRY_BRK3_IN[29]),
	.B(GANTRY_BRK2_RET_IN[29]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[29])
);
defparam \tx_data_5_i_a3_0_0[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[24]  (
	.A(GANTRY_BRK2_IN[24]),
	.B(GANTRY_BRK1_RET_IN[24]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_4[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[24]  (
	.A(MSSB_STN_IN[24]),
	.B(GANTRY_BRK1_IN[24]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_3[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[24]  (
	.A(MSSB_SRV_IN[24]),
	.B(LIFT_MOT_IN[24]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_2[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[24]  (
	.A(GANTRY_MOT_IN[24]),
	.B(GANTRY_BRK3_RET_IN[24]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_1[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[24]  (
	.A(GANTRY_BRK3_IN[24]),
	.B(GANTRY_BRK2_RET_IN[24]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_0[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[30]  (
	.A(GANTRY_BRK2_IN[30]),
	.B(GANTRY_BRK1_RET_IN[30]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[30])
);
defparam \tx_data_5_i_a3_0_4[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[30]  (
	.A(MSSB_STN_IN[30]),
	.B(GANTRY_BRK1_IN[30]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[30])
);
defparam \tx_data_5_i_a3_0_3[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[30]  (
	.A(MSSB_SRV_IN[30]),
	.B(LIFT_MOT_IN[30]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[30])
);
defparam \tx_data_5_i_a3_0_2[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[30]  (
	.A(GANTRY_MOT_IN[30]),
	.B(GANTRY_BRK3_RET_IN[30]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[30])
);
defparam \tx_data_5_i_a3_0_1[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[30]  (
	.A(GANTRY_BRK3_IN[30]),
	.B(GANTRY_BRK2_RET_IN[30]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[30])
);
defparam \tx_data_5_i_a3_0_0[30] .INIT=16'h135F;
// @21:207
  CFG4 \TX_FIFO_DATA_6_iv_0_0[0]  (
	.A(tx_tail_Z[0]),
	.B(tx_header_Z[0]),
	.C(state_Z[4]),
	.D(state_Z[1]),
	.Y(TX_FIFO_DATA_6_iv_0_0_Z[0])
);
defparam \TX_FIFO_DATA_6_iv_0_0[0] .INIT=16'hECA0;
// @21:74
  CFG3 \state_ns_i_0_o2_1[3]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_510)
);
defparam \state_ns_i_0_o2_1[3] .INIT=8'hFE;
// @21:139
  CFG3 \byte_cnt_4_i_o2[2]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_488)
);
defparam \byte_cnt_4_i_o2[2] .INIT=8'hDF;
// @21:190
  CFG2 \tx_data_5_i_m2_i_a3_1[24]  (
	.A(N_451),
	.B(tx_data_Z[16]),
	.Y(N_822)
);
defparam \tx_data_5_i_m2_i_a3_1[24] .INIT=4'h1;
// @21:74
  CFG3 \state_ns_i_0_a3[2]  (
	.A(state_Z[2]),
	.B(tx_fifo_full),
	.C(state_Z[1]),
	.Y(N_801)
);
defparam \state_ns_i_0_a3[2] .INIT=8'h45;
// @21:190
  CFG2 \tx_data_5_i_a3_1[25]  (
	.A(N_451),
	.B(tx_data_Z[17]),
	.Y(N_735)
);
defparam \tx_data_5_i_a3_1[25] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[30]  (
	.A(N_451),
	.B(tx_data_Z[22]),
	.Y(N_700)
);
defparam \tx_data_5_i_a3_1[30] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[29]  (
	.A(N_451),
	.B(tx_data_Z[21]),
	.Y(N_697)
);
defparam \tx_data_5_i_a3_1[29] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[28]  (
	.A(N_451),
	.B(tx_data_Z[20]),
	.Y(N_694)
);
defparam \tx_data_5_i_a3_1[28] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[26]  (
	.A(N_451),
	.B(tx_data_Z[18]),
	.Y(N_647)
);
defparam \tx_data_5_i_a3_1[26] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[27]  (
	.A(N_451),
	.B(tx_data_Z[19]),
	.Y(N_673)
);
defparam \tx_data_5_i_a3_1[27] .INIT=4'h1;
// @21:175
  CFG3 \tx_addr_4_i_m2[8]  (
	.A(N_451),
	.B(tx_addr_Z[0]),
	.C(OPB_ADDR[8]),
	.Y(N_575)
);
defparam \tx_addr_4_i_m2[8] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[13]  (
	.A(N_451),
	.B(tx_addr_Z[5]),
	.C(OPB_ADDR[13]),
	.Y(N_573)
);
defparam \tx_addr_4_i_m2[13] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[14]  (
	.A(N_451),
	.B(tx_addr_Z[6]),
	.C(OPB_ADDR[14]),
	.Y(N_572)
);
defparam \tx_addr_4_i_m2[14] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[15]  (
	.A(N_451),
	.B(tx_addr_Z[7]),
	.C(OPB_ADDR[15]),
	.Y(N_571)
);
defparam \tx_addr_4_i_m2[15] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[17]  (
	.A(N_451),
	.B(tx_addr_Z[9]),
	.C(OPB_ADDR[17]),
	.Y(N_569)
);
defparam \tx_addr_4_i_m2[17] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[19]  (
	.A(N_451),
	.B(tx_addr_Z[11]),
	.C(OPB_ADDR[19]),
	.Y(N_567)
);
defparam \tx_addr_4_i_m2[19] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[20]  (
	.A(N_451),
	.B(tx_addr_Z[12]),
	.C(OPB_ADDR[20]),
	.Y(N_566)
);
defparam \tx_addr_4_i_m2[20] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[21]  (
	.A(N_451),
	.B(tx_addr_Z[13]),
	.C(OPB_ADDR[21]),
	.Y(N_565)
);
defparam \tx_addr_4_i_m2[21] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[26]  (
	.A(N_451),
	.B(tx_addr_Z[18]),
	.C(OPB_ADDR[26]),
	.Y(N_560)
);
defparam \tx_addr_4_i_m2[26] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[27]  (
	.A(N_451),
	.B(tx_addr_Z[19]),
	.C(OPB_ADDR[27]),
	.Y(N_559)
);
defparam \tx_addr_4_i_m2[27] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[28]  (
	.A(N_451),
	.B(tx_addr_Z[20]),
	.C(OPB_ADDR[28]),
	.Y(N_558)
);
defparam \tx_addr_4_i_m2[28] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[29]  (
	.A(N_451),
	.B(tx_addr_Z[21]),
	.C(OPB_ADDR[29]),
	.Y(N_557)
);
defparam \tx_addr_4_i_m2[29] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[31]  (
	.A(N_451),
	.B(tx_addr_Z[23]),
	.C(OPB_ADDR[31]),
	.Y(N_555)
);
defparam \tx_addr_4_i_m2[31] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[10]  (
	.A(N_451),
	.B(tx_addr_Z[2]),
	.C(OPB_ADDR[10]),
	.Y(N_553)
);
defparam \tx_addr_4_i_m2[10] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[9]  (
	.A(N_451),
	.B(tx_addr_Z[1]),
	.C(OPB_ADDR[9]),
	.Y(N_552)
);
defparam \tx_addr_4_i_m2[9] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[12]  (
	.A(N_451),
	.B(tx_addr_Z[4]),
	.C(OPB_ADDR[12]),
	.Y(N_574)
);
defparam \tx_addr_4_i_m2[12] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[11]  (
	.A(N_451),
	.B(tx_addr_Z[3]),
	.C(OPB_ADDR[11]),
	.Y(N_554)
);
defparam \tx_addr_4_i_m2[11] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[30]  (
	.A(N_451),
	.B(tx_addr_Z[22]),
	.C(OPB_ADDR[30]),
	.Y(N_556)
);
defparam \tx_addr_4_i_m2[30] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[25]  (
	.A(N_451),
	.B(tx_addr_Z[17]),
	.C(OPB_ADDR[25]),
	.Y(N_561)
);
defparam \tx_addr_4_i_m2[25] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[24]  (
	.A(N_451),
	.B(tx_addr_Z[16]),
	.C(OPB_ADDR[24]),
	.Y(N_562)
);
defparam \tx_addr_4_i_m2[24] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[23]  (
	.A(N_451),
	.B(tx_addr_Z[15]),
	.C(OPB_ADDR[23]),
	.Y(N_563)
);
defparam \tx_addr_4_i_m2[23] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[22]  (
	.A(N_451),
	.B(tx_addr_Z[14]),
	.C(OPB_ADDR[22]),
	.Y(N_564)
);
defparam \tx_addr_4_i_m2[22] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[18]  (
	.A(N_451),
	.B(tx_addr_Z[10]),
	.C(OPB_ADDR[18]),
	.Y(N_568)
);
defparam \tx_addr_4_i_m2[18] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[16]  (
	.A(N_451),
	.B(tx_addr_Z[8]),
	.C(OPB_ADDR[16]),
	.Y(N_570)
);
defparam \tx_addr_4_i_m2[16] .INIT=8'hE4;
// @21:190
  CFG4 \tx_data_5_i_0[11]  (
	.A(OPB_WE),
	.B(tx_data_Z[3]),
	.C(N_451),
	.D(OPB_DO[11]),
	.Y(tx_data_5_i_0_Z[11])
);
defparam \tx_data_5_i_0[11] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[10]  (
	.A(OPB_WE),
	.B(tx_data_Z[2]),
	.C(N_451),
	.D(OPB_DO[10]),
	.Y(tx_data_5_i_0_Z[10])
);
defparam \tx_data_5_i_0[10] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_m2_i_0[8]  (
	.A(OPB_WE),
	.B(tx_data_Z[0]),
	.C(N_451),
	.D(OPB_DO[8]),
	.Y(tx_data_5_i_m2_i_0_Z[8])
);
defparam \tx_data_5_i_m2_i_0[8] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[12]  (
	.A(OPB_WE),
	.B(tx_data_Z[4]),
	.C(N_451),
	.D(OPB_DO[12]),
	.Y(tx_data_5_i_0_Z[12])
);
defparam \tx_data_5_i_0[12] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[9]  (
	.A(OPB_WE),
	.B(tx_data_Z[1]),
	.C(N_451),
	.D(OPB_DO[9]),
	.Y(tx_data_5_i_0_Z[9])
);
defparam \tx_data_5_i_0[9] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[14]  (
	.A(OPB_WE),
	.B(tx_data_Z[6]),
	.C(N_451),
	.D(OPB_DO[14]),
	.Y(tx_data_5_i_0_Z[14])
);
defparam \tx_data_5_i_0[14] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[15]  (
	.A(OPB_WE),
	.B(tx_data_Z[7]),
	.C(N_451),
	.D(OPB_DO[15]),
	.Y(tx_data_5_i_0_Z[15])
);
defparam \tx_data_5_i_0[15] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[13]  (
	.A(OPB_WE),
	.B(tx_data_Z[5]),
	.C(N_451),
	.D(OPB_DO[13]),
	.Y(tx_data_5_i_0_Z[13])
);
defparam \tx_data_5_i_0[13] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_m2_i_0[19]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[11]),
	.D(OPB_DO[19]),
	.Y(tx_data_5_i_m2_i_0_Z[19])
);
defparam \tx_data_5_i_m2_i_0[19] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[31]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[23]),
	.D(OPB_DO[31]),
	.Y(tx_data_5_i_0_Z[31])
);
defparam \tx_data_5_i_0[31] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[20]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[12]),
	.D(OPB_DO[20]),
	.Y(tx_data_5_i_0_Z[20])
);
defparam \tx_data_5_i_0[20] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[18]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[10]),
	.D(OPB_DO[18]),
	.Y(tx_data_5_i_0_Z[18])
);
defparam \tx_data_5_i_0[18] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[22]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[14]),
	.D(OPB_DO[22]),
	.Y(tx_data_5_i_0_Z[22])
);
defparam \tx_data_5_i_0[22] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[23]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[15]),
	.D(OPB_DO[23]),
	.Y(tx_data_5_i_0_Z[23])
);
defparam \tx_data_5_i_0[23] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[21]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[13]),
	.D(OPB_DO[21]),
	.Y(tx_data_5_i_0_Z[21])
);
defparam \tx_data_5_i_0[21] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[16]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[8]),
	.D(OPB_DO[16]),
	.Y(tx_data_5_i_0_Z[16])
);
defparam \tx_data_5_i_0[16] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[17]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[9]),
	.D(OPB_DO[17]),
	.Y(tx_data_5_i_0_Z[17])
);
defparam \tx_data_5_i_0[17] .INIT=16'h03AB;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[17]  (
	.A(GANTRY_BRK1_IN[17]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[17]),
	.Y(tx_data_5_i_a3_0_5_Z[17])
);
defparam \tx_data_5_i_a3_0_5[17] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_5[19]  (
	.A(GANTRY_BRK1_IN[19]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_m2_i_a3_0_0_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_5_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_5[19] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[16]  (
	.A(GANTRY_BRK1_IN[16]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[16]),
	.Y(tx_data_5_i_a3_0_5_Z[16])
);
defparam \tx_data_5_i_a3_0_5[16] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[23]  (
	.A(GANTRY_BRK1_IN[23]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[23]),
	.Y(tx_data_5_i_a3_0_5_Z[23])
);
defparam \tx_data_5_i_a3_0_5[23] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_9[31]  (
	.A(SP_IN_23),
	.B(un1_SP1_RE_d1),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_9_Z[31])
);
defparam \tx_data_5_i_a3_0_9[31] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[22]  (
	.A(GANTRY_BRK1_IN[22]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[22]),
	.Y(tx_data_5_i_a3_0_5_Z[22])
);
defparam \tx_data_5_i_a3_0_5[22] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[20]  (
	.A(GANTRY_BRK1_IN[20]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[20]),
	.Y(tx_data_5_i_a3_0_5_Z[20])
);
defparam \tx_data_5_i_a3_0_5[20] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[18]  (
	.A(GANTRY_BRK1_IN[18]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[18]),
	.Y(tx_data_5_i_a3_0_5_Z[18])
);
defparam \tx_data_5_i_a3_0_5[18] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[21]  (
	.A(GANTRY_BRK1_IN[21]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[21]),
	.Y(tx_data_5_i_a3_0_5_Z[21])
);
defparam \tx_data_5_i_a3_0_5[21] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[25]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_17),
	.C(tx_data_5_i_a3_0_4_Z[25]),
	.Y(tx_data_5_i_a3_0_7_Z[25])
);
defparam \tx_data_5_i_a3_0_7[25] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[26]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_18),
	.C(tx_data_5_i_a3_0_4_Z[26]),
	.Y(tx_data_5_i_a3_0_7_Z[26])
);
defparam \tx_data_5_i_a3_0_7[26] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[27]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_19),
	.C(tx_data_5_i_a3_0_4_Z[27]),
	.Y(tx_data_5_i_a3_0_7_Z[27])
);
defparam \tx_data_5_i_a3_0_7[27] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[28]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_20),
	.C(tx_data_5_i_a3_0_4_Z[28]),
	.Y(tx_data_5_i_a3_0_7_Z[28])
);
defparam \tx_data_5_i_a3_0_7[28] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[29]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_21),
	.C(tx_data_5_i_a3_0_4_Z[29]),
	.Y(tx_data_5_i_a3_0_7_Z[29])
);
defparam \tx_data_5_i_a3_0_7[29] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_7[24]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_16),
	.C(tx_data_5_i_m2_i_a3_0_4_Z[24]),
	.Y(tx_data_5_i_m2_i_a3_0_7_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_7[24] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[30]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_22),
	.C(tx_data_5_i_a3_0_4_Z[30]),
	.Y(tx_data_5_i_a3_0_7_Z[30])
);
defparam \tx_data_5_i_a3_0_7[30] .INIT=8'h70;
// @21:207
  CFG4 \TX_FIFO_DATA_6_iv_0[0]  (
	.A(state_Z[2]),
	.B(tx_addr_Z[24]),
	.C(TX_FIFO_DATA_6_iv_0_0_Z[0]),
	.D(N_796),
	.Y(TX_FIFO_DATA_6[0])
);
defparam \TX_FIFO_DATA_6_iv_0[0] .INIT=16'hFFF8;
// @21:74
  CFG3 \state_ns_i_0_o2_0[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_510),
	.Y(N_576)
);
defparam \state_ns_i_0_o2_0[3] .INIT=8'hFB;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[2]  (
	.A(tx_addr_Z[26]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_782),
	.Y(TX_FIFO_DATA_6[2])
);
defparam \TX_FIFO_DATA_6_0_iv_0[2] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[1]  (
	.A(tx_addr_Z[25]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_784),
	.Y(TX_FIFO_DATA_6[1])
);
defparam \TX_FIFO_DATA_6_0_iv_0[1] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[6]  (
	.A(tx_addr_Z[30]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_788),
	.Y(TX_FIFO_DATA_6[6])
);
defparam \TX_FIFO_DATA_6_0_iv_0[6] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[4]  (
	.A(tx_addr_Z[28]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_792),
	.Y(TX_FIFO_DATA_6[4])
);
defparam \TX_FIFO_DATA_6_0_iv_0[4] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[3]  (
	.A(tx_addr_Z[27]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_794),
	.Y(TX_FIFO_DATA_6[3])
);
defparam \TX_FIFO_DATA_6_0_iv_0[3] .INIT=16'hFFEC;
// @21:242
  CFG4 timeout_cnt12lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[4]),
	.D(state_ns_i_o3_1_0_Z[6]),
	.Y(timeout_cnt12)
);
defparam timeout_cnt12lto7.INIT=16'h777F;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[5]  (
	.A(tx_addr_Z[29]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_790),
	.Y(TX_FIFO_DATA_6[5])
);
defparam \TX_FIFO_DATA_6_0_iv_0[5] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[7]  (
	.A(tx_addr_Z[31]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_786),
	.Y(TX_FIFO_DATA_6[7])
);
defparam \TX_FIFO_DATA_6_0_iv_0[7] .INIT=16'hFFEC;
// @21:186
  CFG2 \state_RNIET7S8[3]  (
	.A(N_451),
	.B(state_Z[3]),
	.Y(un1_OPB_WE_2_i)
);
defparam \state_RNIET7S8[3] .INIT=4'hE;
// @21:171
  CFG2 \state_RNIDS7S8[2]  (
	.A(N_451),
	.B(state_Z[2]),
	.Y(un1_OPB_WE_3_i)
);
defparam \state_RNIDS7S8[2] .INIT=4'hE;
// @21:171
  CFG2 \tx_addr_RNO[4]  (
	.A(N_451),
	.B(OPB_ADDR[4]),
	.Y(N_199_i)
);
defparam \tx_addr_RNO[4] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[3]  (
	.A(N_451),
	.B(OPB_ADDR[3]),
	.Y(N_197_i)
);
defparam \tx_addr_RNO[3] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[2]  (
	.A(N_451),
	.B(OPB_ADDR[2]),
	.Y(N_391_i)
);
defparam \tx_addr_RNO[2] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[1]  (
	.A(N_451),
	.B(OPB_ADDR[1]),
	.Y(N_195_i)
);
defparam \tx_addr_RNO[1] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[0]  (
	.A(N_451),
	.B(OPB_ADDR[0]),
	.Y(N_393_i)
);
defparam \tx_addr_RNO[0] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[7]  (
	.A(N_451),
	.B(OPB_ADDR[7]),
	.Y(N_387_i)
);
defparam \tx_addr_RNO[7] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[6]  (
	.A(N_451),
	.B(OPB_ADDR[6]),
	.Y(N_228_i)
);
defparam \tx_addr_RNO[6] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[5]  (
	.A(N_451),
	.B(OPB_ADDR[5]),
	.Y(N_389_i)
);
defparam \tx_addr_RNO[5] .INIT=4'h8;
// @21:135
  CFG3 \byte_cnt_RNO[0]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_o3_Z[0]),
	.C(byte_cnt_Z[0]),
	.Y(N_312_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h84;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_11[8]  (
	.A(tx_data_5_i_m2_i_a3_0_3_Z[8]),
	.B(tx_data_5_i_m2_i_a3_0_2_Z[8]),
	.C(tx_data_5_i_m2_i_a3_0_1_Z[8]),
	.D(tx_data_5_i_m2_i_a3_0_4_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_11_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_11[8] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_10[8]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[8]),
	.C(N_873),
	.D(tx_data_5_i_m2_i_a3_0_0_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_10_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_10[8] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[13]  (
	.A(tx_data_5_i_a3_0_3_Z[13]),
	.B(tx_data_5_i_a3_0_2_Z[13]),
	.C(tx_data_5_i_a3_0_1_Z[13]),
	.D(tx_data_5_i_a3_0_4_Z[13]),
	.Y(tx_data_5_i_a3_0_11_Z[13])
);
defparam \tx_data_5_i_a3_0_11[13] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[13]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[13]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[13]),
	.Y(tx_data_5_i_a3_0_10_Z[13])
);
defparam \tx_data_5_i_a3_0_10[13] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[14]  (
	.A(tx_data_5_i_a3_0_3_Z[14]),
	.B(tx_data_5_i_a3_0_2_Z[14]),
	.C(tx_data_5_i_a3_0_1_Z[14]),
	.D(tx_data_5_i_a3_0_4_Z[14]),
	.Y(tx_data_5_i_a3_0_11_Z[14])
);
defparam \tx_data_5_i_a3_0_11[14] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[14]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[14]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[14]),
	.Y(tx_data_5_i_a3_0_10_Z[14])
);
defparam \tx_data_5_i_a3_0_10[14] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[15]  (
	.A(tx_data_5_i_a3_0_3_Z[15]),
	.B(tx_data_5_i_a3_0_2_Z[15]),
	.C(tx_data_5_i_a3_0_1_Z[15]),
	.D(tx_data_5_i_a3_0_4_Z[15]),
	.Y(tx_data_5_i_a3_0_11_Z[15])
);
defparam \tx_data_5_i_a3_0_11[15] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[15]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[15]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[15]),
	.Y(tx_data_5_i_a3_0_10_Z[15])
);
defparam \tx_data_5_i_a3_0_10[15] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[9]  (
	.A(tx_data_5_i_a3_0_3_Z[9]),
	.B(tx_data_5_i_a3_0_2_Z[9]),
	.C(tx_data_5_i_a3_0_1_Z[9]),
	.D(tx_data_5_i_a3_0_4_Z[9]),
	.Y(tx_data_5_i_a3_0_11_Z[9])
);
defparam \tx_data_5_i_a3_0_11[9] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[9]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[9]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[9]),
	.Y(tx_data_5_i_a3_0_10_Z[9])
);
defparam \tx_data_5_i_a3_0_10[9] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[11]  (
	.A(tx_data_5_i_a3_0_3_Z[11]),
	.B(tx_data_5_i_a3_0_2_Z[11]),
	.C(tx_data_5_i_a3_0_1_Z[11]),
	.D(tx_data_5_i_a3_0_4_Z[11]),
	.Y(tx_data_5_i_a3_0_11_Z[11])
);
defparam \tx_data_5_i_a3_0_11[11] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[11]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[11]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[11]),
	.Y(tx_data_5_i_a3_0_10_Z[11])
);
defparam \tx_data_5_i_a3_0_10[11] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[12]  (
	.A(tx_data_5_i_a3_0_3_Z[12]),
	.B(tx_data_5_i_a3_0_2_Z[12]),
	.C(tx_data_5_i_a3_0_1_Z[12]),
	.D(tx_data_5_i_a3_0_4_Z[12]),
	.Y(tx_data_5_i_a3_0_11_Z[12])
);
defparam \tx_data_5_i_a3_0_11[12] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[12]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[12]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[12]),
	.Y(tx_data_5_i_a3_0_10_Z[12])
);
defparam \tx_data_5_i_a3_0_10[12] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[10]  (
	.A(tx_data_5_i_a3_0_3_Z[10]),
	.B(tx_data_5_i_a3_0_2_Z[10]),
	.C(tx_data_5_i_a3_0_1_Z[10]),
	.D(tx_data_5_i_a3_0_4_Z[10]),
	.Y(tx_data_5_i_a3_0_11_Z[10])
);
defparam \tx_data_5_i_a3_0_11[10] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[10]  (
	.A(GANTRY_BRK1_IF_RE_d1),
	.B(GANTRY_BRK1_IN[10]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[10]),
	.Y(tx_data_5_i_a3_0_10_Z[10])
);
defparam \tx_data_5_i_a3_0_10[10] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[17]  (
	.A(tx_data_5_i_a3_0_3_Z[17]),
	.B(N_873),
	.C(SP_IN_m[17]),
	.D(tx_data_5_i_a3_0_4_Z[17]),
	.Y(tx_data_5_i_a3_0_10_Z[17])
);
defparam \tx_data_5_i_a3_0_10[17] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_10[19]  (
	.A(tx_data_5_i_m2_i_a3_0_3_Z[19]),
	.B(N_873),
	.C(SP_IN_m[19]),
	.D(tx_data_5_i_m2_i_a3_0_4_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_10_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_10[19] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[16]  (
	.A(tx_data_5_i_a3_0_3_Z[16]),
	.B(N_873),
	.C(SP_IN_m[16]),
	.D(tx_data_5_i_a3_0_4_Z[16]),
	.Y(tx_data_5_i_a3_0_10_Z[16])
);
defparam \tx_data_5_i_a3_0_10[16] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[23]  (
	.A(tx_data_5_i_a3_0_3_Z[23]),
	.B(N_873),
	.C(SP_IN_m[23]),
	.D(tx_data_5_i_a3_0_4_Z[23]),
	.Y(tx_data_5_i_a3_0_10_Z[23])
);
defparam \tx_data_5_i_a3_0_10[23] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[31]  (
	.A(tx_data_5_i_a3_0_2_Z[31]),
	.B(tx_data_5_i_a3_0_1_Z[31]),
	.C(tx_data_5_i_a3_0_0_Z[31]),
	.D(tx_data_5_i_a3_0_3_Z[31]),
	.Y(tx_data_5_i_a3_0_10_Z[31])
);
defparam \tx_data_5_i_a3_0_10[31] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[22]  (
	.A(tx_data_5_i_a3_0_3_Z[22]),
	.B(N_873),
	.C(SP_IN_m[22]),
	.D(tx_data_5_i_a3_0_4_Z[22]),
	.Y(tx_data_5_i_a3_0_10_Z[22])
);
defparam \tx_data_5_i_a3_0_10[22] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[20]  (
	.A(tx_data_5_i_a3_0_3_Z[20]),
	.B(N_873),
	.C(SP_IN_m[20]),
	.D(tx_data_5_i_a3_0_4_Z[20]),
	.Y(tx_data_5_i_a3_0_10_Z[20])
);
defparam \tx_data_5_i_a3_0_10[20] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[18]  (
	.A(tx_data_5_i_a3_0_3_Z[18]),
	.B(N_873),
	.C(SP_IN_m[18]),
	.D(tx_data_5_i_a3_0_4_Z[18]),
	.Y(tx_data_5_i_a3_0_10_Z[18])
);
defparam \tx_data_5_i_a3_0_10[18] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[21]  (
	.A(tx_data_5_i_a3_0_3_Z[21]),
	.B(N_873),
	.C(SP_IN_m[21]),
	.D(tx_data_5_i_a3_0_4_Z[21]),
	.Y(tx_data_5_i_a3_0_10_Z[21])
);
defparam \tx_data_5_i_a3_0_10[21] .INIT=16'h0800;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[25]  (
	.A(tx_data_5_i_a3_0_1_Z[25]),
	.B(tx_data_5_i_a3_0_0_Z[25]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[25])
);
defparam \tx_data_5_i_a3_0_8[25] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[26]  (
	.A(tx_data_5_i_a3_0_1_Z[26]),
	.B(tx_data_5_i_a3_0_0_Z[26]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[26])
);
defparam \tx_data_5_i_a3_0_8[26] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[27]  (
	.A(tx_data_5_i_a3_0_1_Z[27]),
	.B(tx_data_5_i_a3_0_0_Z[27]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[27])
);
defparam \tx_data_5_i_a3_0_8[27] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[28]  (
	.A(tx_data_5_i_a3_0_1_Z[28]),
	.B(tx_data_5_i_a3_0_0_Z[28]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[28])
);
defparam \tx_data_5_i_a3_0_8[28] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[29]  (
	.A(tx_data_5_i_a3_0_1_Z[29]),
	.B(tx_data_5_i_a3_0_0_Z[29]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[29])
);
defparam \tx_data_5_i_a3_0_8[29] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_8[24]  (
	.A(tx_data_5_i_m2_i_a3_0_1_Z[24]),
	.B(tx_data_5_i_m2_i_a3_0_0_Z[24]),
	.C(N_873),
	.Y(tx_data_5_i_m2_i_a3_0_8_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_8[24] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[30]  (
	.A(tx_data_5_i_a3_0_1_Z[30]),
	.B(tx_data_5_i_a3_0_0_Z[30]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[30])
);
defparam \tx_data_5_i_a3_0_8[30] .INIT=8'h80;
// @21:74
  CFG4 \state_ns_i_i_a3[4]  (
	.A(timeout_cnt12),
	.B(N_510),
	.C(state_Z[3]),
	.D(state_ns_i_i_a3_0_Z[4]),
	.Y(N_800)
);
defparam \state_ns_i_i_a3[4] .INIT=16'h2000;
  CFG4 \TX_FIFO_DATA_RNIGUMJB1[5]  (
	.A(N_765),
	.B(N_764),
	.C(TX_FIFO_DATA_FROM_OPB[5]),
	.D(N_249),
	.Y(N_298)
);
defparam \TX_FIFO_DATA_RNIGUMJB1[5] .INIT=16'hFEEE;
// @21:135
  CFG4 \byte_cnt_RNO[1]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_o3_Z[0]),
	.C(byte_cnt_Z[1]),
	.D(byte_cnt_Z[0]),
	.Y(N_314_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h84C0;
  CFG4 \TX_FIFO_DATA_RNI0CG651[4]  (
	.A(TX_FIFO_DATA_FROM_OPB[4]),
	.B(N_502),
	.C(N_1003),
	.D(N_249),
	.Y(N_597)
);
defparam \TX_FIFO_DATA_RNI0CG651[4] .INIT=16'h55F3;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_12[8]  (
	.A(SP_IN_0),
	.B(tx_data_5_i_m2_i_a3_0_5_Z[8]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_m2_i_a3_0_10_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_12_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_12[8] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[13]  (
	.A(SP_IN_5),
	.B(tx_data_5_i_a3_0_5_Z[13]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[13]),
	.Y(tx_data_5_i_a3_0_12_Z[13])
);
defparam \tx_data_5_i_a3_0_12[13] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[14]  (
	.A(SP_IN_6),
	.B(tx_data_5_i_a3_0_5_Z[14]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[14]),
	.Y(tx_data_5_i_a3_0_12_Z[14])
);
defparam \tx_data_5_i_a3_0_12[14] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[15]  (
	.A(SP_IN_7),
	.B(tx_data_5_i_a3_0_5_Z[15]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[15]),
	.Y(tx_data_5_i_a3_0_12_Z[15])
);
defparam \tx_data_5_i_a3_0_12[15] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[9]  (
	.A(SP_IN_1),
	.B(tx_data_5_i_a3_0_5_Z[9]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[9]),
	.Y(tx_data_5_i_a3_0_12_Z[9])
);
defparam \tx_data_5_i_a3_0_12[9] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[11]  (
	.A(SP_IN_3),
	.B(tx_data_5_i_a3_0_5_Z[11]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[11]),
	.Y(tx_data_5_i_a3_0_12_Z[11])
);
defparam \tx_data_5_i_a3_0_12[11] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[12]  (
	.A(SP_IN_4),
	.B(tx_data_5_i_a3_0_5_Z[12]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[12]),
	.Y(tx_data_5_i_a3_0_12_Z[12])
);
defparam \tx_data_5_i_a3_0_12[12] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[10]  (
	.A(SP_IN_2),
	.B(tx_data_5_i_a3_0_5_Z[10]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[10]),
	.Y(tx_data_5_i_a3_0_12_Z[10])
);
defparam \tx_data_5_i_a3_0_12[10] .INIT=16'h4C00;
  CFG4 \TX_FIFO_DATA_RNI5H8R11[0]  (
	.A(CO0),
	.B(TX_FIFO_DATA_FROM_OPB[0]),
	.C(N_1006),
	.D(N_249),
	.Y(m45_i_0)
);
defparam \TX_FIFO_DATA_RNI5H8R11[0] .INIT=16'hDC50;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[17]  (
	.A(tx_data_5_i_a3_0_1_Z[17]),
	.B(tx_data_5_i_a3_0_2_Z[17]),
	.C(tx_data_5_i_a3_0_10_Z[17]),
	.D(tx_data_5_i_a3_0_5_Z[17]),
	.Y(tx_data_5_i_a3_0_11_Z[17])
);
defparam \tx_data_5_i_a3_0_11[17] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_11[19]  (
	.A(tx_data_5_i_m2_i_a3_0_1_Z[19]),
	.B(tx_data_5_i_m2_i_a3_0_2_Z[19]),
	.C(tx_data_5_i_m2_i_a3_0_10_Z[19]),
	.D(tx_data_5_i_m2_i_a3_0_5_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_11_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_11[19] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[16]  (
	.A(tx_data_5_i_a3_0_1_Z[16]),
	.B(tx_data_5_i_a3_0_2_Z[16]),
	.C(tx_data_5_i_a3_0_10_Z[16]),
	.D(tx_data_5_i_a3_0_5_Z[16]),
	.Y(tx_data_5_i_a3_0_11_Z[16])
);
defparam \tx_data_5_i_a3_0_11[16] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[23]  (
	.A(tx_data_5_i_a3_0_1_Z[23]),
	.B(tx_data_5_i_a3_0_2_Z[23]),
	.C(tx_data_5_i_a3_0_10_Z[23]),
	.D(tx_data_5_i_a3_0_5_Z[23]),
	.Y(tx_data_5_i_a3_0_11_Z[23])
);
defparam \tx_data_5_i_a3_0_11[23] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[31]  (
	.A(tx_data_5_i_a3_0_5_Z[31]),
	.B(tx_data_5_i_a3_0_4_Z[31]),
	.C(tx_data_5_i_a3_0_10_Z[31]),
	.D(tx_data_5_i_a3_0_9_Z[31]),
	.Y(tx_data_5_i_a3_0_12_Z[31])
);
defparam \tx_data_5_i_a3_0_12[31] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[22]  (
	.A(tx_data_5_i_a3_0_1_Z[22]),
	.B(tx_data_5_i_a3_0_2_Z[22]),
	.C(tx_data_5_i_a3_0_10_Z[22]),
	.D(tx_data_5_i_a3_0_5_Z[22]),
	.Y(tx_data_5_i_a3_0_11_Z[22])
);
defparam \tx_data_5_i_a3_0_11[22] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[20]  (
	.A(tx_data_5_i_a3_0_1_Z[20]),
	.B(tx_data_5_i_a3_0_2_Z[20]),
	.C(tx_data_5_i_a3_0_10_Z[20]),
	.D(tx_data_5_i_a3_0_5_Z[20]),
	.Y(tx_data_5_i_a3_0_11_Z[20])
);
defparam \tx_data_5_i_a3_0_11[20] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[18]  (
	.A(tx_data_5_i_a3_0_1_Z[18]),
	.B(tx_data_5_i_a3_0_2_Z[18]),
	.C(tx_data_5_i_a3_0_10_Z[18]),
	.D(tx_data_5_i_a3_0_5_Z[18]),
	.Y(tx_data_5_i_a3_0_11_Z[18])
);
defparam \tx_data_5_i_a3_0_11[18] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[21]  (
	.A(tx_data_5_i_a3_0_1_Z[21]),
	.B(tx_data_5_i_a3_0_2_Z[21]),
	.C(tx_data_5_i_a3_0_10_Z[21]),
	.D(tx_data_5_i_a3_0_5_Z[21]),
	.Y(tx_data_5_i_a3_0_11_Z[21])
);
defparam \tx_data_5_i_a3_0_11[21] .INIT=16'h8000;
// @21:74
  CFG4 \state_ns_i_0_1[3]  (
	.A(state_ns_i_i_a3_0_Z[4]),
	.B(N_508),
	.C(timeout_cnt12),
	.D(N_510),
	.Y(state_ns_i_0_1_Z[3])
);
defparam \state_ns_i_0_1[3] .INIT=16'h3FBF;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0[24]  (
	.A(tx_data_5_i_m2_i_a3_0_2_Z[24]),
	.B(tx_data_5_i_m2_i_a3_0_3_Z[24]),
	.C(tx_data_5_i_m2_i_a3_0_8_Z[24]),
	.D(tx_data_5_i_m2_i_a3_0_7_Z[24]),
	.Y(N_821)
);
defparam \tx_data_5_i_m2_i_a3_0[24] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[25]  (
	.A(tx_data_5_i_a3_0_2_Z[25]),
	.B(tx_data_5_i_a3_0_3_Z[25]),
	.C(tx_data_5_i_a3_0_8_Z[25]),
	.D(tx_data_5_i_a3_0_7_Z[25]),
	.Y(N_734)
);
defparam \tx_data_5_i_a3_0[25] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[30]  (
	.A(tx_data_5_i_a3_0_2_Z[30]),
	.B(tx_data_5_i_a3_0_3_Z[30]),
	.C(tx_data_5_i_a3_0_8_Z[30]),
	.D(tx_data_5_i_a3_0_7_Z[30]),
	.Y(N_699)
);
defparam \tx_data_5_i_a3_0[30] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[29]  (
	.A(tx_data_5_i_a3_0_2_Z[29]),
	.B(tx_data_5_i_a3_0_3_Z[29]),
	.C(tx_data_5_i_a3_0_8_Z[29]),
	.D(tx_data_5_i_a3_0_7_Z[29]),
	.Y(N_696)
);
defparam \tx_data_5_i_a3_0[29] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[28]  (
	.A(tx_data_5_i_a3_0_2_Z[28]),
	.B(tx_data_5_i_a3_0_3_Z[28]),
	.C(tx_data_5_i_a3_0_8_Z[28]),
	.D(tx_data_5_i_a3_0_7_Z[28]),
	.Y(N_693)
);
defparam \tx_data_5_i_a3_0[28] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[26]  (
	.A(tx_data_5_i_a3_0_2_Z[26]),
	.B(tx_data_5_i_a3_0_3_Z[26]),
	.C(tx_data_5_i_a3_0_8_Z[26]),
	.D(tx_data_5_i_a3_0_7_Z[26]),
	.Y(N_646)
);
defparam \tx_data_5_i_a3_0[26] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[27]  (
	.A(tx_data_5_i_a3_0_2_Z[27]),
	.B(tx_data_5_i_a3_0_3_Z[27]),
	.C(tx_data_5_i_a3_0_8_Z[27]),
	.D(tx_data_5_i_a3_0_7_Z[27]),
	.Y(N_672)
);
defparam \tx_data_5_i_a3_0[27] .INIT=16'h8000;
// @21:74
  CFG4 \state_ns_0[1]  (
	.A(timeout_cnt12),
	.B(N_451),
	.C(state_Z[0]),
	.D(state_ns_0_a3_0_0_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'hEAC0;
// @21:74
  CFG4 \state_RNO[0]  (
	.A(state_Z[6]),
	.B(state_Z[5]),
	.C(state_ns_i_0_o3_Z[0]),
	.D(N_451),
	.Y(N_109_i)
);
defparam \state_RNO[0] .INIT=16'h0E0F;
// @21:222
  CFG2 TX_FIFO_WR_RNO (
	.A(state_ns_i_0_o3_Z[0]),
	.B(tx_fifo_full),
	.Y(N_106_i)
);
defparam TX_FIFO_WR_RNO.INIT=4'h2;
// @21:74
  CFG3 \state_RNO[6]  (
	.A(N_508),
	.B(timeout_cnt12),
	.C(state_Z[1]),
	.Y(N_119_i)
);
defparam \state_RNO[6] .INIT=8'h32;
// @21:135
  CFG3 \byte_cnt_RNO[2]  (
	.A(state_ns_i_0_o3_Z[0]),
	.B(byte_cnt_Z[2]),
	.C(N_488),
	.Y(N_316_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h82;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIL0CFT[6]  (
	.A(TX_FIFO_DATA_FROM_OPB[6]),
	.B(ping_counter_0),
	.C(N_249),
	.D(N_765),
	.Y(N_21_i_0)
);
defparam \TX_FIFO_DATA_RNIL0CFT[6] .INIT=16'h00A3;
// @11:149
  CFG3 \TX_FIFO_DATA_RNIKVBFT[3]  (
	.A(N_1006),
	.B(TX_FIFO_DATA_FROM_OPB[3]),
	.C(N_249),
	.Y(N_34_i)
);
defparam \TX_FIFO_DATA_RNIKVBFT[3] .INIT=8'h45;
// @11:149
  CFG4 \TX_FIFO_DATA_RNI1DG651[2]  (
	.A(TX_FIFO_DATA_FROM_OPB[2]),
	.B(N_1000),
	.C(N_1003),
	.D(N_249),
	.Y(N_595_i)
);
defparam \TX_FIFO_DATA_RNI1DG651[2] .INIT=16'hAAFC;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIK0DI91[1]  (
	.A(TX_FIFO_DATA_FROM_OPB[1]),
	.B(N_994),
	.C(N_1003),
	.D(N_249),
	.Y(N_581_i)
);
defparam \TX_FIFO_DATA_RNIK0DI91[1] .INIT=16'hAA03;
  CFG4 \TX_FIFO_DATA_RNI1HGBK1[7]  (
	.A(N_761),
	.B(N_911),
	.C(TX_FIFO_DATA_FROM_OPB[7]),
	.D(N_249),
	.Y(N_301)
);
defparam \TX_FIFO_DATA_RNI1HGBK1[7] .INIT=16'hFEEE;
// @21:235
  CFG3 timeout_cnt12lto7_RNIF9AHA (
	.A(timeout_cnt12),
	.B(state_ns_i_0_o3_Z[0]),
	.C(state_Z[0]),
	.Y(N_774_i)
);
defparam timeout_cnt12lto7_RNIF9AHA.INIT=8'hF8;
// @21:74
  CFG4 \state_RNO[2]  (
	.A(timeout_cnt12),
	.B(N_576),
	.C(state_Z[1]),
	.D(N_801),
	.Y(N_112_i)
);
defparam \state_RNO[2] .INIT=16'h00A8;
// @21:135
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[3]),
	.C(state_ns_i_0_o3_Z[0]),
	.D(N_488),
	.Y(N_318_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'hC060;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_14[8]  (
	.A(GPIO_IN_0),
	.B(tx_data_5_i_m2_i_a3_0_11_Z[8]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_m2_i_a3_0_12_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_14_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_14[8] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[13]  (
	.A(GPIO_IN_5),
	.B(tx_data_5_i_a3_0_11_Z[13]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[13]),
	.Y(tx_data_5_i_a3_0_14_Z[13])
);
defparam \tx_data_5_i_a3_0_14[13] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[14]  (
	.A(GPIO_IN_6),
	.B(tx_data_5_i_a3_0_11_Z[14]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[14]),
	.Y(tx_data_5_i_a3_0_14_Z[14])
);
defparam \tx_data_5_i_a3_0_14[14] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[15]  (
	.A(GPIO_IN_7),
	.B(tx_data_5_i_a3_0_11_Z[15]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[15]),
	.Y(tx_data_5_i_a3_0_14_Z[15])
);
defparam \tx_data_5_i_a3_0_14[15] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[9]  (
	.A(GPIO_IN_1),
	.B(tx_data_5_i_a3_0_11_Z[9]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[9]),
	.Y(tx_data_5_i_a3_0_14_Z[9])
);
defparam \tx_data_5_i_a3_0_14[9] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[11]  (
	.A(GPIO_IN_3),
	.B(tx_data_5_i_a3_0_11_Z[11]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[11]),
	.Y(tx_data_5_i_a3_0_14_Z[11])
);
defparam \tx_data_5_i_a3_0_14[11] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[12]  (
	.A(GPIO_IN_4),
	.B(tx_data_5_i_a3_0_11_Z[12]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[12]),
	.Y(tx_data_5_i_a3_0_14_Z[12])
);
defparam \tx_data_5_i_a3_0_14[12] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_14[10]  (
	.A(GPIO_IN_2),
	.B(tx_data_5_i_a3_0_11_Z[10]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[10]),
	.Y(tx_data_5_i_a3_0_14_Z[10])
);
defparam \tx_data_5_i_a3_0_14[10] .INIT=16'h4C00;
// @21:74
  CFG3 \state_RNO[3]  (
	.A(N_576),
	.B(state_ns_i_0_1_Z[3]),
	.C(state_Z[3]),
	.Y(N_114_i)
);
defparam \state_RNO[3] .INIT=8'h31;
// @21:186
  CFG4 \tx_data_RNO[30]  (
	.A(N_700),
	.B(N_699),
	.C(OPB_DO[30]),
	.D(OPB_WE),
	.Y(N_244_i)
);
defparam \tx_data_RNO[30] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[29]  (
	.A(N_697),
	.B(N_696),
	.C(OPB_DO[29]),
	.D(OPB_WE),
	.Y(N_243_i)
);
defparam \tx_data_RNO[29] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[28]  (
	.A(N_694),
	.B(N_693),
	.C(OPB_DO[28]),
	.D(OPB_WE),
	.Y(N_242_i)
);
defparam \tx_data_RNO[28] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[27]  (
	.A(N_673),
	.B(N_672),
	.C(OPB_DO[27]),
	.D(OPB_WE),
	.Y(N_231_i)
);
defparam \tx_data_RNO[27] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[26]  (
	.A(N_647),
	.B(N_646),
	.C(OPB_DO[26]),
	.D(OPB_WE),
	.Y(N_219_i)
);
defparam \tx_data_RNO[26] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[25]  (
	.A(N_735),
	.B(N_734),
	.C(OPB_DO[25]),
	.D(OPB_WE),
	.Y(N_260_i)
);
defparam \tx_data_RNO[25] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[24]  (
	.A(N_822),
	.B(N_821),
	.C(OPB_DO[24]),
	.D(OPB_WE),
	.Y(N_358_i)
);
defparam \tx_data_RNO[24] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[21]  (
	.A(GPIO_IN_13),
	.B(tx_data_5_i_0_Z[21]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[21]),
	.Y(N_240_i)
);
defparam \tx_data_RNO[21] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[20]  (
	.A(GPIO_IN_12),
	.B(tx_data_5_i_0_Z[20]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[20]),
	.Y(N_258_i)
);
defparam \tx_data_RNO[20] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[19]  (
	.A(GPIO_IN_11),
	.B(tx_data_5_i_m2_i_0_Z[19]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_m2_i_a3_0_11_Z[19]),
	.Y(N_360_i)
);
defparam \tx_data_RNO[19] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[18]  (
	.A(GPIO_IN_10),
	.B(tx_data_5_i_0_Z[18]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[18]),
	.Y(N_217_i)
);
defparam \tx_data_RNO[18] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[17]  (
	.A(GPIO_IN_9),
	.B(tx_data_5_i_0_Z[17]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[17]),
	.Y(N_256_i)
);
defparam \tx_data_RNO[17] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[16]  (
	.A(GPIO_IN_8),
	.B(tx_data_5_i_0_Z[16]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[16]),
	.Y(N_216_i)
);
defparam \tx_data_RNO[16] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[31]  (
	.A(GPIO_IN_23),
	.B(tx_data_5_i_0_Z[31]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[31]),
	.Y(N_141_i)
);
defparam \tx_data_RNO[31] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[23]  (
	.A(GPIO_IN_15),
	.B(tx_data_5_i_0_Z[23]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[23]),
	.Y(N_218_i)
);
defparam \tx_data_RNO[23] .INIT=16'h2033;
// @21:186
  CFG4 \tx_data_RNO[22]  (
	.A(GPIO_IN_14),
	.B(tx_data_5_i_0_Z[22]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_11_Z[22]),
	.Y(N_241_i)
);
defparam \tx_data_RNO[22] .INIT=16'h2033;
// @21:190
  CFG4 \tx_data_5_1_a2_0[3]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[3]),
	.C(OPB_WE),
	.D(OPB_DO[3]),
	.Y(tx_data_5[3])
);
defparam \tx_data_5_1_a2_0[3] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_i_i[0]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[0]),
	.C(OPB_WE),
	.D(OPB_DO[0]),
	.Y(N_376)
);
defparam \tx_data_5_i_i[0] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[4]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[4]),
	.C(OPB_WE),
	.D(OPB_DO[4]),
	.Y(tx_data_5[4])
);
defparam \tx_data_5_1[4] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[7]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[7]),
	.C(OPB_WE),
	.D(OPB_DO[7]),
	.Y(tx_data_5[7])
);
defparam \tx_data_5_1[7] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[1]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[1]),
	.C(OPB_WE),
	.D(OPB_DO[1]),
	.Y(tx_data_5[1])
);
defparam \tx_data_5_1[1] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[6]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[6]),
	.C(OPB_WE),
	.D(OPB_DO[6]),
	.Y(tx_data_5[6])
);
defparam \tx_data_5_1[6] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[5]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[5]),
	.C(OPB_WE),
	.D(OPB_DO[5]),
	.Y(tx_data_5[5])
);
defparam \tx_data_5_1[5] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[2]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[2]),
	.C(OPB_WE),
	.D(OPB_DO[2]),
	.Y(tx_data_5[2])
);
defparam \tx_data_5_1[2] .INIT=16'hF888;
// @21:186
  CFG4 \tx_data_RNO[15]  (
	.A(tx_data_5_i_0_Z[15]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[15]),
	.D(tx_data_5_i_a3_0_14_Z[15]),
	.Y(N_254_i)
);
defparam \tx_data_RNO[15] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[14]  (
	.A(tx_data_5_i_0_Z[14]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[14]),
	.D(tx_data_5_i_a3_0_14_Z[14]),
	.Y(N_239_i)
);
defparam \tx_data_RNO[14] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[13]  (
	.A(tx_data_5_i_0_Z[13]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[13]),
	.D(tx_data_5_i_a3_0_14_Z[13]),
	.Y(N_238_i)
);
defparam \tx_data_RNO[13] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[12]  (
	.A(tx_data_5_i_0_Z[12]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[12]),
	.D(tx_data_5_i_a3_0_14_Z[12]),
	.Y(N_252_i)
);
defparam \tx_data_RNO[12] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[11]  (
	.A(tx_data_5_i_0_Z[11]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[11]),
	.D(tx_data_5_i_a3_0_14_Z[11]),
	.Y(N_230_i)
);
defparam \tx_data_RNO[11] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[10]  (
	.A(tx_data_5_i_0_Z[10]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[10]),
	.D(tx_data_5_i_a3_0_14_Z[10]),
	.Y(N_215_i)
);
defparam \tx_data_RNO[10] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[9]  (
	.A(tx_data_5_i_0_Z[9]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[9]),
	.D(tx_data_5_i_a3_0_14_Z[9]),
	.Y(N_229_i)
);
defparam \tx_data_RNO[9] .INIT=16'h4055;
// @21:186
  CFG4 \tx_data_RNO[8]  (
	.A(tx_data_5_i_m2_i_0_Z[8]),
	.B(CLOCK_RE_d1),
	.C(CLK_GEN_DO_2_t[8]),
	.D(tx_data_5_i_m2_i_a3_0_14_Z[8]),
	.Y(N_362_i)
);
defparam \tx_data_RNO[8] .INIT=16'h4055;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_write */

module CLOCK_DIV_0 (
  PULSE_1HZ,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
output PULSE_1HZ ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire PULSE_1HZ ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_14;
wire VCC ;
wire un5_cntr_cry_6_S_14 ;
wire GND ;
wire un1_cntrlto15_Z ;
wire un5_cntr_cry_5_S_14 ;
wire un5_cntr_cry_4_S_14 ;
wire un5_cntr_cry_3_S_14 ;
wire un5_cntr_cry_2_S_14 ;
wire un5_cntr_cry_1_S_14 ;
wire N_18_i ;
wire un5_cntr_s_15_S_14 ;
wire un5_cntr_cry_14_S_14 ;
wire un5_cntr_cry_13_S_14 ;
wire un5_cntr_cry_12_S_14 ;
wire un5_cntr_cry_11_S_14 ;
wire un5_cntr_cry_10_S_14 ;
wire un5_cntr_cry_9_S_14 ;
wire un5_cntr_cry_8_S_14 ;
wire un5_cntr_cry_7_S_14 ;
wire un5_cntr_s_1_4430_FCO ;
wire un5_cntr_s_1_4430_S ;
wire un5_cntr_s_1_4430_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_14 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_14 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_14 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_14 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_14 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_14 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_14 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_14 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_14 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_14 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_14 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_14 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_14 ;
wire un5_cntr_s_15_FCO_14 ;
wire un5_cntr_s_15_Y_14 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_14 ;
wire un1_cntrlto15_5_Z ;
wire un1_cntrlto15_4_Z ;
wire un1_cntrlto7_3_Z ;
wire un1_cntrlto7_2_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_14[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_14[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE clkout (
	.Q(PULSE_1HZ),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(N_18_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4430 (
	.FCO(un5_cntr_s_1_4430_FCO),
	.S(un5_cntr_s_1_4430_S),
	.Y(un5_cntr_s_1_4430_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4430.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_14),
	.Y(un5_cntr_cry_1_Y_14),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4430_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_14),
	.Y(un5_cntr_cry_2_Y_14),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_14),
	.Y(un5_cntr_cry_3_Y_14),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_14),
	.Y(un5_cntr_cry_4_Y_14),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_14),
	.Y(un5_cntr_cry_5_Y_14),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_14),
	.Y(un5_cntr_cry_6_Y_14),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_14),
	.Y(un5_cntr_cry_7_Y_14),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_14),
	.Y(un5_cntr_cry_8_Y_14),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_14),
	.Y(un5_cntr_cry_9_Y_14),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_14),
	.Y(un5_cntr_cry_10_Y_14),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_14),
	.Y(un5_cntr_cry_11_Y_14),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_14),
	.Y(un5_cntr_cry_12_Y_14),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_14),
	.Y(un5_cntr_cry_13_Y_14),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_14),
	.S(un5_cntr_s_15_S_14),
	.Y(un5_cntr_s_15_Y_14),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_14),
	.Y(un5_cntr_cry_14_Y_14),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_5 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_5_Z)
);
defparam un1_cntrlto15_5.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_4 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_4_Z)
);
defparam un1_cntrlto15_4.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto7_3 (
	.A(cntr_Z[7]),
	.B(cntr_Z[5]),
	.C(cntr_Z[4]),
	.D(cntr_Z[3]),
	.Y(un1_cntrlto7_3_Z)
);
defparam un1_cntrlto7_3.INIT=16'h7FFF;
// @5:43
  CFG3 un1_cntrlto7_2 (
	.A(cntr_Z[6]),
	.B(cntr_Z[2]),
	.C(cntr_Z[1]),
	.Y(un1_cntrlto7_2_Z)
);
defparam un1_cntrlto7_2.INIT=8'h57;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_4_Z),
	.B(un1_cntrlto7_3_Z),
	.C(un1_cntrlto7_2_Z),
	.D(un1_cntrlto15_5_Z),
	.Y(un1_cntrlto15_Z)
);
defparam un1_cntrlto15.INIT=16'hA800;
// @5:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_Z),
	.B(PULSE_1HZ),
	.Y(N_18_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_0 */

module opb_emu_target (
  OSC_CT_IN,
  EEP_IN_0,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_6,
  ADC_IN_7,
  ADC_IN_1,
  ADC_IN_3,
  ADC_IN_4,
  ADC_IN_2,
  ADC_IN_23,
  ILIM_DAC_IN,
  GANTRY_BRK2_IN,
  GANTRY_BRK1_RET_IN,
  MSSB_STN_IN,
  MSSB_SRV_IN,
  LIFT_MOT_IN,
  GANTRY_MOT_IN,
  GANTRY_BRK3_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK1_IN,
  SP_IN_m,
  SP_IN_23,
  SP_IN_17,
  SP_IN_18,
  SP_IN_19,
  SP_IN_20,
  SP_IN_21,
  SP_IN_16,
  SP_IN_22,
  SP_IN_0,
  SP_IN_5,
  SP_IN_6,
  SP_IN_7,
  SP_IN_1,
  SP_IN_3,
  SP_IN_4,
  SP_IN_2,
  GPIO_IN_0,
  GPIO_IN_5,
  GPIO_IN_6,
  GPIO_IN_7,
  GPIO_IN_1,
  GPIO_IN_3,
  GPIO_IN_4,
  GPIO_IN_2,
  GPIO_IN_13,
  GPIO_IN_12,
  GPIO_IN_11,
  GPIO_IN_10,
  GPIO_IN_9,
  GPIO_IN_8,
  GPIO_IN_23,
  GPIO_IN_15,
  GPIO_IN_14,
  un1_OSC_CT_IN,
  CLK_GEN_DO_2_t,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_2,
  OPB_ADDR_fast_11,
  OPB_ADDR_fast_10,
  OPB_ADDR_fast_1,
  OPB_ADDR_fast_7,
  OPB_ADDR_fast_6,
  OPB_ADDR_fast_5,
  OPB_ADDR_fast_8,
  OPB_ADDR_fast_19,
  OPB_ADDR_fast_20,
  OPB_ADDR_0_0,
  rx_fifo_data,
  OPB_ADDR,
  OPB_DO,
  ping_counter,
  TX_FIFO_WR_FROM_OPB,
  tx_fifo_full,
  GANTRY_BRK3_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  LIFT_MOT_IF_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  MSSB_STN_RE_d1,
  MSSB_SRV_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  ILIM_DAC_RE_d1,
  COUNTER_RE_d1,
  ADC_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  EEP_RE_d1,
  un1_SP1_RE_d1,
  N_298,
  N_21_i_0,
  N_34_i,
  N_595_i,
  N_581_i,
  N_301,
  un47_DEC_DO,
  CLOCK_RE_d1,
  OPB_WE,
  OPB_ADDR_1_rep2,
  OPB_ADDR_1_rep1,
  OPB_ADDR_3_rep1,
  OPB_ADDR_2_rep1,
  DBUG_HEADER6_c,
  rx_fifo_empty,
  N_461,
  N_32_i,
  N_290,
  N_1005,
  N_456,
  N_4602,
  OPB_RE_0,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:8] OSC_CT_IN ;
input EEP_IN_0 ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_6 ;
input ADC_IN_7 ;
input ADC_IN_1 ;
input ADC_IN_3 ;
input ADC_IN_4 ;
input ADC_IN_2 ;
input ADC_IN_23 ;
input [23:8] ILIM_DAC_IN ;
input [31:8] GANTRY_BRK2_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] GANTRY_MOT_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK1_IN ;
input [23:16] SP_IN_m ;
input SP_IN_23 ;
input SP_IN_17 ;
input SP_IN_18 ;
input SP_IN_19 ;
input SP_IN_20 ;
input SP_IN_21 ;
input SP_IN_16 ;
input SP_IN_22 ;
input SP_IN_0 ;
input SP_IN_5 ;
input SP_IN_6 ;
input SP_IN_7 ;
input SP_IN_1 ;
input SP_IN_3 ;
input SP_IN_4 ;
input SP_IN_2 ;
input GPIO_IN_0 ;
input GPIO_IN_5 ;
input GPIO_IN_6 ;
input GPIO_IN_7 ;
input GPIO_IN_1 ;
input GPIO_IN_3 ;
input GPIO_IN_4 ;
input GPIO_IN_2 ;
input GPIO_IN_13 ;
input GPIO_IN_12 ;
input GPIO_IN_11 ;
input GPIO_IN_10 ;
input GPIO_IN_9 ;
input GPIO_IN_8 ;
input GPIO_IN_23 ;
input GPIO_IN_15 ;
input GPIO_IN_14 ;
input [7:0] un1_OSC_CT_IN ;
input [15:8] CLK_GEN_DO_2_t ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_2 ;
output OPB_ADDR_fast_11 ;
output OPB_ADDR_fast_10 ;
output OPB_ADDR_fast_1 ;
output OPB_ADDR_fast_7 ;
output OPB_ADDR_fast_6 ;
output OPB_ADDR_fast_5 ;
output OPB_ADDR_fast_8 ;
output OPB_ADDR_fast_19 ;
output OPB_ADDR_fast_20 ;
output OPB_ADDR_0_0 ;
input [7:0] rx_fifo_data ;
output [31:0] OPB_ADDR ;
output [31:0] OPB_DO ;
output [3:2] ping_counter ;
output TX_FIFO_WR_FROM_OPB ;
input tx_fifo_full ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input MSSB_STN_RE_d1 ;
input MSSB_SRV_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input COUNTER_RE_d1 ;
input ADC_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input EEP_RE_d1 ;
input un1_SP1_RE_d1 ;
output N_298 ;
output N_21_i_0 ;
output N_34_i ;
output N_595_i ;
output N_581_i ;
output N_301 ;
input un47_DEC_DO ;
input CLOCK_RE_d1 ;
output OPB_WE ;
output OPB_ADDR_1_rep2 ;
output OPB_ADDR_1_rep1 ;
output OPB_ADDR_3_rep1 ;
output OPB_ADDR_2_rep1 ;
input DBUG_HEADER6_c ;
input rx_fifo_empty ;
output N_461 ;
output N_32_i ;
output N_290 ;
output N_1005 ;
output N_456 ;
input N_4602 ;
output OPB_RE_0 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire EEP_IN_0 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_6 ;
wire ADC_IN_7 ;
wire ADC_IN_1 ;
wire ADC_IN_3 ;
wire ADC_IN_4 ;
wire ADC_IN_2 ;
wire ADC_IN_23 ;
wire SP_IN_23 ;
wire SP_IN_17 ;
wire SP_IN_18 ;
wire SP_IN_19 ;
wire SP_IN_20 ;
wire SP_IN_21 ;
wire SP_IN_16 ;
wire SP_IN_22 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire SP_IN_6 ;
wire SP_IN_7 ;
wire SP_IN_1 ;
wire SP_IN_3 ;
wire SP_IN_4 ;
wire SP_IN_2 ;
wire GPIO_IN_0 ;
wire GPIO_IN_5 ;
wire GPIO_IN_6 ;
wire GPIO_IN_7 ;
wire GPIO_IN_1 ;
wire GPIO_IN_3 ;
wire GPIO_IN_4 ;
wire GPIO_IN_2 ;
wire GPIO_IN_13 ;
wire GPIO_IN_12 ;
wire GPIO_IN_11 ;
wire GPIO_IN_10 ;
wire GPIO_IN_9 ;
wire GPIO_IN_8 ;
wire GPIO_IN_23 ;
wire GPIO_IN_15 ;
wire GPIO_IN_14 ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_2 ;
wire OPB_ADDR_fast_11 ;
wire OPB_ADDR_fast_10 ;
wire OPB_ADDR_fast_1 ;
wire OPB_ADDR_fast_7 ;
wire OPB_ADDR_fast_6 ;
wire OPB_ADDR_fast_5 ;
wire OPB_ADDR_fast_8 ;
wire OPB_ADDR_fast_19 ;
wire OPB_ADDR_fast_20 ;
wire OPB_ADDR_0_0 ;
wire TX_FIFO_WR_FROM_OPB ;
wire tx_fifo_full ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire MSSB_SRV_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire COUNTER_RE_d1 ;
wire ADC_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire EEP_RE_d1 ;
wire un1_SP1_RE_d1 ;
wire N_298 ;
wire N_21_i_0 ;
wire N_34_i ;
wire N_595_i ;
wire N_581_i ;
wire N_301 ;
wire un47_DEC_DO ;
wire CLOCK_RE_d1 ;
wire OPB_WE ;
wire OPB_ADDR_1_rep2 ;
wire OPB_ADDR_1_rep1 ;
wire OPB_ADDR_3_rep1 ;
wire OPB_ADDR_2_rep1 ;
wire DBUG_HEADER6_c ;
wire rx_fifo_empty ;
wire N_461 ;
wire N_32_i ;
wire N_290 ;
wire N_1005 ;
wire N_456 ;
wire N_4602 ;
wire OPB_RE_0 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [1:0] state_Z;
wire [1:1] state_RNO_Z;
wire [1:1] ping_counter_Z;
wire [0:0] ping_counter_3;
wire [3:3] ping_counter_RNIMOIFH_Z;
wire VCC ;
wire GND ;
wire N_104_i ;
wire pulse_1hz_r_Z ;
wire PULSE_1HZ ;
wire OPB_RE ;
wire ping_mode_Z ;
wire N_288_i ;
wire N_286_i ;
wire N_303_i ;
wire CO0 ;
wire N_457 ;
wire N_585_i ;
wire N_249 ;
wire trigger_per1s_Z ;
wire N_765 ;
wire N_771 ;
wire N_994 ;
wire N_502 ;
wire N_1003 ;
wire N_1000 ;
wire N_1006 ;
wire N_764 ;
wire N_761 ;
wire N_911 ;
wire m45_i_0 ;
wire N_597 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire OPB_WE_i ;
// @22:130
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(VCC),
	.EN(state_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:130
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_104_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:122
  SLE pulse_1hz_r (
	.Q(pulse_1hz_r_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FPGA_100M_CLK),
	.D(PULSE_1HZ),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:97
  SLE OPB_RE_d1 (
	.Q(OPB_RE),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_RE_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:105
  SLE ping_mode (
	.Q(ping_mode_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GND),
	.EN(N_4602),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter_Z[3]  (
	.Q(ping_counter[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_288_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter_Z[2]  (
	.Q(ping_counter[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_286_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter[1]  (
	.Q(ping_counter_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_303_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(ping_counter_3[0]),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:48
  CFG2 un136_TX_FIFO_DATA_0_o2 (
	.A(N_457),
	.B(N_585_i),
	.Y(N_249)
);
defparam un136_TX_FIFO_DATA_0_o2.INIT=4'hE;
  CFG2 \ping_counter_RNI9APN8[0]  (
	.A(CO0),
	.B(ping_counter_Z[1]),
	.Y(N_456)
);
defparam \ping_counter_RNI9APN8[0] .INIT=4'hE;
  CFG2 \state_RNO[1]  (
	.A(state_Z[0]),
	.B(ping_mode_Z),
	.Y(state_RNO_Z[1])
);
defparam \state_RNO[1] .INIT=4'h1;
  CFG2 \ping_counter_RNO[0]  (
	.A(ping_counter_RNIMOIFH_Z[3]),
	.B(CO0),
	.Y(ping_counter_3[0])
);
defparam \ping_counter_RNO[0] .INIT=4'h2;
// @22:127
  CFG2 trigger_per1s (
	.A(PULSE_1HZ),
	.B(pulse_1hz_r_Z),
	.Y(trigger_per1s_Z)
);
defparam trigger_per1s.INIT=4'h2;
  CFG3 \ping_counter_RNITVA4E[0]  (
	.A(ping_counter[3]),
	.B(CO0),
	.C(N_249),
	.Y(N_765)
);
defparam \ping_counter_RNITVA4E[0] .INIT=8'h02;
  CFG3 \state_RNO_0[0]  (
	.A(ping_mode_Z),
	.B(state_Z[0]),
	.C(trigger_per1s_Z),
	.Y(N_771)
);
defparam \state_RNO_0[0] .INIT=8'h20;
  CFG4 \ping_counter_RNIMOIFH[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(CO0),
	.D(ping_counter_Z[1]),
	.Y(N_994)
);
defparam \ping_counter_RNIMOIFH[2] .INIT=16'h0444;
  CFG3 \ping_counter_RNIV0M3D[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_502)
);
defparam \ping_counter_RNIV0M3D[2] .INIT=8'h7F;
  CFG3 \ping_counter_RNIV0M3D_0[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_1005)
);
defparam \ping_counter_RNIV0M3D_0[2] .INIT=8'h15;
  CFG2 \ping_counter_RNI02M3D[3]  (
	.A(N_456),
	.B(ping_counter[3]),
	.Y(N_1003)
);
defparam \ping_counter_RNI02M3D[3] .INIT=4'h8;
  CFG3 \ping_counter_RNI24M3D[2]  (
	.A(ping_counter[3]),
	.B(ping_counter_Z[1]),
	.C(ping_counter[2]),
	.Y(N_1000)
);
defparam \ping_counter_RNI24M3D[2] .INIT=8'h10;
// @22:174
  CFG2 un136_TX_FIFO_DATA_0_o2_RNO_0 (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.Y(N_585_i)
);
defparam un136_TX_FIFO_DATA_0_o2_RNO_0.INIT=4'h8;
  CFG2 \ping_counter_RNIMOIFH[3]  (
	.A(N_1005),
	.B(ping_counter[3]),
	.Y(ping_counter_RNIMOIFH_Z[3])
);
defparam \ping_counter_RNIMOIFH[3] .INIT=4'hB;
  CFG4 un136_TX_FIFO_DATA_0_o2_RNO (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(CO0),
	.D(ping_counter_Z[1]),
	.Y(N_457)
);
defparam un136_TX_FIFO_DATA_0_o2_RNO.INIT=16'hA001;
  CFG4 \ping_counter_RNIKN7GI[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(N_249),
	.D(ping_counter_Z[1]),
	.Y(N_1006)
);
defparam \ping_counter_RNIKN7GI[2] .INIT=16'h0E0A;
  CFG4 \ping_counter_RNIHK7GI[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.D(N_249),
	.Y(N_764)
);
defparam \ping_counter_RNIHK7GI[2] .INIT=16'h00C4;
  CFG3 \ping_counter_RNIU0B4E[1]  (
	.A(ping_counter[3]),
	.B(ping_counter_Z[1]),
	.C(N_249),
	.Y(N_761)
);
defparam \ping_counter_RNIU0B4E[1] .INIT=8'h08;
  CFG4 \ping_counter_RNIV318R[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(N_1000),
	.D(N_249),
	.Y(N_911)
);
defparam \ping_counter_RNIV318R[2] .INIT=16'h00F4;
// @22:161
  CFG3 \ping_counter_RNO[1]  (
	.A(ping_counter_RNIMOIFH_Z[3]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_303_i)
);
defparam \ping_counter_RNO[1] .INIT=8'h28;
// @22:161
  CFG3 \ping_counter_RNO[3]  (
	.A(ping_counter_RNIMOIFH_Z[3]),
	.B(ping_counter[3]),
	.C(N_502),
	.Y(N_288_i)
);
defparam \ping_counter_RNO[3] .INIT=8'h82;
// @22:161
  CFG3 \ping_counter_RNO[2]  (
	.A(N_502),
	.B(ping_counter_RNIMOIFH_Z[3]),
	.C(N_1005),
	.Y(N_286_i)
);
defparam \ping_counter_RNO[2] .INIT=8'h08;
  CFG4 \ping_counter_RNIMAHJF2[0]  (
	.A(CO0),
	.B(N_761),
	.C(m45_i_0),
	.D(N_911),
	.Y(N_290)
);
defparam \ping_counter_RNIMAHJF2[0] .INIT=16'hFEFC;
// @22:130
  CFG4 \state_RNO[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(ping_counter_RNIMOIFH_Z[3]),
	.D(N_771),
	.Y(N_104_i)
);
defparam \state_RNO[0] .INIT=16'h3320;
// @11:149
  CFG3 \ping_counter_RNIJ4EQ42[0]  (
	.A(N_911),
	.B(CO0),
	.C(N_597),
	.Y(N_32_i)
);
defparam \ping_counter_RNIJ4EQ42[0] .INIT=8'h0D;
// @22:67
  msg_read msg_read_inst (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.OPB_ADDR_0_0(OPB_ADDR_0_0),
	.OPB_ADDR_fast_0(OPB_ADDR_fast_0),
	.OPB_ADDR_fast_2(OPB_ADDR_fast_2),
	.OPB_ADDR_fast_11(OPB_ADDR_fast_11),
	.OPB_ADDR_fast_10(OPB_ADDR_fast_10),
	.OPB_ADDR_fast_1(OPB_ADDR_fast_1),
	.OPB_ADDR_fast_7(OPB_ADDR_fast_7),
	.OPB_ADDR_fast_6(OPB_ADDR_fast_6),
	.OPB_ADDR_fast_5(OPB_ADDR_fast_5),
	.OPB_ADDR_fast_8(OPB_ADDR_fast_8),
	.OPB_ADDR_fast_19(OPB_ADDR_fast_19),
	.OPB_ADDR_fast_20(OPB_ADDR_fast_20),
	.N_461(N_461),
	.rx_fifo_empty(rx_fifo_empty),
	.OPB_RE_1z(OPB_RE_0),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.OPB_ADDR_2_rep1_1z(OPB_ADDR_2_rep1),
	.OPB_ADDR_3_rep1_1z(OPB_ADDR_3_rep1),
	.OPB_ADDR_1_rep1_1z(OPB_ADDR_1_rep1),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.OPB_ADDR_1_rep2_1z(OPB_ADDR_1_rep2),
	.OPB_WE_i(OPB_WE_i),
	.OPB_WE_1z(OPB_WE)
);
// @22:82
  msg_write msg_write_inst (
	.CLK_GEN_DO_2_t(CLK_GEN_DO_2_t[15:8]),
	.OPB_DO(OPB_DO[31:0]),
	.un1_OSC_CT_IN(un1_OSC_CT_IN[7:0]),
	.GPIO_IN_0(GPIO_IN_0),
	.GPIO_IN_5(GPIO_IN_5),
	.GPIO_IN_6(GPIO_IN_6),
	.GPIO_IN_7(GPIO_IN_7),
	.GPIO_IN_1(GPIO_IN_1),
	.GPIO_IN_3(GPIO_IN_3),
	.GPIO_IN_4(GPIO_IN_4),
	.GPIO_IN_2(GPIO_IN_2),
	.GPIO_IN_13(GPIO_IN_13),
	.GPIO_IN_12(GPIO_IN_12),
	.GPIO_IN_11(GPIO_IN_11),
	.GPIO_IN_10(GPIO_IN_10),
	.GPIO_IN_9(GPIO_IN_9),
	.GPIO_IN_8(GPIO_IN_8),
	.GPIO_IN_23(GPIO_IN_23),
	.GPIO_IN_15(GPIO_IN_15),
	.GPIO_IN_14(GPIO_IN_14),
	.ping_counter_0(ping_counter_Z[1]),
	.SP_IN_23(SP_IN_23),
	.SP_IN_17(SP_IN_17),
	.SP_IN_18(SP_IN_18),
	.SP_IN_19(SP_IN_19),
	.SP_IN_20(SP_IN_20),
	.SP_IN_21(SP_IN_21),
	.SP_IN_16(SP_IN_16),
	.SP_IN_22(SP_IN_22),
	.SP_IN_0(SP_IN_0),
	.SP_IN_5(SP_IN_5),
	.SP_IN_6(SP_IN_6),
	.SP_IN_7(SP_IN_7),
	.SP_IN_1(SP_IN_1),
	.SP_IN_3(SP_IN_3),
	.SP_IN_4(SP_IN_4),
	.SP_IN_2(SP_IN_2),
	.SP_IN_m(SP_IN_m[23:16]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.OPB_ADDR({OPB_ADDR[31:3], OPB_ADDR_0_0, OPB_ADDR[1:0]}),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.ADC_IN_0(ADC_IN_0),
	.ADC_IN_5(ADC_IN_5),
	.ADC_IN_6(ADC_IN_6),
	.ADC_IN_7(ADC_IN_7),
	.ADC_IN_1(ADC_IN_1),
	.ADC_IN_3(ADC_IN_3),
	.ADC_IN_4(ADC_IN_4),
	.ADC_IN_2(ADC_IN_2),
	.ADC_IN_23(ADC_IN_23),
	.EEP_IN_0(EEP_IN_0),
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.CLOCK_RE_d1(CLOCK_RE_d1),
	.un47_DEC_DO(un47_DEC_DO),
	.N_301(N_301),
	.N_911(N_911),
	.N_761(N_761),
	.N_581_i(N_581_i),
	.N_994(N_994),
	.N_595_i(N_595_i),
	.N_1000(N_1000),
	.N_34_i(N_34_i),
	.N_21_i_0(N_21_i_0),
	.m45_i_0(m45_i_0),
	.N_1006(N_1006),
	.CO0(CO0),
	.N_597(N_597),
	.N_1003(N_1003),
	.N_502(N_502),
	.N_298(N_298),
	.N_249(N_249),
	.N_764(N_764),
	.N_765(N_765),
	.un1_SP1_RE_d1(un1_SP1_RE_d1),
	.EEP_RE_d1(EEP_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(GANTRY_BRK1_IF_RE_d1),
	.ADC_RE_d1(ADC_RE_d1),
	.COUNTER_RE_d1(COUNTER_RE_d1),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(GANTRY_BRK1_RET_IF_RE_d1),
	.MSSB_SRV_RE_d1(MSSB_SRV_RE_d1),
	.MSSB_STN_RE_d1(MSSB_STN_RE_d1),
	.GANTRY_MOT_IF_RE_d1(GANTRY_MOT_IF_RE_d1),
	.LIFT_MOT_IF_RE_d1(LIFT_MOT_IF_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE_d1(GANTRY_BRK3_RET_IF_RE_d1),
	.OPB_RE(OPB_RE),
	.tx_fifo_full(tx_fifo_full),
	.OPB_WE(OPB_WE),
	.OPB_WE_i(OPB_WE_i),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
// @22:114
  CLOCK_DIV_0 clkgen_1hz (
	.PULSE_1HZ(PULSE_1HZ),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* opb_emu_target */

module work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  DATA_STREAM_OUT,
  N_70_i,
  N_77_i,
  N_76_i,
  N_74_i,
  N_61,
  DATA_STREAM_OUT_ACK,
  N_55_i,
  RESET_N_c,
  DBUG_HEADER2_c,
  tx_fifo_empty,
  DATA_STREAM_OUT_STB,
  DBUG_HEADER4_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output [3:0] rgraynext ;
input [4:0] rbin ;
input [7:0] DATA_STREAM_IN ;
output [7:0] DATA_STREAM_OUT ;
output N_70_i ;
output N_77_i ;
output N_76_i ;
output N_74_i ;
output N_61 ;
input DATA_STREAM_OUT_ACK ;
output N_55_i ;
input RESET_N_c ;
input DBUG_HEADER2_c ;
input tx_fifo_empty ;
output DATA_STREAM_OUT_STB ;
output DBUG_HEADER4_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_61 ;
wire DATA_STREAM_OUT_ACK ;
wire N_55_i ;
wire RESET_N_c ;
wire DBUG_HEADER2_c ;
wire tx_fifo_empty ;
wire DATA_STREAM_OUT_STB ;
wire DBUG_HEADER4_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [5:0] oversample_baud_counter_Z;
wire [0:0] oversample_baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:4] uart_tx_state_ns_Z;
wire [3:1] uart_tx_state_RNO_Z;
wire [3:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [0:0] baud_counter_4;
wire [1:0] uart_rx_filter_Z;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire un6_baud_tick ;
wire N_99_i ;
wire un1_oversample_baud_counter_axbxc5_Z ;
wire un1_oversample_baud_counter_axbxc4_Z ;
wire un1_oversample_baud_counter_axbxc2_Z ;
wire N_81_mux_i ;
wire uart_tx_data_RNO_0_Z ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i_0_Z ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_Z ;
wire N_161_i ;
wire N_21_i_i ;
wire N_60_i ;
wire N_57_i ;
wire N_126_i_i ;
wire N_125_i_i ;
wire N_123_i_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_86_mux_i ;
wire N_49_i ;
wire N_80_mux_i ;
wire N_29_0_i ;
wire N_52_i ;
wire oversample_baud_counter6_3 ;
wire N_134 ;
wire un29_oversample_baud_tick ;
wire N_5_0 ;
wire un1_uart_rx_state_1_i_a3_0 ;
wire m22_1 ;
wire N_143 ;
wire N_88_i ;
wire N_56 ;
wire i18_mux ;
wire N_51 ;
wire un4_uart_rx_sample_tick ;
wire m7_0_0 ;
wire m22_2 ;
wire N_162 ;
wire un1_oversample_baud_counter_c3_Z ;
wire N_124 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_i[0])
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[5]  (
	.Q(oversample_baud_counter_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[4]  (
	.Q(oversample_baud_counter_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[3]  (
	.Q(oversample_baud_counter_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(oversample_baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(oversample_baud_counter_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(oversample_baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(DBUG_HEADER4_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_81_mux_i),
	.EN(uart_tx_data_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_21_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_60_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_57_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_126_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_125_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_123_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_86_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_80_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_29_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:304
  CFG4 \oversample_baud_counter_3[1]  (
	.A(oversample_baud_counter_Z[1]),
	.B(oversample_baud_counter_Z[4]),
	.C(oversample_baud_counter6_3),
	.D(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=16'hAA45;
  CFG2 \baud_counter_RNIU0PLA[2]  (
	.A(baud_counter_Z[0]),
	.B(baud_counter_Z[2]),
	.Y(N_134)
);
defparam \baud_counter_RNIU0PLA[2] .INIT=4'h1;
  CFG2 \uart_rx_filter_RNIR66A2_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \uart_rx_filter_RNIR66A2_0[1] .INIT=4'h8;
  CFG2 \baud_counter_RNO[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \baud_counter_RNO[0] .INIT=4'h6;
  CFG2 \baud_counter_RNIT9OV7[1]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[1]),
	.Y(N_5_0)
);
defparam \baud_counter_RNIT9OV7[1] .INIT=4'h2;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(tx_fifo_empty),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h2;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[0]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[1]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[2]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[3]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[5]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[6]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hD8;
// @36:361
  CFG3 un1_uart_rx_state_1_i_a3_0_0 (
	.A(uart_rx_bit_Z),
	.B(uart_rx_state_Z[0]),
	.C(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i_a3_0)
);
defparam un1_uart_rx_state_1_i_a3_0_0.INIT=8'h84;
  CFG4 \uart_rx_sync_clock_RNIU6OMC[0]  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(m22_1)
);
defparam \uart_rx_sync_clock_RNIU6OMC[0] .INIT=16'h8421;
// @30:2204
  CFG4 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3  (
	.A(oversample_baud_counter_Z[5]),
	.B(oversample_baud_counter_Z[2]),
	.C(oversample_baud_counter_Z[3]),
	.D(oversample_baud_counter_Z[1]),
	.Y(oversample_baud_counter6_3)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3 .INIT=16'h0001;
  CFG3 \uart_tx_state_RNO_0[1]  (
	.A(uart_tx_count_Z[2]),
	.B(uart_tx_count_Z[1]),
	.C(uart_tx_count_Z[0]),
	.Y(N_143)
);
defparam \uart_tx_state_RNO_0[1] .INIT=8'h80;
// @36:353
  CFG4 uart_rx_state_tr3 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[0]),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=16'h0002;
  CFG3 uart_rx_bit_RNO (
	.A(uart_rx_bit_Z),
	.B(N_88_i),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam uart_rx_bit_RNO.INIT=8'hC8;
  CFG3 uart_rx_data_in_ack_RNI79DUG_0 (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_56)
);
defparam uart_rx_data_in_ack_RNI79DUG_0.INIT=8'h20;
// @36:342
  CFG2 \uart_rx_filter_RNIR66A2[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(N_88_i)
);
defparam \uart_rx_filter_RNIR66A2[1] .INIT=4'hE;
  CFG4 \uart_rx_filter_RNO_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(N_88_i),
	.D(un29_oversample_baud_tick),
	.Y(i18_mux)
);
defparam \uart_rx_filter_RNO_0[1] .INIT=16'h40C8;
  CFG4 \uart_rx_filter_RNO_0[0]  (
	.A(N_88_i),
	.B(un29_oversample_baud_tick),
	.C(DBUG_HEADER2_c),
	.D(oversample_baud_tick_Z),
	.Y(N_51)
);
defparam \uart_rx_filter_RNO_0[0] .INIT=16'h3A00;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m7_0_0  (
	.A(uart_rx_sync_clock_0_sqmuxa),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(m7_0_0)
);
defparam \uart_rx_state_ns_1_0_.m7_0_0 .INIT=8'hBA;
  CFG4 \uart_rx_sync_clock_RNI6NU8N[3]  (
	.A(baud_counter_Z[3]),
	.B(m22_1),
	.C(RESET_N_c),
	.D(uart_rx_sync_clock_Z[3]),
	.Y(m22_2)
);
defparam \uart_rx_sync_clock_RNI6NU8N[3] .INIT=16'h8040;
  CFG4 \baud_counter_RNI1687S[3]  (
	.A(N_134),
	.B(N_5_0),
	.C(RESET_N_c),
	.D(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \baud_counter_RNI1687S[3] .INIT=16'h0080;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(oversample_baud_counter_Z[4]),
	.B(oversample_baud_counter_Z[0]),
	.C(oversample_baud_counter6_3),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h10;
// @36:308
  CFG3 un1_oversample_baud_counter_axbxc2 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_axbxc2_Z)
);
defparam un1_oversample_baud_counter_axbxc2.INIT=8'hA9;
// @36:437
  CFG4 \uart_rx_count_RNIK6PFE1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_162)
);
defparam \uart_rx_count_RNIK6PFE1[0] .INIT=16'hFF7F;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10_0_0  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10_0_0 .INIT=8'h26;
  CFG4 uart_rx_data_in_ack_RNI79J8J (
	.A(tx_fifo_empty),
	.B(DATA_STREAM_IN_ACK),
	.C(rbin[0]),
	.D(rbin[1]),
	.Y(rgraynext[0])
);
defparam uart_rx_data_in_ack_RNI79J8J.INIT=16'h0BF4;
// @36:353
  CFG3 \uart_rx_state_RNIKEFAC1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_161_i)
);
defparam \uart_rx_state_RNIKEFAC1[0] .INIT=8'h08;
// @36:199
  CFG3 \baud_counter_RNO[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(N_80_mux_i)
);
defparam \baud_counter_RNO[1] .INIT=8'hB4;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI79DUG (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_55_i)
);
defparam uart_rx_data_in_ack_RNI79DUG.INIT=8'hD2;
// @36:222
  CFG3 uart_tx_data_RNO (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(N_81_mux_i)
);
defparam uart_tx_data_RNO.INIT=8'hEC;
  CFG4 \uart_rx_sync_clock_RNI3K6901[1]  (
	.A(oversample_baud_tick_Z),
	.B(m22_2),
	.C(uart_rx_sync_clock_Z[1]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick)
);
defparam \uart_rx_sync_clock_RNI3K6901[1] .INIT=16'h8008;
  CFG3 uart_tx_data_RNO_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(uart_tx_data_RNO_0_Z)
);
defparam uart_tx_data_RNO_0.INIT=8'h04;
// @36:308
  CFG3 un1_oversample_baud_counter_c3 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_c3_Z)
);
defparam un1_oversample_baud_counter_c3.INIT=8'hFE;
// @36:361
  CFG4 un1_uart_rx_state_1_i_0 (
	.A(uart_rx_state_Z[1]),
	.B(DATA_STREAM_OUT_ACK),
	.C(un4_uart_rx_sample_tick),
	.D(un1_uart_rx_state_1_i_a3_0),
	.Y(un1_uart_rx_state_1_i_0_Z)
);
defparam un1_uart_rx_state_1_i_0.INIT=16'hF444;
  CFG3 uart_rx_data_in_ack_RNI8APIL_1 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(rgraynext[1])
);
defparam uart_rx_data_in_ack_RNI8APIL_1.INIT=8'h56;
  CFG3 uart_rx_data_in_ack_RNI8APIL (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(N_61)
);
defparam uart_rx_data_in_ack_RNI8APIL.INIT=8'h80;
// @11:186
  CFG2 uart_rx_data_in_ack_RNI79J8J_0 (
	.A(N_56),
	.B(rbin[1]),
	.Y(N_74_i)
);
defparam uart_rx_data_in_ack_RNI79J8J_0.INIT=4'h6;
// @36:199
  CFG3 \baud_counter_RNO[3]  (
	.A(baud_counter_Z[3]),
	.B(N_134),
	.C(N_5_0),
	.Y(N_86_mux_i)
);
defparam \baud_counter_RNO[3] .INIT=8'h6A;
// @36:199
  CFG3 \baud_counter_RNO[2]  (
	.A(baud_counter_Z[2]),
	.B(baud_counter_Z[0]),
	.C(N_5_0),
	.Y(N_49_i)
);
defparam \baud_counter_RNO[2] .INIT=8'h9A;
// @36:330
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(N_51),
	.B(uart_rx_filter_Z[0]),
	.Y(N_52_i)
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
  CFG4 uart_rx_data_in_ack_RNIACVSN (
	.A(rbin[3]),
	.B(rbin[2]),
	.C(rbin[1]),
	.D(N_56),
	.Y(rgraynext[2])
);
defparam uart_rx_data_in_ack_RNIACVSN.INIT=16'h5666;
// @36:231
  CFG3 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[1]),
	.B(uart_rx_data_in_ack_0_sqmuxa),
	.C(un6_baud_tick),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=8'hEC;
// @36:353
  CFG4 \uart_rx_count_RNO[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_57_i)
);
defparam \uart_rx_count_RNO[0] .INIT=16'hF078;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI8APIL_0 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(N_76_i)
);
defparam uart_rx_data_in_ack_RNI8APIL_0.INIT=8'h6A;
  CFG4 \uart_tx_state_RNO[3]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[3]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(uart_tx_state_RNO_Z[3])
);
defparam \uart_tx_state_RNO[3] .INIT=16'h550C;
// @36:330
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(DBUG_HEADER2_c),
	.B(uart_rx_filter_Z[1]),
	.C(uart_rx_filter_Z[0]),
	.D(i18_mux),
	.Y(N_29_0_i)
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h69CC;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0  (
	.A(m7_0_0),
	.B(N_162),
	.C(uart_rx_count_Z[2]),
	.D(uart_rx_count_Z[1]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7_0 .INIT=16'hBAAA;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_124)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
  CFG3 uart_rx_data_in_ack_RNIDF57Q_0 (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_61),
	.Y(rgraynext[3])
);
defparam uart_rx_data_in_ack_RNIDF57Q_0.INIT=8'h56;
// @36:353
  CFG3 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(N_162),
	.Y(N_21_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=8'hA6;
// @36:353
  CFG2 \uart_rx_count_RNO[1]  (
	.A(N_162),
	.B(uart_rx_count_Z[1]),
	.Y(N_60_i)
);
defparam \uart_rx_count_RNO[1] .INIT=4'h9;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_123_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:304
  CFG3 \oversample_baud_counter_3[3]  (
	.A(oversample_baud_counter6),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[3]),
	.Y(oversample_baud_counter_3_Z[3])
);
defparam \oversample_baud_counter_3[3] .INIT=8'h41;
// @11:186
  CFG2 uart_rx_data_in_ack_RNIACVSN_0 (
	.A(N_61),
	.B(rbin[3]),
	.Y(N_77_i)
);
defparam uart_rx_data_in_ack_RNIACVSN_0.INIT=4'h6;
// @36:222
  CFG4 \uart_tx_state_RNO[4]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[0]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(N_99_i)
);
defparam \uart_tx_state_RNO[4] .INIT=16'hEAC0;
// @36:308
  CFG3 un1_oversample_baud_counter_axbxc4 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc4_Z)
);
defparam un1_oversample_baud_counter_axbxc4.INIT=8'hE1;
// @11:196
  CFG3 uart_rx_data_in_ack_RNIDF57Q (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_61),
	.Y(N_70_i)
);
defparam uart_rx_data_in_ack_RNIDF57Q.INIT=8'h6A;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_125_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(uart_tx_state_Z[2]),
	.C(un6_baud_tick),
	.D(N_143),
	.Y(uart_tx_state_RNO_Z[1])
);
defparam \uart_tx_state_RNO[1] .INIT=16'hC2E2;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_124),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_124),
	.B(uart_tx_count_Z[2]),
	.Y(N_126_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
// @36:308
  CFG4 un1_oversample_baud_counter_axbxc5 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[5]),
	.D(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc5_Z)
);
defparam un1_oversample_baud_counter_axbxc5.INIT=16'hF0E1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY */

module cmd_server (
  OPB_DO,
  OPB_ADDR,
  OPB_ADDR_0_0,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_2,
  OPB_ADDR_fast_11,
  OPB_ADDR_fast_10,
  OPB_ADDR_fast_1,
  OPB_ADDR_fast_7,
  OPB_ADDR_fast_6,
  OPB_ADDR_fast_5,
  OPB_ADDR_fast_8,
  OPB_ADDR_fast_19,
  OPB_ADDR_fast_20,
  CLK_GEN_DO_2_t,
  un1_OSC_CT_IN,
  GPIO_IN_0,
  GPIO_IN_5,
  GPIO_IN_6,
  GPIO_IN_7,
  GPIO_IN_1,
  GPIO_IN_3,
  GPIO_IN_4,
  GPIO_IN_2,
  GPIO_IN_13,
  GPIO_IN_12,
  GPIO_IN_11,
  GPIO_IN_10,
  GPIO_IN_9,
  GPIO_IN_8,
  GPIO_IN_23,
  GPIO_IN_15,
  GPIO_IN_14,
  SP_IN_23,
  SP_IN_17,
  SP_IN_18,
  SP_IN_19,
  SP_IN_20,
  SP_IN_21,
  SP_IN_16,
  SP_IN_22,
  SP_IN_0,
  SP_IN_5,
  SP_IN_6,
  SP_IN_7,
  SP_IN_1,
  SP_IN_3,
  SP_IN_4,
  SP_IN_2,
  SP_IN_m,
  GANTRY_BRK1_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK3_RET_IN,
  GANTRY_MOT_IN,
  LIFT_MOT_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK1_RET_IN,
  GANTRY_BRK2_IN,
  ILIM_DAC_IN,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_6,
  ADC_IN_7,
  ADC_IN_1,
  ADC_IN_3,
  ADC_IN_4,
  ADC_IN_2,
  ADC_IN_23,
  EEP_IN_0,
  OSC_CT_IN,
  DBUG_HEADER4_c,
  DBUG_HEADER2_c,
  RESET_N_c,
  OPB_RE,
  N_4602,
  DBUG_HEADER6_c,
  OPB_ADDR_2_rep1,
  OPB_ADDR_3_rep1,
  OPB_ADDR_1_rep1,
  OPB_ADDR_1_rep2,
  OPB_WE,
  CLOCK_RE_d1,
  un47_DEC_DO,
  un1_SP1_RE_d1,
  EEP_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  ADC_RE_d1,
  COUNTER_RE_d1,
  ILIM_DAC_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  MSSB_SRV_RE_d1,
  MSSB_STN_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  LIFT_MOT_IF_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK3_RET_IF_RE_d1,
  RESET_N_arst,
  FPGA_100M_CLK
)
;
output [31:0] OPB_DO ;
output [31:0] OPB_ADDR ;
output OPB_ADDR_0_0 ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_2 ;
output OPB_ADDR_fast_11 ;
output OPB_ADDR_fast_10 ;
output OPB_ADDR_fast_1 ;
output OPB_ADDR_fast_7 ;
output OPB_ADDR_fast_6 ;
output OPB_ADDR_fast_5 ;
output OPB_ADDR_fast_8 ;
output OPB_ADDR_fast_19 ;
output OPB_ADDR_fast_20 ;
input [15:8] CLK_GEN_DO_2_t ;
input [7:0] un1_OSC_CT_IN ;
input GPIO_IN_0 ;
input GPIO_IN_5 ;
input GPIO_IN_6 ;
input GPIO_IN_7 ;
input GPIO_IN_1 ;
input GPIO_IN_3 ;
input GPIO_IN_4 ;
input GPIO_IN_2 ;
input GPIO_IN_13 ;
input GPIO_IN_12 ;
input GPIO_IN_11 ;
input GPIO_IN_10 ;
input GPIO_IN_9 ;
input GPIO_IN_8 ;
input GPIO_IN_23 ;
input GPIO_IN_15 ;
input GPIO_IN_14 ;
input SP_IN_23 ;
input SP_IN_17 ;
input SP_IN_18 ;
input SP_IN_19 ;
input SP_IN_20 ;
input SP_IN_21 ;
input SP_IN_16 ;
input SP_IN_22 ;
input SP_IN_0 ;
input SP_IN_5 ;
input SP_IN_6 ;
input SP_IN_7 ;
input SP_IN_1 ;
input SP_IN_3 ;
input SP_IN_4 ;
input SP_IN_2 ;
input [23:16] SP_IN_m ;
input [31:8] GANTRY_BRK1_IN ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] GANTRY_MOT_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] GANTRY_BRK2_IN ;
input [23:8] ILIM_DAC_IN ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_6 ;
input ADC_IN_7 ;
input ADC_IN_1 ;
input ADC_IN_3 ;
input ADC_IN_4 ;
input ADC_IN_2 ;
input ADC_IN_23 ;
input EEP_IN_0 ;
input [15:8] OSC_CT_IN ;
output DBUG_HEADER4_c ;
input DBUG_HEADER2_c ;
input RESET_N_c ;
output OPB_RE ;
input N_4602 ;
input DBUG_HEADER6_c ;
output OPB_ADDR_2_rep1 ;
output OPB_ADDR_3_rep1 ;
output OPB_ADDR_1_rep1 ;
output OPB_ADDR_1_rep2 ;
output OPB_WE ;
input CLOCK_RE_d1 ;
input un47_DEC_DO ;
input un1_SP1_RE_d1 ;
input EEP_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input ADC_RE_d1 ;
input COUNTER_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input MSSB_SRV_RE_d1 ;
input MSSB_STN_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input RESET_N_arst ;
input FPGA_100M_CLK ;
wire OPB_ADDR_0_0 ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_2 ;
wire OPB_ADDR_fast_11 ;
wire OPB_ADDR_fast_10 ;
wire OPB_ADDR_fast_1 ;
wire OPB_ADDR_fast_7 ;
wire OPB_ADDR_fast_6 ;
wire OPB_ADDR_fast_5 ;
wire OPB_ADDR_fast_8 ;
wire OPB_ADDR_fast_19 ;
wire OPB_ADDR_fast_20 ;
wire GPIO_IN_0 ;
wire GPIO_IN_5 ;
wire GPIO_IN_6 ;
wire GPIO_IN_7 ;
wire GPIO_IN_1 ;
wire GPIO_IN_3 ;
wire GPIO_IN_4 ;
wire GPIO_IN_2 ;
wire GPIO_IN_13 ;
wire GPIO_IN_12 ;
wire GPIO_IN_11 ;
wire GPIO_IN_10 ;
wire GPIO_IN_9 ;
wire GPIO_IN_8 ;
wire GPIO_IN_23 ;
wire GPIO_IN_15 ;
wire GPIO_IN_14 ;
wire SP_IN_23 ;
wire SP_IN_17 ;
wire SP_IN_18 ;
wire SP_IN_19 ;
wire SP_IN_20 ;
wire SP_IN_21 ;
wire SP_IN_16 ;
wire SP_IN_22 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire SP_IN_6 ;
wire SP_IN_7 ;
wire SP_IN_1 ;
wire SP_IN_3 ;
wire SP_IN_4 ;
wire SP_IN_2 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_6 ;
wire ADC_IN_7 ;
wire ADC_IN_1 ;
wire ADC_IN_3 ;
wire ADC_IN_4 ;
wire ADC_IN_2 ;
wire ADC_IN_23 ;
wire EEP_IN_0 ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER2_c ;
wire RESET_N_c ;
wire OPB_RE ;
wire N_4602 ;
wire DBUG_HEADER6_c ;
wire OPB_ADDR_2_rep1 ;
wire OPB_ADDR_3_rep1 ;
wire OPB_ADDR_1_rep1 ;
wire OPB_ADDR_1_rep2 ;
wire OPB_WE ;
wire CLOCK_RE_d1 ;
wire un47_DEC_DO ;
wire un1_SP1_RE_d1 ;
wire EEP_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire ADC_RE_d1 ;
wire COUNTER_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire MSSB_SRV_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire RESET_N_arst ;
wire FPGA_100M_CLK ;
wire [3:0] rgraynext;
wire [4:0] rbin;
wire [7:0] DATA_STREAM_IN;
wire [3:2] ping_counter;
wire [7:0] DATA_STREAM_OUT;
wire [7:0] rx_fifo_data;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_55_i ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_290 ;
wire N_581_i ;
wire N_595_i ;
wire N_34_i ;
wire N_32_i ;
wire N_298 ;
wire N_21_i_0 ;
wire N_301 ;
wire N_456 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_1005 ;
wire N_61 ;
wire rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_OUT_ACK ;
wire GND ;
wire VCC ;
// @23:64
  msg_buffer msg_buffer_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.ping_counter(ping_counter[3:2]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.tx_fifo_empty(tx_fifo_empty),
	.tx_fifo_full(tx_fifo_full),
	.N_55_i(N_55_i),
	.N_70_i(N_70_i),
	.N_77_i(N_77_i),
	.N_76_i(N_76_i),
	.N_74_i(N_74_i),
	.N_290(N_290),
	.N_581_i(N_581_i),
	.N_595_i(N_595_i),
	.N_34_i(N_34_i),
	.N_32_i(N_32_i),
	.N_298(N_298),
	.N_21_i_0(N_21_i_0),
	.N_301(N_301),
	.N_456(N_456),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_1005(N_1005),
	.N_61(N_61),
	.rx_fifo_empty(rx_fifo_empty),
	.N_461(N_461),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.DATA_STREAM_OUT_ACK_1z(DATA_STREAM_OUT_ACK)
);
// @23:83
  opb_emu_target opb_emu_target_inst (
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.EEP_IN_0(EEP_IN_0),
	.ADC_IN_0(ADC_IN_0),
	.ADC_IN_5(ADC_IN_5),
	.ADC_IN_6(ADC_IN_6),
	.ADC_IN_7(ADC_IN_7),
	.ADC_IN_1(ADC_IN_1),
	.ADC_IN_3(ADC_IN_3),
	.ADC_IN_4(ADC_IN_4),
	.ADC_IN_2(ADC_IN_2),
	.ADC_IN_23(ADC_IN_23),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.SP_IN_m(SP_IN_m[23:16]),
	.SP_IN_23(SP_IN_23),
	.SP_IN_17(SP_IN_17),
	.SP_IN_18(SP_IN_18),
	.SP_IN_19(SP_IN_19),
	.SP_IN_20(SP_IN_20),
	.SP_IN_21(SP_IN_21),
	.SP_IN_16(SP_IN_16),
	.SP_IN_22(SP_IN_22),
	.SP_IN_0(SP_IN_0),
	.SP_IN_5(SP_IN_5),
	.SP_IN_6(SP_IN_6),
	.SP_IN_7(SP_IN_7),
	.SP_IN_1(SP_IN_1),
	.SP_IN_3(SP_IN_3),
	.SP_IN_4(SP_IN_4),
	.SP_IN_2(SP_IN_2),
	.GPIO_IN_0(GPIO_IN_0),
	.GPIO_IN_5(GPIO_IN_5),
	.GPIO_IN_6(GPIO_IN_6),
	.GPIO_IN_7(GPIO_IN_7),
	.GPIO_IN_1(GPIO_IN_1),
	.GPIO_IN_3(GPIO_IN_3),
	.GPIO_IN_4(GPIO_IN_4),
	.GPIO_IN_2(GPIO_IN_2),
	.GPIO_IN_13(GPIO_IN_13),
	.GPIO_IN_12(GPIO_IN_12),
	.GPIO_IN_11(GPIO_IN_11),
	.GPIO_IN_10(GPIO_IN_10),
	.GPIO_IN_9(GPIO_IN_9),
	.GPIO_IN_8(GPIO_IN_8),
	.GPIO_IN_23(GPIO_IN_23),
	.GPIO_IN_15(GPIO_IN_15),
	.GPIO_IN_14(GPIO_IN_14),
	.un1_OSC_CT_IN(un1_OSC_CT_IN[7:0]),
	.CLK_GEN_DO_2_t(CLK_GEN_DO_2_t[15:8]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast_0),
	.OPB_ADDR_fast_2(OPB_ADDR_fast_2),
	.OPB_ADDR_fast_11(OPB_ADDR_fast_11),
	.OPB_ADDR_fast_10(OPB_ADDR_fast_10),
	.OPB_ADDR_fast_1(OPB_ADDR_fast_1),
	.OPB_ADDR_fast_7(OPB_ADDR_fast_7),
	.OPB_ADDR_fast_6(OPB_ADDR_fast_6),
	.OPB_ADDR_fast_5(OPB_ADDR_fast_5),
	.OPB_ADDR_fast_8(OPB_ADDR_fast_8),
	.OPB_ADDR_fast_19(OPB_ADDR_fast_19),
	.OPB_ADDR_fast_20(OPB_ADDR_fast_20),
	.OPB_ADDR_0_0(OPB_ADDR[2]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.OPB_ADDR({OPB_ADDR[31:3], OPB_ADDR_0_0, OPB_ADDR[1:0]}),
	.OPB_DO(OPB_DO[31:0]),
	.ping_counter(ping_counter[3:2]),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.tx_fifo_full(tx_fifo_full),
	.GANTRY_BRK3_RET_IF_RE_d1(GANTRY_BRK3_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(GANTRY_BRK2_IF_RE_d1),
	.LIFT_MOT_IF_RE_d1(LIFT_MOT_IF_RE_d1),
	.GANTRY_MOT_IF_RE_d1(GANTRY_MOT_IF_RE_d1),
	.MSSB_STN_RE_d1(MSSB_STN_RE_d1),
	.MSSB_SRV_RE_d1(MSSB_SRV_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(GANTRY_BRK1_RET_IF_RE_d1),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.COUNTER_RE_d1(COUNTER_RE_d1),
	.ADC_RE_d1(ADC_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(GANTRY_BRK1_IF_RE_d1),
	.EEP_RE_d1(EEP_RE_d1),
	.un1_SP1_RE_d1(un1_SP1_RE_d1),
	.N_298(N_298),
	.N_21_i_0(N_21_i_0),
	.N_34_i(N_34_i),
	.N_595_i(N_595_i),
	.N_581_i(N_581_i),
	.N_301(N_301),
	.un47_DEC_DO(un47_DEC_DO),
	.CLOCK_RE_d1(CLOCK_RE_d1),
	.OPB_WE(OPB_WE),
	.OPB_ADDR_1_rep2(OPB_ADDR_1_rep2),
	.OPB_ADDR_1_rep1(OPB_ADDR_1_rep1),
	.OPB_ADDR_3_rep1(OPB_ADDR_3_rep1),
	.OPB_ADDR_2_rep1(OPB_ADDR_2_rep1),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.rx_fifo_empty(rx_fifo_empty),
	.N_461(N_461),
	.N_32_i(N_32_i),
	.N_290(N_290),
	.N_1005(N_1005),
	.N_456(N_456),
	.N_4602(N_4602),
	.OPB_RE_0(OPB_RE),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @23:48
  work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY cmn_uart_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_70_i(N_70_i),
	.N_77_i(N_77_i),
	.N_76_i(N_76_i),
	.N_74_i(N_74_i),
	.N_61(N_61),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK),
	.N_55_i(N_55_i),
	.RESET_N_c(RESET_N_c),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.tx_fifo_empty(tx_fifo_empty),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmd_server */

module top (
  FPGA_100M_CLK,
  RESET_N,
  MSSB_COMM_FAULT,
  HSWAP_FAULT,
  POWER_GOOD,
  DBUG_HEADER2,
  DBUG_HEADER4,
  DBUG_HEADER6,
  DBUG_HEADER8,
  DBUG_HEADER10,
  WD_TRIG,
  EEP_CS_N,
  EEP_SI,
  EEP_SCK,
  EEP_SO,
  ST_DAC_CLK,
  DAC_SDI,
  DAC_CS_N,
  DAC_SDO,
  ADC_SDOUT,
  ST_ADC_CLK,
  ADC_CNVST,
  GNT_PWM_PHA_HI,
  GNT_PWM_PHA_LO,
  GNT_PWM_PHB_HI,
  GNT_PWM_PHB_LO,
  GNT_PWM_PHC_HI,
  GNT_PWM_PHC_LO,
  GNT_BRK1_PWM_HI,
  GNT_BRK1_PWM_LO,
  GNT_BRK1_RET_PWM_HI,
  GNT_BRK1_RET_PWM_LO,
  GNT_BRK2_PWM_HI,
  GNT_BRK2_PWM_LO,
  GNT_BRK2_RET_PWM_HI,
  GNT_BRK2_RET_PWM_LO,
  GNT_BRK3_PWM_HI,
  GNT_BRK3_PWM_LO,
  GNT_BRK3_RET_PWM_HI,
  GNT_BRK3_RET_PWM_LO,
  LFT_PWM_PHA_HI,
  LFT_PWM_PHA_LO,
  LFT_PWM_PHB_HI,
  LFT_PWM_PHB_LO,
  LFT_PWM_PHC_HI,
  LFT_PWM_PHC_LO,
  ST_MSSB_TX,
  MSSB_RX,
  ST_SRV_MSSB_TX,
  SRV_MSSB_RX,
  FAN_EN,
  P12V_ISO_EN,
  P24V_GOOD_N,
  FAN_FAIL_N,
  P24V_GNT_EMOPS_EN,
  GNT_EMOPS_EN,
  P24V_GNT_EMOPS_PG,
  P12V_ACT_DIODE_ON_N,
  GNT_MOT_PWR_EN,
  GNT_BRK_PWR_EN,
  GNT_SHUNT_EN,
  OC_V_GNT_MOT_DRV,
  OC_V_GNT_BRK_DRV,
  GNT_MOT_PWR_FLT_N,
  GNT_BRK_PWR_FLT_N,
  GNT_EMOPS_OV_L,
  P5V_ISO_MON_GNT,
  GNT_SHUNT_ON,
  P5V_ISO_MON_LFT,
  GNT_BRK_EXT_EN,
  GNT_BRK_SW_MON,
  PWM_BRK_EXT_FAULT,
  GNT_BRK1_FB_N,
  GNT_BRK2_FB_N,
  GNT_BRK3_FB_N,
  GNT_HW_EN_MON,
  LFT_ST_DISB_MON,
  LFT_HW_EN_MON,
  GNT_ST_DISB_MON,
  DMD_PWR_OK,
  SPARE_MON,
  SPDIO_FLT_N,
  SPD2_24V_STATUS_N,
  LFT_ST_DISB,
  LFT_HW_EN_N,
  GNT_ST_DISB,
  GNT_HW_EN_N,
  EMOPS_STAT1,
  EMOPS_STAT2,
  LFT_ROT_BRK_RLS,
  LAT_LNG_BRK_RLS,
  SRVC_CCH_GNT_N,
  EM_CCH_24V_EN,
  EM_DOWN_LIMIT,
  EM_UP_LIMIT,
  CCH_LFT_MOT_EN_N,
  CCH_LFT_DWN_N,
  CCH_LAT_LNG_FLOAT_N,
  EMO_GOOD_N,
  SITE_24V_PWR_OK_N,
  SPD_EMOPS_FLT_N,
  LFT_HALL_PWR_EN_N,
  LFT_HALL_PWR_OK,
  LFT_HALL_SNS1_N,
  LFT_HALL_SNS2_N,
  LFT_HALL_SNS3_N,
  P24V_LFT_EMOPS_EN,
  LFT_SHUNT_EN,
  LFT_EMOPS_EN,
  LFT_MOT_PWR_EN,
  P24V_LFT_EMOPS_PG,
  OC_V_LFT_MOT_DRV,
  LFT_SHUNT_ON,
  LFT_EMOPS_OV_L,
  LFT_MOT_PWR_FLT_N,
  EXOPS_GNT_24V_EN,
  GNT_CCW_LIMIT,
  GNT_CW_LIMIT,
  PAN_24V_SW,
  MAINS_LEVEL_FB,
  EXT_BRK1_DRV_EN,
  EXT_BRK2_DRV_EN,
  EXT_BRK3_DRV_EN,
  LFT_SER_CLK,
  LFT_SER_SYNC,
  LFT_SER_DATA0,
  LFT_SER_DATA1,
  LFT_SERIO_FLT_N,
  LFT_MTN_EN_N,
  LFT_SER_PAGE_SEL_N,
  LFT_DOWN_LIMIT,
  LFT_UP_LIMIT,
  AD_SEL0,
  AD_SEL1,
  AD_SEL2,
  AD_MUX1_N,
  AD_MUX2_N,
  AD_MUX3_N,
  AD_MUX4_N,
  AD_MUX5_N,
  DBUG_MISO,
  DBUG_MOSI,
  DBUG_CS_N,
  DBUG_SCLK,
  DBUG_ACTIVE,
  GPIO2,
  GPIO3,
  GPIO5
)
;
input FPGA_100M_CLK ;
input RESET_N ;
output MSSB_COMM_FAULT ;
output HSWAP_FAULT ;
output POWER_GOOD ;
input DBUG_HEADER2 ;
output DBUG_HEADER4 ;
output DBUG_HEADER6 ;
output DBUG_HEADER8 ;
input DBUG_HEADER10 ;
output WD_TRIG ;
output EEP_CS_N ;
output EEP_SI ;
output EEP_SCK ;
input EEP_SO ;
output ST_DAC_CLK ;
output DAC_SDI ;
output DAC_CS_N ;
input DAC_SDO ;
input ADC_SDOUT ;
output ST_ADC_CLK ;
output ADC_CNVST ;
output GNT_PWM_PHA_HI ;
output GNT_PWM_PHA_LO ;
output GNT_PWM_PHB_HI ;
output GNT_PWM_PHB_LO ;
output GNT_PWM_PHC_HI ;
output GNT_PWM_PHC_LO ;
output GNT_BRK1_PWM_HI ;
output GNT_BRK1_PWM_LO ;
output GNT_BRK1_RET_PWM_HI ;
output GNT_BRK1_RET_PWM_LO ;
output GNT_BRK2_PWM_HI ;
output GNT_BRK2_PWM_LO ;
output GNT_BRK2_RET_PWM_HI ;
output GNT_BRK2_RET_PWM_LO ;
output GNT_BRK3_PWM_HI ;
output GNT_BRK3_PWM_LO ;
output GNT_BRK3_RET_PWM_HI ;
output GNT_BRK3_RET_PWM_LO ;
output LFT_PWM_PHA_HI ;
output LFT_PWM_PHA_LO ;
output LFT_PWM_PHB_HI ;
output LFT_PWM_PHB_LO ;
output LFT_PWM_PHC_HI ;
output LFT_PWM_PHC_LO ;
output ST_MSSB_TX ;
input MSSB_RX ;
output ST_SRV_MSSB_TX ;
input SRV_MSSB_RX ;
output FAN_EN ;
output P12V_ISO_EN ;
input P24V_GOOD_N ;
input FAN_FAIL_N ;
output P24V_GNT_EMOPS_EN ;
output GNT_EMOPS_EN ;
input P24V_GNT_EMOPS_PG ;
input P12V_ACT_DIODE_ON_N ;
output GNT_MOT_PWR_EN ;
output GNT_BRK_PWR_EN ;
output GNT_SHUNT_EN ;
input OC_V_GNT_MOT_DRV ;
input OC_V_GNT_BRK_DRV ;
input GNT_MOT_PWR_FLT_N ;
input GNT_BRK_PWR_FLT_N ;
input GNT_EMOPS_OV_L ;
input P5V_ISO_MON_GNT ;
input GNT_SHUNT_ON ;
input P5V_ISO_MON_LFT ;
output GNT_BRK_EXT_EN ;
output GNT_BRK_SW_MON ;
input PWM_BRK_EXT_FAULT ;
input GNT_BRK1_FB_N ;
input GNT_BRK2_FB_N ;
input GNT_BRK3_FB_N ;
output GNT_HW_EN_MON ;
output LFT_ST_DISB_MON ;
output LFT_HW_EN_MON ;
output GNT_ST_DISB_MON ;
output DMD_PWR_OK ;
output SPARE_MON ;
input SPDIO_FLT_N ;
input SPD2_24V_STATUS_N ;
input LFT_ST_DISB ;
input LFT_HW_EN_N ;
input GNT_ST_DISB ;
input GNT_HW_EN_N ;
output EMOPS_STAT1 ;
output EMOPS_STAT2 ;
output LFT_ROT_BRK_RLS ;
output LAT_LNG_BRK_RLS ;
output SRVC_CCH_GNT_N ;
output EM_CCH_24V_EN ;
input EM_DOWN_LIMIT ;
input EM_UP_LIMIT ;
input CCH_LFT_MOT_EN_N ;
input CCH_LFT_DWN_N ;
input CCH_LAT_LNG_FLOAT_N ;
input EMO_GOOD_N ;
input SITE_24V_PWR_OK_N ;
input SPD_EMOPS_FLT_N ;
output LFT_HALL_PWR_EN_N ;
input LFT_HALL_PWR_OK ;
input LFT_HALL_SNS1_N ;
input LFT_HALL_SNS2_N ;
input LFT_HALL_SNS3_N ;
output P24V_LFT_EMOPS_EN ;
output LFT_SHUNT_EN ;
output LFT_EMOPS_EN ;
output LFT_MOT_PWR_EN ;
input P24V_LFT_EMOPS_PG ;
input OC_V_LFT_MOT_DRV ;
input LFT_SHUNT_ON ;
input LFT_EMOPS_OV_L ;
input LFT_MOT_PWR_FLT_N ;
output EXOPS_GNT_24V_EN ;
input GNT_CCW_LIMIT ;
input GNT_CW_LIMIT ;
output PAN_24V_SW ;
input MAINS_LEVEL_FB ;
output EXT_BRK1_DRV_EN ;
output EXT_BRK2_DRV_EN ;
output EXT_BRK3_DRV_EN ;
output LFT_SER_CLK ;
output LFT_SER_SYNC ;
output LFT_SER_DATA0 ;
output LFT_SER_DATA1 ;
input LFT_SERIO_FLT_N ;
input LFT_MTN_EN_N ;
input LFT_SER_PAGE_SEL_N ;
input LFT_DOWN_LIMIT ;
input LFT_UP_LIMIT ;
output AD_SEL0 ;
output AD_SEL1 ;
output AD_SEL2 ;
output AD_MUX1_N ;
output AD_MUX2_N ;
output AD_MUX3_N ;
output AD_MUX4_N ;
output AD_MUX5_N ;
output DBUG_MISO ;
input DBUG_MOSI ;
input DBUG_CS_N ;
input DBUG_SCLK ;
input DBUG_ACTIVE ;
output GPIO2 ;
output GPIO3 ;
output GPIO5 ;
wire FPGA_100M_CLK ;
wire RESET_N ;
wire MSSB_COMM_FAULT ;
wire HSWAP_FAULT ;
wire POWER_GOOD ;
wire DBUG_HEADER2 ;
wire DBUG_HEADER4 ;
wire DBUG_HEADER6 ;
wire DBUG_HEADER8 ;
wire DBUG_HEADER10 ;
wire WD_TRIG ;
wire EEP_CS_N ;
wire EEP_SI ;
wire EEP_SCK ;
wire EEP_SO ;
wire ST_DAC_CLK ;
wire DAC_SDI ;
wire DAC_CS_N ;
wire DAC_SDO ;
wire ADC_SDOUT ;
wire ST_ADC_CLK ;
wire ADC_CNVST ;
wire GNT_PWM_PHA_HI ;
wire GNT_PWM_PHA_LO ;
wire GNT_PWM_PHB_HI ;
wire GNT_PWM_PHB_LO ;
wire GNT_PWM_PHC_HI ;
wire GNT_PWM_PHC_LO ;
wire GNT_BRK1_PWM_HI ;
wire GNT_BRK1_PWM_LO ;
wire GNT_BRK1_RET_PWM_HI ;
wire GNT_BRK1_RET_PWM_LO ;
wire GNT_BRK2_PWM_HI ;
wire GNT_BRK2_PWM_LO ;
wire GNT_BRK2_RET_PWM_HI ;
wire GNT_BRK2_RET_PWM_LO ;
wire GNT_BRK3_PWM_HI ;
wire GNT_BRK3_PWM_LO ;
wire GNT_BRK3_RET_PWM_HI ;
wire GNT_BRK3_RET_PWM_LO ;
wire LFT_PWM_PHA_HI ;
wire LFT_PWM_PHA_LO ;
wire LFT_PWM_PHB_HI ;
wire LFT_PWM_PHB_LO ;
wire LFT_PWM_PHC_HI ;
wire LFT_PWM_PHC_LO ;
wire ST_MSSB_TX ;
wire MSSB_RX ;
wire ST_SRV_MSSB_TX ;
wire SRV_MSSB_RX ;
wire FAN_EN ;
wire P12V_ISO_EN ;
wire P24V_GOOD_N ;
wire FAN_FAIL_N ;
wire P24V_GNT_EMOPS_EN ;
wire GNT_EMOPS_EN ;
wire P24V_GNT_EMOPS_PG ;
wire P12V_ACT_DIODE_ON_N ;
wire GNT_MOT_PWR_EN ;
wire GNT_BRK_PWR_EN ;
wire GNT_SHUNT_EN ;
wire OC_V_GNT_MOT_DRV ;
wire OC_V_GNT_BRK_DRV ;
wire GNT_MOT_PWR_FLT_N ;
wire GNT_BRK_PWR_FLT_N ;
wire GNT_EMOPS_OV_L ;
wire P5V_ISO_MON_GNT ;
wire GNT_SHUNT_ON ;
wire P5V_ISO_MON_LFT ;
wire GNT_BRK_EXT_EN ;
wire GNT_BRK_SW_MON ;
wire PWM_BRK_EXT_FAULT ;
wire GNT_BRK1_FB_N ;
wire GNT_BRK2_FB_N ;
wire GNT_BRK3_FB_N ;
wire GNT_HW_EN_MON ;
wire LFT_ST_DISB_MON ;
wire LFT_HW_EN_MON ;
wire GNT_ST_DISB_MON ;
wire DMD_PWR_OK ;
wire SPARE_MON ;
wire SPDIO_FLT_N ;
wire SPD2_24V_STATUS_N ;
wire LFT_ST_DISB ;
wire LFT_HW_EN_N ;
wire GNT_ST_DISB ;
wire GNT_HW_EN_N ;
wire EMOPS_STAT1 ;
wire EMOPS_STAT2 ;
wire LFT_ROT_BRK_RLS ;
wire LAT_LNG_BRK_RLS ;
wire SRVC_CCH_GNT_N ;
wire EM_CCH_24V_EN ;
wire EM_DOWN_LIMIT ;
wire EM_UP_LIMIT ;
wire CCH_LFT_MOT_EN_N ;
wire CCH_LFT_DWN_N ;
wire CCH_LAT_LNG_FLOAT_N ;
wire EMO_GOOD_N ;
wire SITE_24V_PWR_OK_N ;
wire SPD_EMOPS_FLT_N ;
wire LFT_HALL_PWR_EN_N ;
wire LFT_HALL_PWR_OK ;
wire LFT_HALL_SNS1_N ;
wire LFT_HALL_SNS2_N ;
wire LFT_HALL_SNS3_N ;
wire P24V_LFT_EMOPS_EN ;
wire LFT_SHUNT_EN ;
wire LFT_EMOPS_EN ;
wire LFT_MOT_PWR_EN ;
wire P24V_LFT_EMOPS_PG ;
wire OC_V_LFT_MOT_DRV ;
wire LFT_SHUNT_ON ;
wire LFT_EMOPS_OV_L ;
wire LFT_MOT_PWR_FLT_N ;
wire EXOPS_GNT_24V_EN ;
wire GNT_CCW_LIMIT ;
wire GNT_CW_LIMIT ;
wire PAN_24V_SW ;
wire MAINS_LEVEL_FB ;
wire EXT_BRK1_DRV_EN ;
wire EXT_BRK2_DRV_EN ;
wire EXT_BRK3_DRV_EN ;
wire LFT_SER_CLK ;
wire LFT_SER_SYNC ;
wire LFT_SER_DATA0 ;
wire LFT_SER_DATA1 ;
wire LFT_SERIO_FLT_N ;
wire LFT_MTN_EN_N ;
wire LFT_SER_PAGE_SEL_N ;
wire LFT_DOWN_LIMIT ;
wire LFT_UP_LIMIT ;
wire AD_SEL0 ;
wire AD_SEL1 ;
wire AD_SEL2 ;
wire AD_MUX1_N ;
wire AD_MUX2_N ;
wire AD_MUX3_N ;
wire AD_MUX4_N ;
wire AD_MUX5_N ;
wire DBUG_MISO ;
wire DBUG_MOSI ;
wire DBUG_CS_N ;
wire DBUG_SCLK ;
wire DBUG_ACTIVE ;
wire GPIO2 ;
wire GPIO3 ;
wire GPIO5 ;
wire [31:0] OPB_ADDR;
wire [15:0] OSC_CT_IN;
wire [31:0] SP_IN;
wire [23:0] ILIM_DAC_IN;
wire [31:0] ADC_IN;
wire [31:0] GANTRY_MOT_IN;
wire [31:0] GANTRY_BRK1_IN;
wire [31:0] GANTRY_BRK2_IN;
wire [31:0] GANTRY_BRK3_IN;
wire [31:0] GANTRY_BRK1_RET_IN;
wire [31:0] GANTRY_BRK2_RET_IN;
wire [31:0] GANTRY_BRK3_RET_IN;
wire [31:0] LIFT_MOT_IN;
wire [31:0] MSSB_STN_IN;
wire [31:0] MSSB_SRV_IN;
wire [31:0] EEP_IN;
wire [31:0] GPIO_IN;
wire [5:0] gnt_brk_pwr_override;
wire [3:2] gantry_mot_if_0_OPB_ADDR;
wire [0:0] gantry_brk2_ret_if_0_pwm_config;
wire [0:0] gantry_brk3_if_0_pwm_config;
wire [0:0] gantry_brk2_if_0_pwm_config;
wire [15:0] mssb_if_0_mssb_config_7;
wire [2:0] adc_0_control_4;
wire [5:0] gnt_brk_pwr_en_2;
wire [23:16] adder_decode_0_SP_IN_m;
wire [15:8] clk_gen_0_CLK_GEN_DO_2_t;
wire [7:0] clk_gen_0_pulse50us_div_m;
wire [7:0] adder_decode_0_un1_OSC_CT_IN;
wire [7:0] clk_gen_0_CLK_GEN_DO_2_iv_0;
wire [7:0] clk_gen_0_CLK_GEN_DO_2_iv_1;
wire [21:6] cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast;
wire [2:2] gantry_brk1_if_0_OPB_ADDR_fast;
wire [2:2] lift_mot_if_0_OPB_ADDR;
wire [3:3] gantry_mot_if_0_OPB_ADDR_fast;
wire [1:1] OPB_ADDR_fast;
wire [31:0] OPB_DO;
wire NN_1 ;
wire VCC ;
wire NN_2 ;
wire GND ;
wire OPB_RE ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE ;
wire COUNTER_RE ;
wire SP1_RE ;
wire SP1_WE ;
wire ILIM_DAC_RE ;
wire GANTRY_MOT_IF_RE ;
wire GANTRY_BRK1_IF_RE ;
wire GANTRY_BRK2_IF_RE ;
wire GANTRY_BRK3_IF_RE ;
wire GANTRY_BRK1_RET_IF_RE ;
wire GANTRY_BRK2_RET_IF_RE ;
wire GANTRY_BRK3_RET_IF_RE ;
wire LIFT_MOT_IF_RE ;
wire EEP_WE ;
wire PWR_IF_RE ;
wire PWR_IF_WE ;
wire GANTRY_EMOPS_IF_RE ;
wire GANTRY_EMOPS_IF_WE ;
wire GANTRY_96V_IF_RE ;
wire GANTRY_96V_IF_WE ;
wire GANTRY_BRAKE_IF_RE ;
wire GANTRY_BRAKE_IF_WE ;
wire SPD_EMOPS_IF_RE ;
wire SPD_EMOPS_IF_WE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire LIFT_96V_IF_RE ;
wire LIFT_96V_IF_WE ;
wire SERVICE_PENDANT_IF_RE ;
wire SERVICE_PENDANT_IF_WE ;
wire MAINS_LEVEL_IF_RE ;
wire MAINS_LEVEL_IF_WE ;
wire EXT_BRAKE_IF_RE ;
wire EXT_BRAKE_IF_WE ;
wire CCHL_IF_RE ;
wire CCHL_IF_WE ;
wire ADCSELMUX_IF_RE ;
wire ADCSELMUX_IF_WE ;
wire DEBUG_IF_RE ;
wire DEBUG_IF_WE ;
wire GPIO_FREE_IF_RE ;
wire GPIO_FREE_IF_WE ;
wire SHUNT_EN_CNT_WE ;
wire PULSE_100US ;
wire gnt_mot_pwr_en_1 ;
wire gnt_brk_pwr_en_1 ;
wire lft_mot_pwr_en_1 ;
wire RESET_N_arst ;
wire scratch_pad_0_dev_sp14 ;
wire CLOCK_RE ;
wire gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr ;
wire gantry_brk3_if_0_pwm_0_filt_brk_over_curr ;
wire gantry_brk2_if_0_pwm_0_filt_brk_over_curr ;
wire adder_decode_0_ILIM_DAC_RE_d1 ;
wire adder_decode_0_COUNTER_RE_d1 ;
wire adder_decode_0_CLOCK_RE_d1 ;
wire adder_decode_0_ADC_RE_d1 ;
wire adder_decode_0_GANTRY_MOT_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK1_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK2_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK3_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1 ;
wire adder_decode_0_LIFT_MOT_IF_RE_d1 ;
wire adder_decode_0_MSSB_STN_RE_d1 ;
wire adder_decode_0_MSSB_SRV_RE_d1 ;
wire adder_decode_0_EEP_RE_d1 ;
wire data_length_1_sqmuxa_i_o2 ;
wire N_663 ;
wire gpio_0_SPD_DMD_IF_RE ;
wire SPD_DMD_IF_WE_i_i_a2_0_a2 ;
wire gpio_0_STAND_IF_RE ;
wire STAND_IF_WE_i_i_a2_0_a2 ;
wire FPGA_100M_CLK_ibuf_Z ;
wire RESET_N_c ;
wire DBUG_HEADER2_c ;
wire DBUG_HEADER10_ibuf_Z ;
wire EEP_SO_c ;
wire MSSB_RX_c ;
wire SRV_MSSB_RX_c ;
wire P24V_GOOD_N_c ;
wire FAN_FAIL_N_c ;
wire P24V_GNT_EMOPS_PG_c ;
wire P12V_ACT_DIODE_ON_N_c ;
wire OC_V_GNT_MOT_DRV_c ;
wire OC_V_GNT_BRK_DRV_c ;
wire GNT_MOT_PWR_FLT_N_c ;
wire GNT_BRK_PWR_FLT_N_c ;
wire GNT_EMOPS_OV_L_c ;
wire P5V_ISO_MON_GNT_c ;
wire GNT_SHUNT_ON_c ;
wire P5V_ISO_MON_LFT_c ;
wire PWM_BRK_EXT_FAULT_c ;
wire GNT_BRK1_FB_N_c ;
wire GNT_BRK2_FB_N_c ;
wire GNT_BRK3_FB_N_c ;
wire SPDIO_FLT_N_c ;
wire SPD2_24V_STATUS_N_c ;
wire LFT_ST_DISB_c ;
wire LFT_HW_EN_N_c ;
wire GNT_ST_DISB_c ;
wire GNT_HW_EN_N_c ;
wire EM_DOWN_LIMIT_c ;
wire EM_UP_LIMIT_c ;
wire CCH_LFT_MOT_EN_N_c ;
wire CCH_LFT_DWN_N_c ;
wire CCH_LAT_LNG_FLOAT_N_c ;
wire EMO_GOOD_N_c ;
wire SITE_24V_PWR_OK_N_c ;
wire SPD_EMOPS_FLT_N_c ;
wire LFT_HALL_PWR_OK_c ;
wire LFT_HALL_SNS1_N_c ;
wire LFT_HALL_SNS2_N_c ;
wire LFT_HALL_SNS3_N_c ;
wire P24V_LFT_EMOPS_PG_c ;
wire OC_V_LFT_MOT_DRV_c ;
wire LFT_SHUNT_ON_c ;
wire LFT_EMOPS_OV_L_c ;
wire LFT_MOT_PWR_FLT_N_c ;
wire GNT_CCW_LIMIT_c ;
wire GNT_CW_LIMIT_c ;
wire MAINS_LEVEL_FB_c ;
wire LFT_SERIO_FLT_N_c ;
wire LFT_MTN_EN_N_c ;
wire LFT_SER_PAGE_SEL_N_c ;
wire LFT_DOWN_LIMIT_c ;
wire LFT_UP_LIMIT_c ;
wire DBUG_MOSI_c ;
wire DBUG_CS_N_c ;
wire DBUG_SCLK_c ;
wire DBUG_ACTIVE_c ;
wire HSWAP_FAULT_c ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER6_c ;
wire DBUG_HEADER8_c ;
wire WD_TRIG_c ;
wire EEP_CS_N_c ;
wire EEP_SI_c ;
wire EEP_SCK_c ;
wire ST_DAC_CLK_c ;
wire DAC_SDI_c ;
wire DAC_CS_N_c ;
wire ST_ADC_CLK_c ;
wire ADC_CNVST_c ;
wire GNT_PWM_PHA_HI_c ;
wire GNT_PWM_PHA_LO_c ;
wire GNT_PWM_PHB_HI_c ;
wire GNT_PWM_PHB_LO_c ;
wire GNT_PWM_PHC_HI_c ;
wire GNT_PWM_PHC_LO_c ;
wire GNT_BRK1_PWM_HI_c ;
wire GNT_BRK1_PWM_LO_c ;
wire GNT_BRK1_RET_PWM_HI_c ;
wire GNT_BRK1_RET_PWM_LO_c ;
wire GNT_BRK2_PWM_HI_c ;
wire GNT_BRK2_PWM_LO_c ;
wire GNT_BRK2_RET_PWM_HI_c ;
wire GNT_BRK2_RET_PWM_LO_c ;
wire GNT_BRK3_PWM_HI_c ;
wire GNT_BRK3_PWM_LO_c ;
wire GNT_BRK3_RET_PWM_HI_c ;
wire GNT_BRK3_RET_PWM_LO_c ;
wire LFT_PWM_PHA_HI_c ;
wire LFT_PWM_PHA_LO_c ;
wire LFT_PWM_PHB_HI_c ;
wire LFT_PWM_PHB_LO_c ;
wire LFT_PWM_PHC_HI_c ;
wire LFT_PWM_PHC_LO_c ;
wire ST_MSSB_TX_c ;
wire ST_SRV_MSSB_TX_c ;
wire FAN_EN_c ;
wire P12V_ISO_EN_c ;
wire P24V_GNT_EMOPS_EN_c ;
wire GNT_EMOPS_EN_c ;
wire GNT_MOT_PWR_EN_c ;
wire GNT_BRK_PWR_EN_c ;
wire GNT_SHUNT_EN_c ;
wire GNT_BRK_EXT_EN_c ;
wire GNT_BRK_SW_MON_c ;
wire GNT_HW_EN_MON_c ;
wire LFT_ST_DISB_MON_c ;
wire LFT_HW_EN_MON_c ;
wire GNT_ST_DISB_MON_c ;
wire DMD_PWR_OK_c ;
wire SPARE_MON_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire LFT_ROT_BRK_RLS_c ;
wire LAT_LNG_BRK_RLS_c ;
wire SRVC_CCH_GNT_N_c ;
wire EM_CCH_24V_EN_c ;
wire LFT_HALL_PWR_EN_N_c ;
wire P24V_LFT_EMOPS_EN_c ;
wire LFT_SHUNT_EN_c ;
wire LFT_EMOPS_EN_c ;
wire LFT_MOT_PWR_EN_c ;
wire EXOPS_GNT_24V_EN_c ;
wire PAN_24V_SW_c ;
wire EXT_BRK1_DRV_EN_c ;
wire EXT_BRK2_DRV_EN_c ;
wire EXT_BRK3_DRV_EN_c ;
wire LFT_SER_CLK_c ;
wire LFT_SER_SYNC_c ;
wire LFT_SER_DATA0_c ;
wire LFT_SER_DATA1_c ;
wire AD_SEL0_c ;
wire AD_SEL1_c ;
wire AD_SEL2_c ;
wire DBUG_MISO_c ;
wire GPIO2_c ;
wire GPIO3_c ;
wire GPIO5_c ;
wire N_1026 ;
wire N_979 ;
wire N_1262 ;
wire N_723 ;
wire N_755 ;
wire N_3646_i ;
wire N_641 ;
wire N_989 ;
wire N_1006 ;
wire N_971 ;
wire N_4663 ;
wire N_4664 ;
wire N_719 ;
wire N_671 ;
wire N_678 ;
wire N_717 ;
wire N_680 ;
wire N_3634_i ;
wire N_679 ;
wire N_967 ;
wire N_972 ;
wire N_978 ;
wire N_1242 ;
wire N_285 ;
wire N_146 ;
wire N_4602 ;
wire N_283_i ;
wire N_1022 ;
wire N_1843 ;
wire N_1720 ;
wire N_76_4 ;
wire N_5338 ;
wire N_966 ;
wire N_1833_1 ;
wire N_675 ;
wire adder_decode_0_un1_SP1_RE_d1 ;
wire N_3765 ;
wire N_962 ;
wire N_642 ;
wire N_977 ;
wire N_2128 ;
wire N_970 ;
wire N_1004 ;
wire N_1016 ;
wire N_1250 ;
wire N_4666 ;
wire adder_decode_0_un47_DEC_DO ;
wire N_973 ;
wire N_981 ;
wire N_73 ;
wire adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4 ;
wire adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5 ;
wire adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6 ;
wire adc_0_un1_OPB_ADDR_3_0_a2_0_a2_0_0 ;
wire adder_decode_0_LIFT_m1_0_a2_0_0 ;
wire adder_decode_0_GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0 ;
wire GANTRY_96V_IF_WE_i ;
wire LIFT_96V_IF_WE_i ;
wire gpio_0_un3_AD_MUX5_N_i ;
wire gpio_0_un3_AD_MUX4_N_i ;
wire gpio_0_un3_AD_MUX3_N_i ;
wire gpio_0_un3_AD_MUX2_N_i ;
wire gpio_0_un3_AD_MUX1_N_i ;
wire N_1901_i ;
wire N_1903_i ;
wire N_101_0_i ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire SPD_EMOPS_IF_WE_i ;
wire N_3744_i ;
wire N_3746_i ;
wire MAINS_LEVEL_IF_WE_i ;
wire CCHL_IF_WE_i ;
wire DEBUG_IF_WE_i ;
wire PWR_IF_WE_i ;
wire GANTRY_EMOPS_IF_WE_i ;
wire GANTRY_BRAKE_IF_WE_i ;
wire EEP_WE_i ;
wire adder_decode_0_g0_2_0 ;
wire gantry_brk1_if_0_OPB_ADDR_2_rep1 ;
wire gantry_mot_if_0_OPB_ADDR_3_rep1 ;
wire OPB_ADDR_1_rep1 ;
wire OPB_ADDR_1_rep2 ;
wire adder_decode_0_g0_1_1 ;
wire FPGA_100M_CLK_i ;
wire DAC_SDO_c ;
wire ADC_SDOUT_c ;
wire N_14724 ;
wire N_14725 ;
wire N_14726 ;
wire N_14727 ;
wire N_14728 ;
wire N_14729 ;
wire N_14730 ;
wire N_14731 ;
wire N_14732 ;
wire N_14733 ;
wire N_14734 ;
wire N_14735 ;
wire N_14736 ;
  CFG1 I_2_RNIQNG2 (
	.A(NN_1),
	.Y(FPGA_100M_CLK_i)
);
defparam I_2_RNIQNG2.INIT=2'h1;
// @25:5
  INBUF FPGA_100M_CLK_ibuf (
	.Y(FPGA_100M_CLK_ibuf_Z),
	.PAD(FPGA_100M_CLK)
);
// @25:6
  INBUF RESET_N_ibuf (
	.Y(RESET_N_c),
	.PAD(RESET_N)
);
// @25:14
  INBUF DBUG_HEADER2_ibuf (
	.Y(DBUG_HEADER2_c),
	.PAD(DBUG_HEADER2)
);
// @25:18
  INBUF DBUG_HEADER10_ibuf (
	.Y(DBUG_HEADER10_ibuf_Z),
	.PAD(DBUG_HEADER10)
);
// @25:27
  INBUF EEP_SO_ibuf (
	.Y(EEP_SO_c),
	.PAD(EEP_SO)
);
// @25:33
  INBUF DAC_SDO_ibuf (
	.Y(DAC_SDO_c),
	.PAD(DAC_SDO)
);
// @25:36
  INBUF ADC_SDOUT_ibuf (
	.Y(ADC_SDOUT_c),
	.PAD(ADC_SDOUT)
);
// @25:72
  INBUF MSSB_RX_ibuf (
	.Y(MSSB_RX_c),
	.PAD(MSSB_RX)
);
// @25:76
  INBUF SRV_MSSB_RX_ibuf (
	.Y(SRV_MSSB_RX_c),
	.PAD(SRV_MSSB_RX)
);
// @25:84
  INBUF P24V_GOOD_N_ibuf (
	.Y(P24V_GOOD_N_c),
	.PAD(P24V_GOOD_N)
);
// @25:85
  INBUF FAN_FAIL_N_ibuf (
	.Y(FAN_FAIL_N_c),
	.PAD(FAN_FAIL_N)
);
// @25:90
  INBUF P24V_GNT_EMOPS_PG_ibuf (
	.Y(P24V_GNT_EMOPS_PG_c),
	.PAD(P24V_GNT_EMOPS_PG)
);
// @25:91
  INBUF P12V_ACT_DIODE_ON_N_ibuf (
	.Y(P12V_ACT_DIODE_ON_N_c),
	.PAD(P12V_ACT_DIODE_ON_N)
);
// @25:97
  INBUF OC_V_GNT_MOT_DRV_ibuf (
	.Y(OC_V_GNT_MOT_DRV_c),
	.PAD(OC_V_GNT_MOT_DRV)
);
// @25:98
  INBUF OC_V_GNT_BRK_DRV_ibuf (
	.Y(OC_V_GNT_BRK_DRV_c),
	.PAD(OC_V_GNT_BRK_DRV)
);
// @25:99
  INBUF GNT_MOT_PWR_FLT_N_ibuf (
	.Y(GNT_MOT_PWR_FLT_N_c),
	.PAD(GNT_MOT_PWR_FLT_N)
);
// @25:100
  INBUF GNT_BRK_PWR_FLT_N_ibuf (
	.Y(GNT_BRK_PWR_FLT_N_c),
	.PAD(GNT_BRK_PWR_FLT_N)
);
// @25:101
  INBUF GNT_EMOPS_OV_L_ibuf (
	.Y(GNT_EMOPS_OV_L_c),
	.PAD(GNT_EMOPS_OV_L)
);
// @25:102
  INBUF P5V_ISO_MON_GNT_ibuf (
	.Y(P5V_ISO_MON_GNT_c),
	.PAD(P5V_ISO_MON_GNT)
);
// @25:103
  INBUF GNT_SHUNT_ON_ibuf (
	.Y(GNT_SHUNT_ON_c),
	.PAD(GNT_SHUNT_ON)
);
// @25:104
  INBUF P5V_ISO_MON_LFT_ibuf (
	.Y(P5V_ISO_MON_LFT_c),
	.PAD(P5V_ISO_MON_LFT)
);
// @25:109
  INBUF PWM_BRK_EXT_FAULT_ibuf (
	.Y(PWM_BRK_EXT_FAULT_c),
	.PAD(PWM_BRK_EXT_FAULT)
);
// @25:110
  INBUF GNT_BRK1_FB_N_ibuf (
	.Y(GNT_BRK1_FB_N_c),
	.PAD(GNT_BRK1_FB_N)
);
// @25:111
  INBUF GNT_BRK2_FB_N_ibuf (
	.Y(GNT_BRK2_FB_N_c),
	.PAD(GNT_BRK2_FB_N)
);
// @25:112
  INBUF GNT_BRK3_FB_N_ibuf (
	.Y(GNT_BRK3_FB_N_c),
	.PAD(GNT_BRK3_FB_N)
);
// @25:121
  INBUF SPDIO_FLT_N_ibuf (
	.Y(SPDIO_FLT_N_c),
	.PAD(SPDIO_FLT_N)
);
// @25:122
  INBUF SPD2_24V_STATUS_N_ibuf (
	.Y(SPD2_24V_STATUS_N_c),
	.PAD(SPD2_24V_STATUS_N)
);
// @25:123
  INBUF LFT_ST_DISB_ibuf (
	.Y(LFT_ST_DISB_c),
	.PAD(LFT_ST_DISB)
);
// @25:124
  INBUF LFT_HW_EN_N_ibuf (
	.Y(LFT_HW_EN_N_c),
	.PAD(LFT_HW_EN_N)
);
// @25:125
  INBUF GNT_ST_DISB_ibuf (
	.Y(GNT_ST_DISB_c),
	.PAD(GNT_ST_DISB)
);
// @25:126
  INBUF GNT_HW_EN_N_ibuf (
	.Y(GNT_HW_EN_N_c),
	.PAD(GNT_HW_EN_N)
);
// @25:135
  INBUF EM_DOWN_LIMIT_ibuf (
	.Y(EM_DOWN_LIMIT_c),
	.PAD(EM_DOWN_LIMIT)
);
// @25:136
  INBUF EM_UP_LIMIT_ibuf (
	.Y(EM_UP_LIMIT_c),
	.PAD(EM_UP_LIMIT)
);
// @25:137
  INBUF CCH_LFT_MOT_EN_N_ibuf (
	.Y(CCH_LFT_MOT_EN_N_c),
	.PAD(CCH_LFT_MOT_EN_N)
);
// @25:138
  INBUF CCH_LFT_DWN_N_ibuf (
	.Y(CCH_LFT_DWN_N_c),
	.PAD(CCH_LFT_DWN_N)
);
// @25:139
  INBUF CCH_LAT_LNG_FLOAT_N_ibuf (
	.Y(CCH_LAT_LNG_FLOAT_N_c),
	.PAD(CCH_LAT_LNG_FLOAT_N)
);
// @25:140
  INBUF EMO_GOOD_N_ibuf (
	.Y(EMO_GOOD_N_c),
	.PAD(EMO_GOOD_N)
);
// @25:141
  INBUF SITE_24V_PWR_OK_N_ibuf (
	.Y(SITE_24V_PWR_OK_N_c),
	.PAD(SITE_24V_PWR_OK_N)
);
// @25:142
  INBUF SPD_EMOPS_FLT_N_ibuf (
	.Y(SPD_EMOPS_FLT_N_c),
	.PAD(SPD_EMOPS_FLT_N)
);
// @25:146
  INBUF LFT_HALL_PWR_OK_ibuf (
	.Y(LFT_HALL_PWR_OK_c),
	.PAD(LFT_HALL_PWR_OK)
);
// @25:147
  INBUF LFT_HALL_SNS1_N_ibuf (
	.Y(LFT_HALL_SNS1_N_c),
	.PAD(LFT_HALL_SNS1_N)
);
// @25:148
  INBUF LFT_HALL_SNS2_N_ibuf (
	.Y(LFT_HALL_SNS2_N_c),
	.PAD(LFT_HALL_SNS2_N)
);
// @25:149
  INBUF LFT_HALL_SNS3_N_ibuf (
	.Y(LFT_HALL_SNS3_N_c),
	.PAD(LFT_HALL_SNS3_N)
);
// @25:156
  INBUF P24V_LFT_EMOPS_PG_ibuf (
	.Y(P24V_LFT_EMOPS_PG_c),
	.PAD(P24V_LFT_EMOPS_PG)
);
// @25:157
  INBUF OC_V_LFT_MOT_DRV_ibuf (
	.Y(OC_V_LFT_MOT_DRV_c),
	.PAD(OC_V_LFT_MOT_DRV)
);
// @25:158
  INBUF LFT_SHUNT_ON_ibuf (
	.Y(LFT_SHUNT_ON_c),
	.PAD(LFT_SHUNT_ON)
);
// @25:159
  INBUF LFT_EMOPS_OV_L_ibuf (
	.Y(LFT_EMOPS_OV_L_c),
	.PAD(LFT_EMOPS_OV_L)
);
// @25:160
  INBUF LFT_MOT_PWR_FLT_N_ibuf (
	.Y(LFT_MOT_PWR_FLT_N_c),
	.PAD(LFT_MOT_PWR_FLT_N)
);
// @25:164
  INBUF GNT_CCW_LIMIT_ibuf (
	.Y(GNT_CCW_LIMIT_c),
	.PAD(GNT_CCW_LIMIT)
);
// @25:165
  INBUF GNT_CW_LIMIT_ibuf (
	.Y(GNT_CW_LIMIT_c),
	.PAD(GNT_CW_LIMIT)
);
// @25:171
  INBUF MAINS_LEVEL_FB_ibuf (
	.Y(MAINS_LEVEL_FB_c),
	.PAD(MAINS_LEVEL_FB)
);
// @25:183
  INBUF LFT_SERIO_FLT_N_ibuf (
	.Y(LFT_SERIO_FLT_N_c),
	.PAD(LFT_SERIO_FLT_N)
);
// @25:184
  INBUF LFT_MTN_EN_N_ibuf (
	.Y(LFT_MTN_EN_N_c),
	.PAD(LFT_MTN_EN_N)
);
// @25:185
  INBUF LFT_SER_PAGE_SEL_N_ibuf (
	.Y(LFT_SER_PAGE_SEL_N_c),
	.PAD(LFT_SER_PAGE_SEL_N)
);
// @25:186
  INBUF LFT_DOWN_LIMIT_ibuf (
	.Y(LFT_DOWN_LIMIT_c),
	.PAD(LFT_DOWN_LIMIT)
);
// @25:187
  INBUF LFT_UP_LIMIT_ibuf (
	.Y(LFT_UP_LIMIT_c),
	.PAD(LFT_UP_LIMIT)
);
// @25:201
  INBUF DBUG_MOSI_ibuf (
	.Y(DBUG_MOSI_c),
	.PAD(DBUG_MOSI)
);
// @25:202
  INBUF DBUG_CS_N_ibuf (
	.Y(DBUG_CS_N_c),
	.PAD(DBUG_CS_N)
);
// @25:203
  INBUF DBUG_SCLK_ibuf (
	.Y(DBUG_SCLK_c),
	.PAD(DBUG_SCLK)
);
// @25:204
  INBUF DBUG_ACTIVE_ibuf (
	.Y(DBUG_ACTIVE_c),
	.PAD(DBUG_ACTIVE)
);
// @25:9
  OUTBUF MSSB_COMM_FAULT_obuf (
	.PAD(MSSB_COMM_FAULT),
	.D(HSWAP_FAULT_c)
);
// @25:10
  OUTBUF HSWAP_FAULT_obuf (
	.PAD(HSWAP_FAULT),
	.D(HSWAP_FAULT_c)
);
// @25:11
  OUTBUF POWER_GOOD_obuf (
	.PAD(POWER_GOOD),
	.D(VCC)
);
// @25:15
  OUTBUF DBUG_HEADER4_obuf (
	.PAD(DBUG_HEADER4),
	.D(DBUG_HEADER4_c)
);
// @25:16
  OUTBUF DBUG_HEADER6_obuf (
	.PAD(DBUG_HEADER6),
	.D(DBUG_HEADER6_c)
);
// @25:17
  OUTBUF DBUG_HEADER8_obuf (
	.PAD(DBUG_HEADER8),
	.D(DBUG_HEADER8_c)
);
// @25:21
  OUTBUF WD_TRIG_obuf (
	.PAD(WD_TRIG),
	.D(WD_TRIG_c)
);
// @25:24
  OUTBUF EEP_CS_N_obuf (
	.PAD(EEP_CS_N),
	.D(EEP_CS_N_c)
);
// @25:25
  OUTBUF EEP_SI_obuf (
	.PAD(EEP_SI),
	.D(EEP_SI_c)
);
// @25:26
  OUTBUF EEP_SCK_obuf (
	.PAD(EEP_SCK),
	.D(EEP_SCK_c)
);
// @25:30
  OUTBUF ST_DAC_CLK_obuf (
	.PAD(ST_DAC_CLK),
	.D(ST_DAC_CLK_c)
);
// @25:31
  OUTBUF DAC_SDI_obuf (
	.PAD(DAC_SDI),
	.D(DAC_SDI_c)
);
// @25:32
  OUTBUF DAC_CS_N_obuf (
	.PAD(DAC_CS_N),
	.D(DAC_CS_N_c)
);
// @25:37
  OUTBUF ST_ADC_CLK_obuf (
	.PAD(ST_ADC_CLK),
	.D(ST_ADC_CLK_c)
);
// @25:38
  OUTBUF ADC_CNVST_obuf (
	.PAD(ADC_CNVST),
	.D(ADC_CNVST_c)
);
// @25:41
  OUTBUF GNT_PWM_PHA_HI_obuf (
	.PAD(GNT_PWM_PHA_HI),
	.D(GNT_PWM_PHA_HI_c)
);
// @25:42
  OUTBUF GNT_PWM_PHA_LO_obuf (
	.PAD(GNT_PWM_PHA_LO),
	.D(GNT_PWM_PHA_LO_c)
);
// @25:43
  OUTBUF GNT_PWM_PHB_HI_obuf (
	.PAD(GNT_PWM_PHB_HI),
	.D(GNT_PWM_PHB_HI_c)
);
// @25:44
  OUTBUF GNT_PWM_PHB_LO_obuf (
	.PAD(GNT_PWM_PHB_LO),
	.D(GNT_PWM_PHB_LO_c)
);
// @25:45
  OUTBUF GNT_PWM_PHC_HI_obuf (
	.PAD(GNT_PWM_PHC_HI),
	.D(GNT_PWM_PHC_HI_c)
);
// @25:46
  OUTBUF GNT_PWM_PHC_LO_obuf (
	.PAD(GNT_PWM_PHC_LO),
	.D(GNT_PWM_PHC_LO_c)
);
// @25:49
  OUTBUF GNT_BRK1_PWM_HI_obuf (
	.PAD(GNT_BRK1_PWM_HI),
	.D(GNT_BRK1_PWM_HI_c)
);
// @25:50
  OUTBUF GNT_BRK1_PWM_LO_obuf (
	.PAD(GNT_BRK1_PWM_LO),
	.D(GNT_BRK1_PWM_LO_c)
);
// @25:51
  OUTBUF GNT_BRK1_RET_PWM_HI_obuf (
	.PAD(GNT_BRK1_RET_PWM_HI),
	.D(GNT_BRK1_RET_PWM_HI_c)
);
// @25:52
  OUTBUF GNT_BRK1_RET_PWM_LO_obuf (
	.PAD(GNT_BRK1_RET_PWM_LO),
	.D(GNT_BRK1_RET_PWM_LO_c)
);
// @25:53
  OUTBUF GNT_BRK2_PWM_HI_obuf (
	.PAD(GNT_BRK2_PWM_HI),
	.D(GNT_BRK2_PWM_HI_c)
);
// @25:54
  OUTBUF GNT_BRK2_PWM_LO_obuf (
	.PAD(GNT_BRK2_PWM_LO),
	.D(GNT_BRK2_PWM_LO_c)
);
// @25:55
  OUTBUF GNT_BRK2_RET_PWM_HI_obuf (
	.PAD(GNT_BRK2_RET_PWM_HI),
	.D(GNT_BRK2_RET_PWM_HI_c)
);
// @25:56
  OUTBUF GNT_BRK2_RET_PWM_LO_obuf (
	.PAD(GNT_BRK2_RET_PWM_LO),
	.D(GNT_BRK2_RET_PWM_LO_c)
);
// @25:57
  OUTBUF GNT_BRK3_PWM_HI_obuf (
	.PAD(GNT_BRK3_PWM_HI),
	.D(GNT_BRK3_PWM_HI_c)
);
// @25:58
  OUTBUF GNT_BRK3_PWM_LO_obuf (
	.PAD(GNT_BRK3_PWM_LO),
	.D(GNT_BRK3_PWM_LO_c)
);
// @25:59
  OUTBUF GNT_BRK3_RET_PWM_HI_obuf (
	.PAD(GNT_BRK3_RET_PWM_HI),
	.D(GNT_BRK3_RET_PWM_HI_c)
);
// @25:60
  OUTBUF GNT_BRK3_RET_PWM_LO_obuf (
	.PAD(GNT_BRK3_RET_PWM_LO),
	.D(GNT_BRK3_RET_PWM_LO_c)
);
// @25:63
  OUTBUF LFT_PWM_PHA_HI_obuf (
	.PAD(LFT_PWM_PHA_HI),
	.D(LFT_PWM_PHA_HI_c)
);
// @25:64
  OUTBUF LFT_PWM_PHA_LO_obuf (
	.PAD(LFT_PWM_PHA_LO),
	.D(LFT_PWM_PHA_LO_c)
);
// @25:65
  OUTBUF LFT_PWM_PHB_HI_obuf (
	.PAD(LFT_PWM_PHB_HI),
	.D(LFT_PWM_PHB_HI_c)
);
// @25:66
  OUTBUF LFT_PWM_PHB_LO_obuf (
	.PAD(LFT_PWM_PHB_LO),
	.D(LFT_PWM_PHB_LO_c)
);
// @25:67
  OUTBUF LFT_PWM_PHC_HI_obuf (
	.PAD(LFT_PWM_PHC_HI),
	.D(LFT_PWM_PHC_HI_c)
);
// @25:68
  OUTBUF LFT_PWM_PHC_LO_obuf (
	.PAD(LFT_PWM_PHC_LO),
	.D(LFT_PWM_PHC_LO_c)
);
// @25:71
  OUTBUF ST_MSSB_TX_obuf (
	.PAD(ST_MSSB_TX),
	.D(ST_MSSB_TX_c)
);
// @25:75
  OUTBUF ST_SRV_MSSB_TX_obuf (
	.PAD(ST_SRV_MSSB_TX),
	.D(ST_SRV_MSSB_TX_c)
);
// @25:82
  OUTBUF FAN_EN_obuf (
	.PAD(FAN_EN),
	.D(FAN_EN_c)
);
// @25:83
  OUTBUF P12V_ISO_EN_obuf (
	.PAD(P12V_ISO_EN),
	.D(P12V_ISO_EN_c)
);
// @25:88
  OUTBUF P24V_GNT_EMOPS_EN_obuf (
	.PAD(P24V_GNT_EMOPS_EN),
	.D(P24V_GNT_EMOPS_EN_c)
);
// @25:89
  OUTBUF GNT_EMOPS_EN_obuf (
	.PAD(GNT_EMOPS_EN),
	.D(GNT_EMOPS_EN_c)
);
// @25:94
  OUTBUF GNT_MOT_PWR_EN_obuf (
	.PAD(GNT_MOT_PWR_EN),
	.D(GNT_MOT_PWR_EN_c)
);
// @25:95
  OUTBUF GNT_BRK_PWR_EN_obuf (
	.PAD(GNT_BRK_PWR_EN),
	.D(GNT_BRK_PWR_EN_c)
);
// @25:96
  OUTBUF GNT_SHUNT_EN_obuf (
	.PAD(GNT_SHUNT_EN),
	.D(GNT_SHUNT_EN_c)
);
// @25:107
  OUTBUF GNT_BRK_EXT_EN_obuf (
	.PAD(GNT_BRK_EXT_EN),
	.D(GNT_BRK_EXT_EN_c)
);
// @25:108
  OUTBUF GNT_BRK_SW_MON_obuf (
	.PAD(GNT_BRK_SW_MON),
	.D(GNT_BRK_SW_MON_c)
);
// @25:115
  OUTBUF GNT_HW_EN_MON_obuf (
	.PAD(GNT_HW_EN_MON),
	.D(GNT_HW_EN_MON_c)
);
// @25:116
  OUTBUF LFT_ST_DISB_MON_obuf (
	.PAD(LFT_ST_DISB_MON),
	.D(LFT_ST_DISB_MON_c)
);
// @25:117
  OUTBUF LFT_HW_EN_MON_obuf (
	.PAD(LFT_HW_EN_MON),
	.D(LFT_HW_EN_MON_c)
);
// @25:118
  OUTBUF GNT_ST_DISB_MON_obuf (
	.PAD(GNT_ST_DISB_MON),
	.D(GNT_ST_DISB_MON_c)
);
// @25:119
  OUTBUF DMD_PWR_OK_obuf (
	.PAD(DMD_PWR_OK),
	.D(DMD_PWR_OK_c)
);
// @25:120
  OUTBUF SPARE_MON_obuf (
	.PAD(SPARE_MON),
	.D(SPARE_MON_c)
);
// @25:129
  OUTBUF EMOPS_STAT1_obuf (
	.PAD(EMOPS_STAT1),
	.D(EMOPS_STAT1_c)
);
// @25:130
  OUTBUF EMOPS_STAT2_obuf (
	.PAD(EMOPS_STAT2),
	.D(EMOPS_STAT2_c)
);
// @25:131
  OUTBUF LFT_ROT_BRK_RLS_obuf (
	.PAD(LFT_ROT_BRK_RLS),
	.D(LFT_ROT_BRK_RLS_c)
);
// @25:132
  OUTBUF LAT_LNG_BRK_RLS_obuf (
	.PAD(LAT_LNG_BRK_RLS),
	.D(LAT_LNG_BRK_RLS_c)
);
// @25:133
  OUTBUF SRVC_CCH_GNT_N_obuf (
	.PAD(SRVC_CCH_GNT_N),
	.D(SRVC_CCH_GNT_N_c)
);
// @25:134
  OUTBUF EM_CCH_24V_EN_obuf (
	.PAD(EM_CCH_24V_EN),
	.D(EM_CCH_24V_EN_c)
);
// @25:145
  OUTBUF LFT_HALL_PWR_EN_N_obuf (
	.PAD(LFT_HALL_PWR_EN_N),
	.D(LFT_HALL_PWR_EN_N_c)
);
// @25:152
  OUTBUF P24V_LFT_EMOPS_EN_obuf (
	.PAD(P24V_LFT_EMOPS_EN),
	.D(P24V_LFT_EMOPS_EN_c)
);
// @25:153
  OUTBUF LFT_SHUNT_EN_obuf (
	.PAD(LFT_SHUNT_EN),
	.D(LFT_SHUNT_EN_c)
);
// @25:154
  OUTBUF LFT_EMOPS_EN_obuf (
	.PAD(LFT_EMOPS_EN),
	.D(LFT_EMOPS_EN_c)
);
// @25:155
  OUTBUF LFT_MOT_PWR_EN_obuf (
	.PAD(LFT_MOT_PWR_EN),
	.D(LFT_MOT_PWR_EN_c)
);
// @25:163
  OUTBUF EXOPS_GNT_24V_EN_obuf (
	.PAD(EXOPS_GNT_24V_EN),
	.D(EXOPS_GNT_24V_EN_c)
);
// @25:168
  OUTBUF PAN_24V_SW_obuf (
	.PAD(PAN_24V_SW),
	.D(PAN_24V_SW_c)
);
// @25:174
  OUTBUF EXT_BRK1_DRV_EN_obuf (
	.PAD(EXT_BRK1_DRV_EN),
	.D(EXT_BRK1_DRV_EN_c)
);
// @25:175
  OUTBUF EXT_BRK2_DRV_EN_obuf (
	.PAD(EXT_BRK2_DRV_EN),
	.D(EXT_BRK2_DRV_EN_c)
);
// @25:176
  OUTBUF EXT_BRK3_DRV_EN_obuf (
	.PAD(EXT_BRK3_DRV_EN),
	.D(EXT_BRK3_DRV_EN_c)
);
// @25:179
  OUTBUF LFT_SER_CLK_obuf (
	.PAD(LFT_SER_CLK),
	.D(LFT_SER_CLK_c)
);
// @25:180
  OUTBUF LFT_SER_SYNC_obuf (
	.PAD(LFT_SER_SYNC),
	.D(LFT_SER_SYNC_c)
);
// @25:181
  OUTBUF LFT_SER_DATA0_obuf (
	.PAD(LFT_SER_DATA0),
	.D(LFT_SER_DATA0_c)
);
// @25:182
  OUTBUF LFT_SER_DATA1_obuf (
	.PAD(LFT_SER_DATA1),
	.D(LFT_SER_DATA1_c)
);
// @25:190
  OUTBUF AD_SEL0_obuf (
	.PAD(AD_SEL0),
	.D(AD_SEL0_c)
);
// @25:191
  OUTBUF AD_SEL1_obuf (
	.PAD(AD_SEL1),
	.D(AD_SEL1_c)
);
// @25:192
  OUTBUF AD_SEL2_obuf (
	.PAD(AD_SEL2),
	.D(AD_SEL2_c)
);
// @25:193
  OUTBUF AD_MUX1_N_obuf (
	.PAD(AD_MUX1_N),
	.D(gpio_0_un3_AD_MUX1_N_i)
);
// @25:194
  OUTBUF AD_MUX2_N_obuf (
	.PAD(AD_MUX2_N),
	.D(gpio_0_un3_AD_MUX2_N_i)
);
// @25:195
  OUTBUF AD_MUX3_N_obuf (
	.PAD(AD_MUX3_N),
	.D(gpio_0_un3_AD_MUX3_N_i)
);
// @25:196
  OUTBUF AD_MUX4_N_obuf (
	.PAD(AD_MUX4_N),
	.D(gpio_0_un3_AD_MUX4_N_i)
);
// @25:197
  OUTBUF AD_MUX5_N_obuf (
	.PAD(AD_MUX5_N),
	.D(gpio_0_un3_AD_MUX5_N_i)
);
// @25:200
  OUTBUF DBUG_MISO_obuf (
	.PAD(DBUG_MISO),
	.D(DBUG_MISO_c)
);
// @25:207
  OUTBUF GPIO2_obuf (
	.PAD(GPIO2),
	.D(GPIO2_c)
);
// @25:208
  OUTBUF GPIO3_obuf (
	.PAD(GPIO3),
	.D(GPIO3_c)
);
// @25:209
  OUTBUF GPIO5_obuf (
	.PAD(GPIO5),
	.D(GPIO5_c)
);
  CLKINT I_3 (
	.Y(NN_2),
	.A(DBUG_HEADER10_ibuf_Z)
);
  CLKINT I_2 (
	.Y(NN_1),
	.A(FPGA_100M_CLK_ibuf_Z)
);
  CLKINT I_1 (
	.Y(RESET_N_arst),
	.A(RESET_N_c)
);
// @25:394
  CLOCK_DIV_11_7 clkgen_2khz (
	.HSWAP_FAULT_c(HSWAP_FAULT_c),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
// @25:418
  AdderDecode adder_decode_0 (
	.un1_OSC_CT_IN(adder_decode_0_un1_OSC_CT_IN[7:0]),
	.GPIO_IN(GPIO_IN[7:0]),
	.pulse50us_div_m(clk_gen_0_pulse50us_div_m[7:0]),
	.CLK_GEN_DO_2_iv_0(clk_gen_0_CLK_GEN_DO_2_iv_0[7:0]),
	.CLK_GEN_DO_2_iv_1(clk_gen_0_CLK_GEN_DO_2_iv_1[7:0]),
	.OPB_ADDR({OPB_ADDR[31:4], N_14724, lift_mot_if_0_OPB_ADDR[2], OPB_ADDR[1:0]}),
	.EEP_IN(EEP_IN[7:0]),
	.OSC_CT_IN(OSC_CT_IN[7:0]),
	.ILIM_DAC_IN(ILIM_DAC_IN[7:0]),
	.ADC_IN(ADC_IN[7:0]),
	.MSSB_SRV_IN(MSSB_SRV_IN[7:0]),
	.MSSB_STN_IN(MSSB_STN_IN[7:0]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[7:0]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[7:0]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[7:0]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[7:0]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[7:0]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[7:0]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[7:0]),
	.LIFT_MOT_IN(LIFT_MOT_IN[7:0]),
	.OPB_ADDR_fast_19(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[20]),
	.OPB_ADDR_fast_20(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[21]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast[1]),
	.OPB_ADDR_fast_10(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[11]),
	.OPB_ADDR_fast_11(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[12]),
	.OPB_ADDR_fast_8(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[9]),
	.OPB_ADDR_fast_7(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[8]),
	.OPB_ADDR_fast_6(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[7]),
	.OPB_ADDR_fast_5(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[6]),
	.OPB_ADDR_fast_1(gantry_brk1_if_0_OPB_ADDR_fast[2]),
	.OPB_ADDR_fast_2(gantry_mot_if_0_OPB_ADDR_fast[3]),
	.SP_IN_16(SP_IN[16]),
	.SP_IN_17(SP_IN[17]),
	.SP_IN_18(SP_IN[18]),
	.SP_IN_19(SP_IN[19]),
	.SP_IN_20(SP_IN[20]),
	.SP_IN_21(SP_IN[21]),
	.SP_IN_22(SP_IN[22]),
	.SP_IN_23(SP_IN[23]),
	.SP_IN_3(SP_IN[3]),
	.SP_IN_5(SP_IN[5]),
	.SP_IN_6(SP_IN[6]),
	.SP_IN_4(SP_IN[4]),
	.SP_IN_1(SP_IN[1]),
	.SP_IN_7(SP_IN[7]),
	.SP_IN_0(SP_IN[0]),
	.SP_IN_2(SP_IN[2]),
	.SP_IN_m(adder_decode_0_SP_IN_m[23:16]),
	.DEBUG_IF_WE_i(DEBUG_IF_WE_i),
	.N_989(N_989),
	.dev_sp14(scratch_pad_0_dev_sp14),
	.N_4664(N_4664),
	.GANTRY_BRAKE_IF_WE_i(GANTRY_BRAKE_IF_WE_i),
	.PWR_IF_WE_i(PWR_IF_WE_i),
	.CCHL_IF_WE_i(CCHL_IF_WE_i),
	.MAINS_LEVEL_IF_WE_i(MAINS_LEVEL_IF_WE_i),
	.N_3746_i(N_3746_i),
	.N_3744_i(N_3744_i),
	.LIFT_MOTOR_SENSOR_IF_WE_i(LIFT_MOTOR_SENSOR_IF_WE_i),
	.N_1833_1(N_1833_1),
	.DEBUG_IF_RE_1z(DEBUG_IF_RE),
	.ILIM_DAC_RE(ILIM_DAC_RE),
	.N_1022(N_1022),
	.N_1006(N_1006),
	.N_971(N_971),
	.LIFT_96V_IF_WE_i(LIFT_96V_IF_WE_i),
	.GANTRY_96V_IF_WE_i(GANTRY_96V_IF_WE_i),
	.N_285(N_285),
	.ADCSELMUX_IF_RE(ADCSELMUX_IF_RE),
	.SPD_DMD_IF_WE_i_i_a2_0_a2_1z(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.CCHL_IF_RE(CCHL_IF_RE),
	.CCHL_IF_WE(CCHL_IF_WE),
	.SP1_WE(SP1_WE),
	.SERVICE_PENDANT_IF_RE(SERVICE_PENDANT_IF_RE),
	.LIFT_96V_IF_WE(LIFT_96V_IF_WE),
	.STAND_IF_WE_i_i_a2_0_a2_1z(STAND_IF_WE_i_i_a2_0_a2),
	.LIFT_MOTOR_SENSOR_IF_WE(LIFT_MOTOR_SENSOR_IF_WE),
	.LIFT_MOTOR_SENSOR_IF_RE(LIFT_MOTOR_SENSOR_IF_RE),
	.N_1026(N_1026),
	.MAINS_LEVEL_IF_RE(MAINS_LEVEL_IF_RE),
	.EXT_BRAKE_IF_WE_1z(EXT_BRAKE_IF_WE),
	.LIFT_96V_IF_RE(LIFT_96V_IF_RE),
	.SPD_DMD_IF_RE(gpio_0_SPD_DMD_IF_RE),
	.SPD_EMOPS_IF_RE(SPD_EMOPS_IF_RE),
	.PWR_IF_RE(PWR_IF_RE),
	.GANTRY_EMOPS_IF_RE(GANTRY_EMOPS_IF_RE),
	.EEP_WE(EEP_WE),
	.GANTRY_BRAKE_IF_WE(GANTRY_BRAKE_IF_WE),
	.PWR_IF_WE(PWR_IF_WE),
	.GPIO_FREE_IF_RE(GPIO_FREE_IF_RE),
	.GPIO_FREE_IF_WE(GPIO_FREE_IF_WE),
	.N_671(N_671),
	.N_717(N_717),
	.N_1843(N_1843),
	.N_3765(N_3765),
	.N_1004(N_1004),
	.GANTRY_BRAKE_IF_RE(GANTRY_BRAKE_IF_RE),
	.GANTRY_96V_IF_RE(GANTRY_96V_IF_RE),
	.EXT_BRAKE_IF_RE(EXT_BRAKE_IF_RE),
	.STAND_IF_RE(gpio_0_STAND_IF_RE),
	.un47_DEC_DO_1z(adder_decode_0_un47_DEC_DO),
	.N_283_i(N_283_i),
	.N_3646_i(N_3646_i),
	.N_979(N_979),
	.N_978(N_978),
	.N_4663(N_4663),
	.N_76_4(N_76_4),
	.N_1720(N_1720),
	.N_962(N_962),
	.N_981(N_981),
	.LIFT_m1_0_a2_0_0(adder_decode_0_LIFT_m1_0_a2_0_0),
	.GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0_1z(adder_decode_0_GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0),
	.N_719(N_719),
	.N_679(N_679),
	.N_146(N_146),
	.N_973(N_973),
	.N_3634_i(N_3634_i),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.N_977(N_977),
	.un1_SP1_RE_d1_1z(adder_decode_0_un1_SP1_RE_d1),
	.OPB_RE(OPB_RE),
	.EEP_WE_i(EEP_WE_i),
	.N_970(N_970),
	.N_1016(N_1016),
	.SPD_EMOPS_IF_WE(SPD_EMOPS_IF_WE),
	.SERVICE_PENDANT_IF_WE(SERVICE_PENDANT_IF_WE),
	.GANTRY_EMOPS_IF_WE(GANTRY_EMOPS_IF_WE),
	.ADCSELMUX_IF_WE(ADCSELMUX_IF_WE),
	.DEBUG_IF_WE(DEBUG_IF_WE),
	.SPD_EMOPS_IF_WE_i(SPD_EMOPS_IF_WE_i),
	.N_1250(N_1250),
	.OPB_ADDR_2_rep1(gantry_brk1_if_0_OPB_ADDR_2_rep1),
	.OPB_ADDR_3_rep1(gantry_mot_if_0_OPB_ADDR_3_rep1),
	.OPB_ADDR_1_rep2(OPB_ADDR_1_rep2),
	.GANTRY_96V_IF_WE(GANTRY_96V_IF_WE),
	.N_723(N_723),
	.g0_1_1_1z(adder_decode_0_g0_1_1),
	.g0_2_0(adder_decode_0_g0_2_0),
	.N_5338(N_5338),
	.N_680(N_680),
	.N_972(N_972),
	.MAINS_LEVEL_IF_WE(MAINS_LEVEL_IF_WE),
	.N_4666(N_4666),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4_1z(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5_1z(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6_1z(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6),
	.SHUNT_EN_CNT_WE_1z(SHUNT_EN_CNT_WE),
	.N_966(N_966),
	.GANTRY_EMOPS_IF_WE_i(GANTRY_EMOPS_IF_WE_i),
	.N_1242(N_1242),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_642(N_642),
	.OPB_ADDR_1_rep1(OPB_ADDR_1_rep1),
	.N_641(N_641),
	.N_967(N_967),
	.un1_OPB_ADDR_3_0_a2_0_a2_0_0(adc_0_un1_OPB_ADDR_3_0_a2_0_a2_0_0),
	.GANTRY_BRK2_IF_RE(GANTRY_BRK2_IF_RE),
	.GANTRY_BRK2_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE(GANTRY_BRK2_RET_IF_RE),
	.GANTRY_BRK2_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE(GANTRY_BRK3_IF_RE),
	.GANTRY_BRK3_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE(GANTRY_BRK3_RET_IF_RE),
	.GANTRY_BRK3_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1),
	.GANTRY_MOT_IF_RE(GANTRY_MOT_IF_RE),
	.GANTRY_MOT_IF_RE_d1_1z(adder_decode_0_GANTRY_MOT_IF_RE_d1),
	.LIFT_MOT_IF_RE(LIFT_MOT_IF_RE),
	.LIFT_MOT_IF_RE_d1_1z(adder_decode_0_LIFT_MOT_IF_RE_d1),
	.MSSB_SRV_RE_d1_1z(adder_decode_0_MSSB_SRV_RE_d1),
	.MSSB_STN_RE_d1_1z(adder_decode_0_MSSB_STN_RE_d1),
	.SP1_RE(SP1_RE),
	.COUNTER_RE(COUNTER_RE),
	.COUNTER_RE_d1_1z(adder_decode_0_COUNTER_RE_d1),
	.N_663(N_663),
	.ADC_RE_d1_1z(adder_decode_0_ADC_RE_d1),
	.CLOCK_RE(CLOCK_RE),
	.CLOCK_RE_d1_1z(adder_decode_0_CLOCK_RE_d1),
	.GANTRY_BRK1_IF_RE(GANTRY_BRK1_IF_RE),
	.GANTRY_BRK1_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK1_IF_RE_d1),
	.GANTRY_BRK1_RET_IF_RE(GANTRY_BRK1_RET_IF_RE),
	.GANTRY_BRK1_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.EEP_RE_d1_1z(adder_decode_0_EEP_RE_d1)
);
// @25:518
  ClkGen clk_gen_0 (
	.OPB_ADDR_4(OPB_ADDR[4]),
	.OPB_ADDR_5(OPB_ADDR[5]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.CLK_GEN_DO_2_t(clk_gen_0_CLK_GEN_DO_2_t[15:8]),
	.CLK_GEN_DO_2_iv_0(clk_gen_0_CLK_GEN_DO_2_iv_0[7:0]),
	.CLK_GEN_DO_2_iv_1(clk_gen_0_CLK_GEN_DO_2_iv_1[7:0]),
	.pulse50us_div_m(clk_gen_0_pulse50us_div_m[7:0]),
	.OPB_DO(OPB_DO[15:0]),
	.PULSE_100US(PULSE_100US),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.DBUG_HEADER8_c(DBUG_HEADER8_c),
	.N_977(N_977),
	.N_1006(N_1006),
	.N_755(N_755),
	.N_642(N_642),
	.N_1262(N_1262),
	.N_723(N_723),
	.CLOCK_RE(CLOCK_RE),
	.N_1026(N_1026),
	.OPB_ADDR_2_rep1(gantry_brk1_if_0_OPB_ADDR_2_rep1),
	.OPB_ADDR_1_rep1(OPB_ADDR_1_rep1),
	.OPB_ADDR_3_rep1(gantry_mot_if_0_OPB_ADDR_3_rep1),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:536
  OSCILLATOR_COUNTER osc_counter_0 (
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_11(OPB_ADDR[11]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.OPB_ADDR_6(OPB_ADDR[6]),
	.OPB_ADDR_8(OPB_ADDR[8]),
	.OPB_ADDR_7(OPB_ADDR[7]),
	.OPB_ADDR_13(OPB_ADDR[13]),
	.OPB_ADDR_14(OPB_ADDR[14]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast[1]),
	.OSC_CT_IN(OSC_CT_IN[15:0]),
	.OPB_DO(OPB_DO[15:0]),
	.COUNTER_RE(COUNTER_RE),
	.N_3646_i(N_3646_i),
	.N_680(N_680),
	.N_723(N_723),
	.N_755(N_755),
	.N_283_i(N_283_i),
	.N_1833_1(N_1833_1),
	.N_1242(N_1242),
	.N_966(N_966),
	.N_3765(N_3765),
	.un1_OPB_ADDR_3_0_a2_0_a2_0_0(adc_0_un1_OPB_ADDR_3_0_a2_0_a2_0_0),
	.N_4664(N_4664),
	.N_977(N_977),
	.N_641(N_641),
	.N_3634_i(N_3634_i),
	.N_979(N_979),
	.N_642(N_642),
	.DBUG_HEADER10(NN_2),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:548
  SCRATCH_PAD_REGISTER scratch_pad_0 (
	.OPB_ADDR({OPB_ADDR[19:16], N_14725, OPB_ADDR[14:12]}),
	.SP_IN(SP_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.SP1_RE(SP1_RE),
	.N_3646_i(N_3646_i),
	.N_989(N_989),
	.OPB_RE(OPB_RE),
	.N_971(N_971),
	.N_967(N_967),
	.N_966(N_966),
	.dev_sp14(scratch_pad_0_dev_sp14),
	.SP1_WE(SP1_WE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:559
  EEPROM_OPB_IF eeprom_0 (
	.EEP_IN_31(EEP_IN[31]),
	.EEP_IN_7(EEP_IN[7]),
	.EEP_IN_6(EEP_IN[6]),
	.EEP_IN_5(EEP_IN[5]),
	.EEP_IN_4(EEP_IN[4]),
	.EEP_IN_3(EEP_IN[3]),
	.EEP_IN_2(EEP_IN[2]),
	.EEP_IN_1(EEP_IN[1]),
	.EEP_IN_0(EEP_IN[0]),
	.OPB_DO({OPB_DO[29:28], N_14729, N_14728, N_14727, N_14726, OPB_DO[23:0]}),
	.EEP_SI_c(EEP_SI_c),
	.EEP_CS_N_c(EEP_CS_N_c),
	.EEP_SCK_c(EEP_SCK_c),
	.EEP_SO_c(EEP_SO_c),
	.EEP_WE_i(EEP_WE_i),
	.EEP_WE(EEP_WE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:572
  ADC_ADS8864_IF adc_0 (
	.OPB_ADDR_0_0(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR({OPB_ADDR[18:13], N_14730, OPB_ADDR[11:4], gantry_mot_if_0_OPB_ADDR[3], lift_mot_if_0_OPB_ADDR[2], OPB_ADDR[1:0]}),
	.OPB_ADDR_fast({gantry_mot_if_0_OPB_ADDR_fast[3], gantry_brk1_if_0_OPB_ADDR_fast[2], OPB_ADDR_fast[1]}),
	.ADC_IN_31(ADC_IN[31]),
	.ADC_IN_10(ADC_IN[10]),
	.ADC_IN_9(ADC_IN[9]),
	.ADC_IN_8(ADC_IN[8]),
	.ADC_IN_7(ADC_IN[7]),
	.ADC_IN_6(ADC_IN[6]),
	.ADC_IN_5(ADC_IN[5]),
	.ADC_IN_4(ADC_IN[4]),
	.ADC_IN_3(ADC_IN[3]),
	.ADC_IN_2(ADC_IN[2]),
	.ADC_IN_1(ADC_IN[1]),
	.ADC_IN_0(ADC_IN[0]),
	.ADC_IN_15(ADC_IN[15]),
	.ADC_IN_14(ADC_IN[14]),
	.ADC_IN_13(ADC_IN[13]),
	.ADC_IN_12(ADC_IN[12]),
	.ADC_IN_11(ADC_IN[11]),
	.control_4(adc_0_control_4[2:0]),
	.OPB_DO(OPB_DO[15:0]),
	.N_663(N_663),
	.OPB_RE(OPB_RE),
	.data_length_1_sqmuxa_i_o2_1z(data_length_1_sqmuxa_i_o2),
	.N_146(N_146),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_1026(N_1026),
	.N_642(N_642),
	.N_285(N_285),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_5),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_4),
	.CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6(adder_decode_0_CLOCK_RE_0_a2_1_0_a2_0_0_a2_0_6),
	.N_3765(N_3765),
	.N_979(N_979),
	.N_1262(N_1262),
	.N_1720(N_1720),
	.N_641(N_641),
	.N_4666(N_4666),
	.OPB_ADDR_2_rep1(gantry_brk1_if_0_OPB_ADDR_2_rep1),
	.OPB_ADDR_3_rep1(gantry_mot_if_0_OPB_ADDR_3_rep1),
	.ST_ADC_CLK_c(ST_ADC_CLK_c),
	.N_981(N_981),
	.un1_OPB_ADDR_3_0_a2_0_a2_0_0_1z(adc_0_un1_OPB_ADDR_3_0_a2_0_a2_0_0),
	.N_962(N_962),
	.N_723(N_723),
	.ADC_SDOUT_c(ADC_SDOUT_c),
	.FPGA_100M_CLK(NN_1),
	.ADC_CNVST_c(ADC_CNVST_c),
	.RESET_N_arst(RESET_N_arst)
);
// @25:586
  DAC_DACx0504_IF dac_0 (
	.OPB_ADDR_18(OPB_ADDR[18]),
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.OPB_ADDR_5(OPB_ADDR[5]),
	.OPB_ADDR_19(OPB_ADDR[19]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:0]),
	.OPB_DO(OPB_DO[15:0]),
	.OPB_RE(OPB_RE),
	.N_5338(N_5338),
	.N_972(N_972),
	.N_1242(N_1242),
	.N_283_i(N_283_i),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_680(N_680),
	.N_4602(N_4602),
	.N_1022(N_1022),
	.DAC_SDI_c(DAC_SDI_c),
	.ST_DAC_CLK_c(ST_DAC_CLK_c),
	.DAC_SDO_c(DAC_SDO_c),
	.DAC_CS_N_c(DAC_CS_N_c),
	.ILIM_DAC_RE(ILIM_DAC_RE),
	.FPGA_100M_CLK(NN_1),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:602
  FPGA_WDI fpga_wdi_0 (
	.PULSE_100US(PULSE_100US),
	.RESET_N_arst(RESET_N_arst),
	.WD_TRIG_c(WD_TRIG_c)
);
// @25:611
  GPIO gpio_0 (
	.GPIO_IN_31(GPIO_IN[31]),
	.GPIO_IN_10(GPIO_IN[10]),
	.GPIO_IN_9(GPIO_IN[9]),
	.GPIO_IN_8(GPIO_IN[8]),
	.GPIO_IN_7(GPIO_IN[7]),
	.GPIO_IN_6(GPIO_IN[6]),
	.GPIO_IN_5(GPIO_IN[5]),
	.GPIO_IN_4(GPIO_IN[4]),
	.GPIO_IN_3(GPIO_IN[3]),
	.GPIO_IN_2(GPIO_IN[2]),
	.GPIO_IN_1(GPIO_IN[1]),
	.GPIO_IN_0(GPIO_IN[0]),
	.GPIO_IN_23(GPIO_IN[23]),
	.GPIO_IN_22(GPIO_IN[22]),
	.GPIO_IN_21(GPIO_IN[21]),
	.GPIO_IN_20(GPIO_IN[20]),
	.GPIO_IN_19(GPIO_IN[19]),
	.GPIO_IN_18(GPIO_IN[18]),
	.GPIO_IN_17(GPIO_IN[17]),
	.GPIO_IN_16(GPIO_IN[16]),
	.GPIO_IN_15(GPIO_IN[15]),
	.GPIO_IN_14(GPIO_IN[14]),
	.GPIO_IN_13(GPIO_IN[13]),
	.GPIO_IN_12(GPIO_IN[12]),
	.GPIO_IN_11(GPIO_IN[11]),
	.OPB_DO(OPB_DO[31:0]),
	.N_1250(N_1250),
	.N_680_0(N_680),
	.LIFT_m1_0_a2_0_0(adder_decode_0_LIFT_m1_0_a2_0_0),
	.un3_AD_MUX5_N_i(gpio_0_un3_AD_MUX5_N_i),
	.un3_AD_MUX4_N_i(gpio_0_un3_AD_MUX4_N_i),
	.un3_AD_MUX3_N_i(gpio_0_un3_AD_MUX3_N_i),
	.un3_AD_MUX2_N_i(gpio_0_un3_AD_MUX2_N_i),
	.un3_AD_MUX1_N_i(gpio_0_un3_AD_MUX1_N_i),
	.ADCSELMUX_IF_RE(ADCSELMUX_IF_RE),
	.GPIO_FREE_IF_RE(GPIO_FREE_IF_RE),
	.DEBUG_IF_RE(DEBUG_IF_RE),
	.EXT_BRAKE_IF_RE(EXT_BRAKE_IF_RE),
	.MAINS_LEVEL_IF_RE(MAINS_LEVEL_IF_RE),
	.CCHL_IF_RE(CCHL_IF_RE),
	.GANTRY_96V_IF_RE(GANTRY_96V_IF_RE),
	.SPD_DMD_IF_RE(gpio_0_SPD_DMD_IF_RE),
	.SERVICE_PENDANT_IF_RE(SERVICE_PENDANT_IF_RE),
	.GANTRY_BRAKE_IF_RE(GANTRY_BRAKE_IF_RE),
	.LIFT_96V_IF_RE(LIFT_96V_IF_RE),
	.SPD_EMOPS_IF_RE(SPD_EMOPS_IF_RE),
	.LIFT_MOTOR_SENSOR_IF_RE(LIFT_MOTOR_SENSOR_IF_RE),
	.STAND_IF_RE(gpio_0_STAND_IF_RE),
	.GANTRY_EMOPS_IF_RE(GANTRY_EMOPS_IF_RE),
	.PWR_IF_RE(PWR_IF_RE),
	.g0_2_0(adder_decode_0_g0_2_0),
	.g0_1_1(adder_decode_0_g0_1_1),
	.N_723(N_723),
	.N_966(N_966),
	.GNT_BRK1_FB_N_c(GNT_BRK1_FB_N_c),
	.GNT_BRK2_FB_N_c(GNT_BRK2_FB_N_c),
	.GNT_BRK3_FB_N_c(GNT_BRK3_FB_N_c),
	.GANTRY_BRAKE_IF_WE_i(GANTRY_BRAKE_IF_WE_i),
	.PWM_BRK_EXT_FAULT_c(PWM_BRK_EXT_FAULT_c),
	.P24V_GNT_EMOPS_PG_c(P24V_GNT_EMOPS_PG_c),
	.GANTRY_EMOPS_IF_WE_i(GANTRY_EMOPS_IF_WE_i),
	.P12V_ACT_DIODE_ON_N_c(P12V_ACT_DIODE_ON_N_c),
	.GNT_BRK_EXT_EN_c(GNT_BRK_EXT_EN_c),
	.GANTRY_BRAKE_IF_WE(GANTRY_BRAKE_IF_WE),
	.GNT_BRK_SW_MON_c(GNT_BRK_SW_MON_c),
	.P24V_GOOD_N_c(P24V_GOOD_N_c),
	.PWR_IF_WE_i(PWR_IF_WE_i),
	.FAN_FAIL_N_c(FAN_FAIL_N_c),
	.P24V_GNT_EMOPS_EN_c(P24V_GNT_EMOPS_EN_c),
	.GNT_EMOPS_EN_c(GNT_EMOPS_EN_c),
	.GANTRY_EMOPS_IF_WE(GANTRY_EMOPS_IF_WE),
	.FAN_EN_c(FAN_EN_c),
	.P12V_ISO_EN_c(P12V_ISO_EN_c),
	.PWR_IF_WE(PWR_IF_WE),
	.P24V_LFT_EMOPS_PG_c(P24V_LFT_EMOPS_PG_c),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.LFT_SHUNT_ON_c(LFT_SHUNT_ON_c),
	.LFT_EMOPS_OV_L_c(LFT_EMOPS_OV_L_c),
	.LIFT_96V_IF_WE_i(LIFT_96V_IF_WE_i),
	.LFT_MOT_PWR_FLT_N_c(LFT_MOT_PWR_FLT_N_c),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.GNT_MOT_PWR_FLT_N_c(GNT_MOT_PWR_FLT_N_c),
	.GNT_BRK_PWR_FLT_N_c(GNT_BRK_PWR_FLT_N_c),
	.GNT_EMOPS_OV_L_c(GNT_EMOPS_OV_L_c),
	.P5V_ISO_MON_GNT_c(P5V_ISO_MON_GNT_c),
	.GNT_SHUNT_ON_c(GNT_SHUNT_ON_c),
	.P5V_ISO_MON_LFT_c(P5V_ISO_MON_LFT_c),
	.P24V_LFT_EMOPS_EN_c(P24V_LFT_EMOPS_EN_c),
	.LFT_SHUNT_EN_c(LFT_SHUNT_EN_c),
	.LFT_EMOPS_EN_c(LFT_EMOPS_EN_c),
	.lft_mot_pwr_en_1(lft_mot_pwr_en_1),
	.LIFT_96V_IF_WE(LIFT_96V_IF_WE),
	.GNT_SHUNT_EN_c(GNT_SHUNT_EN_c),
	.GANTRY_96V_IF_WE_i(GANTRY_96V_IF_WE_i),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.GANTRY_96V_IF_WE(GANTRY_96V_IF_WE),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.DBUG_MOSI_c(DBUG_MOSI_c),
	.DBUG_CS_N_c(DBUG_CS_N_c),
	.DBUG_SCLK_c(DBUG_SCLK_c),
	.DEBUG_IF_WE_i(DEBUG_IF_WE_i),
	.DBUG_ACTIVE_c(DBUG_ACTIVE_c),
	.LFT_SERIO_FLT_N_c(LFT_SERIO_FLT_N_c),
	.LFT_MTN_EN_N_c(LFT_MTN_EN_N_c),
	.LFT_SER_PAGE_SEL_N_c(LFT_SER_PAGE_SEL_N_c),
	.LFT_DOWN_LIMIT_c(LFT_DOWN_LIMIT_c),
	.CCHL_IF_WE_i(CCHL_IF_WE_i),
	.LFT_UP_LIMIT_c(LFT_UP_LIMIT_c),
	.DEBUG_IF_WE(DEBUG_IF_WE),
	.DBUG_MISO_c(DBUG_MISO_c),
	.MAINS_LEVEL_IF_WE_i(MAINS_LEVEL_IF_WE_i),
	.MAINS_LEVEL_FB_c(MAINS_LEVEL_FB_c),
	.LFT_SER_CLK_c(LFT_SER_CLK_c),
	.LFT_SER_SYNC_c(LFT_SER_SYNC_c),
	.LFT_SER_DATA0_c(LFT_SER_DATA0_c),
	.LFT_SER_DATA1_c(LFT_SER_DATA1_c),
	.CCHL_IF_WE(CCHL_IF_WE),
	.GNT_CCW_LIMIT_c(GNT_CCW_LIMIT_c),
	.N_3746_i(N_3746_i),
	.GNT_CW_LIMIT_c(GNT_CW_LIMIT_c),
	.MAINS_LEVEL_IF_WE(MAINS_LEVEL_IF_WE),
	.LFT_HW_EN_N_c(LFT_HW_EN_N_c),
	.GNT_ST_DISB_c(GNT_ST_DISB_c),
	.GNT_HW_EN_N_c(GNT_HW_EN_N_c),
	.EXOPS_GNT_24V_EN_c(EXOPS_GNT_24V_EN_c),
	.STAND_IF_WE_i_i_a2_0_a2(STAND_IF_WE_i_i_a2_0_a2),
	.DMD_PWR_OK_c(DMD_PWR_OK_c),
	.SPARE_MON_c(SPARE_MON_c),
	.SPDIO_FLT_N_c(SPDIO_FLT_N_c),
	.SPD2_24V_STATUS_N_c(SPD2_24V_STATUS_N_c),
	.N_3744_i(N_3744_i),
	.LFT_ST_DISB_c(LFT_ST_DISB_c),
	.GNT_HW_EN_MON_c(GNT_HW_EN_MON_c),
	.LFT_ST_DISB_MON_c(LFT_ST_DISB_MON_c),
	.LFT_HW_EN_MON_c(LFT_HW_EN_MON_c),
	.SPD_DMD_IF_WE_i_i_a2_0_a2(SPD_DMD_IF_WE_i_i_a2_0_a2),
	.GNT_ST_DISB_MON_c(GNT_ST_DISB_MON_c),
	.PAN_24V_SW_c(PAN_24V_SW_c),
	.SERVICE_PENDANT_IF_WE(SERVICE_PENDANT_IF_WE),
	.EXT_BRK1_DRV_EN_c(EXT_BRK1_DRV_EN_c),
	.EXT_BRK2_DRV_EN_c(EXT_BRK2_DRV_EN_c),
	.EXT_BRK3_DRV_EN_c(EXT_BRK3_DRV_EN_c),
	.EXT_BRAKE_IF_WE(EXT_BRAKE_IF_WE),
	.GPIO2_c(GPIO2_c),
	.GPIO3_c(GPIO3_c),
	.GPIO5_c(GPIO5_c),
	.GPIO_FREE_IF_WE(GPIO_FREE_IF_WE),
	.EM_DOWN_LIMIT_c(EM_DOWN_LIMIT_c),
	.EM_UP_LIMIT_c(EM_UP_LIMIT_c),
	.CCH_LFT_MOT_EN_N_c(CCH_LFT_MOT_EN_N_c),
	.CCH_LFT_DWN_N_c(CCH_LFT_DWN_N_c),
	.CCH_LAT_LNG_FLOAT_N_c(CCH_LAT_LNG_FLOAT_N_c),
	.EMO_GOOD_N_c(EMO_GOOD_N_c),
	.SITE_24V_PWR_OK_N_c(SITE_24V_PWR_OK_N_c),
	.SPD_EMOPS_IF_WE_i(SPD_EMOPS_IF_WE_i),
	.SPD_EMOPS_FLT_N_c(SPD_EMOPS_FLT_N_c),
	.EMOPS_STAT1_c(EMOPS_STAT1_c),
	.EMOPS_STAT2_c(EMOPS_STAT2_c),
	.LFT_ROT_BRK_RLS_c(LFT_ROT_BRK_RLS_c),
	.LAT_LNG_BRK_RLS_c(LAT_LNG_BRK_RLS_c),
	.SRVC_CCH_GNT_N_c(SRVC_CCH_GNT_N_c),
	.EM_CCH_24V_EN_c(EM_CCH_24V_EN_c),
	.SPD_EMOPS_IF_WE(SPD_EMOPS_IF_WE),
	.LFT_HALL_PWR_OK_c(LFT_HALL_PWR_OK_c),
	.LFT_HALL_SNS1_N_c(LFT_HALL_SNS1_N_c),
	.LFT_HALL_SNS2_N_c(LFT_HALL_SNS2_N_c),
	.LIFT_MOTOR_SENSOR_IF_WE_i(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LFT_HALL_SNS3_N_c(LFT_HALL_SNS3_N_c),
	.LFT_HALL_PWR_EN_N_c(LFT_HALL_PWR_EN_N_c),
	.LIFT_MOTOR_SENSOR_IF_WE(LIFT_MOTOR_SENSOR_IF_WE),
	.SHUNT_EN_CNT_WE(SHUNT_EN_CNT_WE),
	.AD_SEL0_c(AD_SEL0_c),
	.AD_SEL1_c(AD_SEL1_c),
	.AD_SEL2_c(AD_SEL2_c),
	.ADCSELMUX_IF_WE(ADCSELMUX_IF_WE),
	.FPGA_100M_CLK_i(FPGA_100M_CLK_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:786
  MSSB_IF mssb_if_0 (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR(OPB_ADDR[1:0]),
	.control_4(adc_0_control_4[2:0]),
	.MSSB_STN_IN(MSSB_STN_IN[31:0]),
	.mssb_config_7({mssb_if_0_mssb_config_7[15], N_14733, mssb_if_0_mssb_config_7[13:10], N_14732, mssb_if_0_mssb_config_7[8:7], N_14731, mssb_if_0_mssb_config_7[5:0]}),
	.ST_MSSB_TX_c(ST_MSSB_TX_c),
	.RESET_N_c(RESET_N_c),
	.MSSB_RX_c(MSSB_RX_c),
	.N_979(N_979),
	.N_723(N_723),
	.N_4663(N_4663),
	.N_978(N_978),
	.N_970(N_970),
	.N_1016(N_1016),
	.N_755(N_755),
	.N_642(N_642),
	.data_length_1_sqmuxa_i_o2(data_length_1_sqmuxa_i_o2),
	.N_101_0_i_1z(N_101_0_i),
	.N_1903_i_1z(N_1903_i),
	.N_1901_i_1z(N_1901_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:802
  MSSB_IF_1 mssb_if_1 (
	.OPB_DO(OPB_DO[31:16]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:0]),
	.mssb_config_7({mssb_if_0_mssb_config_7[15], N_14736, mssb_if_0_mssb_config_7[13:10], N_14735, mssb_if_0_mssb_config_7[8:7], N_14734, mssb_if_0_mssb_config_7[5:0]}),
	.ST_SRV_MSSB_TX_c(ST_SRV_MSSB_TX_c),
	.SRV_MSSB_RX_c(SRV_MSSB_RX_c),
	.RESET_N_c(RESET_N_c),
	.N_723(N_723),
	.N_755(N_755),
	.N_4663(N_4663),
	.N_979(N_979),
	.N_1016(N_1016),
	.N_978(N_978),
	.N_1004(N_1004),
	.N_101_0_i(N_101_0_i),
	.N_1903_i(N_1903_i),
	.N_1901_i(N_1901_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:818
  cmn_pwm_wrapper_7 gantry_mot_if_0 (
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_19(OPB_ADDR[19]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.GNT_MOT_PWR_EN_c(GNT_MOT_PWR_EN_c),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.N_1833_1(N_1833_1),
	.N_1720(N_1720),
	.GNT_PWM_PHA_HI_c(GNT_PWM_PHA_HI_c),
	.GNT_PWM_PHA_LO_c(GNT_PWM_PHA_LO_c),
	.GNT_PWM_PHB_HI_c(GNT_PWM_PHB_HI_c),
	.GNT_PWM_PHB_LO_c(GNT_PWM_PHB_LO_c),
	.GNT_PWM_PHC_HI_c(GNT_PWM_PHC_HI_c),
	.GNT_PWM_PHC_LO_c(GNT_PWM_PHC_LO_c),
	.N_675(N_675),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_5338(N_5338),
	.GANTRY_MOT_IF_RE(GANTRY_MOT_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c)
);
// @25:839
  cmn_pwm_wrapper_6 gantry_brk1_if_0 (
	.OPB_ADDR_0_0(lift_mot_if_0_OPB_ADDR[2]),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[0]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[0]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.N_285(N_285),
	.N_717(N_717),
	.GNT_BRK1_PWM_HI_c(GNT_BRK1_PWM_HI_c),
	.GNT_BRK1_PWM_LO_c(GNT_BRK1_PWM_LO_c),
	.N_678(N_678),
	.N_283_i(N_283_i),
	.N_675(N_675),
	.N_1720(N_1720),
	.GANTRY_BRK1_IF_RE(GANTRY_BRK1_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:860
  cmn_pwm_wrapper_5 gantry_brk2_if_0 (
	.OPB_ADDR_0_0(lift_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(gantry_brk2_if_0_pwm_config[0]),
	.filt_brk_over_curr(gantry_brk2_if_0_pwm_0_filt_brk_over_curr),
	.N_678(N_678),
	.N_1843(N_1843),
	.N_679(N_679),
	.GNT_BRK2_PWM_HI_c(GNT_BRK2_PWM_HI_c),
	.GNT_BRK2_PWM_LO_c(GNT_BRK2_PWM_LO_c),
	.N_2128(N_2128),
	.GANTRY_BRK2_IF_RE(GANTRY_BRK2_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:881
  cmn_pwm_wrapper_4 gantry_brk3_if_0 (
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[2]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(gantry_brk3_if_0_pwm_config[0]),
	.filt_brk_over_curr(gantry_brk3_if_0_pwm_0_filt_brk_over_curr),
	.N_678(N_678),
	.N_1843(N_1843),
	.N_719(N_719),
	.GNT_BRK3_PWM_LO_c(GNT_BRK3_PWM_LO_c),
	.GNT_BRK3_PWM_HI_c(GNT_BRK3_PWM_HI_c),
	.GANTRY_BRK3_IF_RE(GANTRY_BRK3_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:902
  cmn_pwm_wrapper_3 gantry_brk1_ret_if_0 (
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_2(lift_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_15(OPB_ADDR[15]),
	.OPB_ADDR_14(OPB_ADDR[14]),
	.pwm_config_2_0(gantry_brk2_ret_if_0_pwm_config[0]),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[0]),
	.gnt_brk_pwr_en_2_5(gnt_brk_pwr_en_2[5]),
	.pwm_config_1_0(gantry_brk2_if_0_pwm_config[0]),
	.pwm_config_0_0(gantry_brk3_if_0_pwm_config[0]),
	.gnt_brk_pwr_override_5(gnt_brk_pwr_override[5]),
	.gnt_brk_pwr_override_4(gnt_brk_pwr_override[4]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[0]),
	.gnt_brk_pwr_override_2(gnt_brk_pwr_override[2]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.GNT_BRK_PWR_EN_c(GNT_BRK_PWR_EN_c),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.N_671(N_671),
	.filt_brk_over_curr_2(gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr),
	.filt_brk_over_curr_1(gantry_brk2_if_0_pwm_0_filt_brk_over_curr),
	.filt_brk_over_curr_0(gantry_brk3_if_0_pwm_0_filt_brk_over_curr),
	.N_2128(N_2128),
	.GNT_BRK1_RET_PWM_LO_c(GNT_BRK1_RET_PWM_LO_c),
	.GNT_BRK1_RET_PWM_HI_c(GNT_BRK1_RET_PWM_HI_c),
	.N_283_i(N_283_i),
	.N_675(N_675),
	.N_1720(N_1720),
	.GANTRY_BRK1_RET_IF_RE(GANTRY_BRK1_RET_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:923
  cmn_pwm_wrapper_2 gantry_brk2_ret_if_0 (
	.OPB_ADDR_0_0(lift_mot_if_0_OPB_ADDR[2]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[4]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(gantry_brk2_ret_if_0_pwm_config[0]),
	.filt_brk_over_curr(gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr),
	.GNT_BRK2_RET_PWM_LO_c(GNT_BRK2_RET_PWM_LO_c),
	.GNT_BRK2_RET_PWM_HI_c(GNT_BRK2_RET_PWM_HI_c),
	.N_1004(N_1004),
	.N_76_4(N_76_4),
	.N_973(N_973),
	.GANTRY_BRK2_RET_IF_RE(GANTRY_BRK2_RET_IF_RE),
	.N_73(N_73),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:944
  cmn_pwm_wrapper_1 gantry_brk3_ret_if_0 (
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_17(OPB_ADDR[17]),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[5]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[5]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.N_971(N_971),
	.GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0(adder_decode_0_GANTRY_BRK3_RET_IF_RE_0_a2_4_a2_4_a2_0_0),
	.N_73(N_73),
	.GNT_BRK3_RET_PWM_LO_c(GNT_BRK3_RET_PWM_LO_c),
	.GNT_BRK3_RET_PWM_HI_c(GNT_BRK3_RET_PWM_HI_c),
	.GANTRY_BRK3_RET_IF_RE(GANTRY_BRK3_RET_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:965
  cmn_pwm_wrapper_0 lift_mot_if_0 (
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3], lift_mot_if_0_OPB_ADDR[2], OPB_ADDR[1:0]}),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.LFT_MOT_PWR_EN_c(LFT_MOT_PWR_EN_c),
	.lft_mot_pwr_en_1(lft_mot_pwr_en_1),
	.N_970(N_970),
	.N_4664(N_4664),
	.N_978(N_978),
	.LFT_PWM_PHA_HI_c(LFT_PWM_PHA_HI_c),
	.LFT_PWM_PHA_LO_c(LFT_PWM_PHA_LO_c),
	.LFT_PWM_PHB_HI_c(LFT_PWM_PHB_HI_c),
	.LFT_PWM_PHB_LO_c(LFT_PWM_PHB_LO_c),
	.LFT_PWM_PHC_HI_c(LFT_PWM_PHC_HI_c),
	.LFT_PWM_PHC_LO_c(LFT_PWM_PHC_LO_c),
	.LIFT_MOT_IF_RE(LIFT_MOT_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c)
);
  cmd_server cmd_server_0 (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR({OPB_ADDR[31:4], gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.OPB_ADDR_0_0(lift_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast[1]),
	.OPB_ADDR_fast_2(gantry_mot_if_0_OPB_ADDR_fast[3]),
	.OPB_ADDR_fast_11(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[12]),
	.OPB_ADDR_fast_10(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[11]),
	.OPB_ADDR_fast_1(gantry_brk1_if_0_OPB_ADDR_fast[2]),
	.OPB_ADDR_fast_7(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[8]),
	.OPB_ADDR_fast_6(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[7]),
	.OPB_ADDR_fast_5(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[6]),
	.OPB_ADDR_fast_8(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[9]),
	.OPB_ADDR_fast_19(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[20]),
	.OPB_ADDR_fast_20(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[21]),
	.CLK_GEN_DO_2_t(clk_gen_0_CLK_GEN_DO_2_t[15:8]),
	.un1_OSC_CT_IN(adder_decode_0_un1_OSC_CT_IN[7:0]),
	.GPIO_IN_0(GPIO_IN[8]),
	.GPIO_IN_5(GPIO_IN[13]),
	.GPIO_IN_6(GPIO_IN[14]),
	.GPIO_IN_7(GPIO_IN[15]),
	.GPIO_IN_1(GPIO_IN[9]),
	.GPIO_IN_3(GPIO_IN[11]),
	.GPIO_IN_4(GPIO_IN[12]),
	.GPIO_IN_2(GPIO_IN[10]),
	.GPIO_IN_13(GPIO_IN[21]),
	.GPIO_IN_12(GPIO_IN[20]),
	.GPIO_IN_11(GPIO_IN[19]),
	.GPIO_IN_10(GPIO_IN[18]),
	.GPIO_IN_9(GPIO_IN[17]),
	.GPIO_IN_8(GPIO_IN[16]),
	.GPIO_IN_23(GPIO_IN[31]),
	.GPIO_IN_15(GPIO_IN[23]),
	.GPIO_IN_14(GPIO_IN[22]),
	.SP_IN_23(SP_IN[31]),
	.SP_IN_17(SP_IN[25]),
	.SP_IN_18(SP_IN[26]),
	.SP_IN_19(SP_IN[27]),
	.SP_IN_20(SP_IN[28]),
	.SP_IN_21(SP_IN[29]),
	.SP_IN_16(SP_IN[24]),
	.SP_IN_22(SP_IN[30]),
	.SP_IN_0(SP_IN[8]),
	.SP_IN_5(SP_IN[13]),
	.SP_IN_6(SP_IN[14]),
	.SP_IN_7(SP_IN[15]),
	.SP_IN_1(SP_IN[9]),
	.SP_IN_3(SP_IN[11]),
	.SP_IN_4(SP_IN[12]),
	.SP_IN_2(SP_IN[10]),
	.SP_IN_m(adder_decode_0_SP_IN_m[23:16]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.ADC_IN_0(ADC_IN[8]),
	.ADC_IN_5(ADC_IN[13]),
	.ADC_IN_6(ADC_IN[14]),
	.ADC_IN_7(ADC_IN[15]),
	.ADC_IN_1(ADC_IN[9]),
	.ADC_IN_3(ADC_IN[11]),
	.ADC_IN_4(ADC_IN[12]),
	.ADC_IN_2(ADC_IN[10]),
	.ADC_IN_23(ADC_IN[31]),
	.EEP_IN_0(EEP_IN[31]),
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.RESET_N_c(RESET_N_c),
	.OPB_RE(OPB_RE),
	.N_4602(N_4602),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.OPB_ADDR_2_rep1(gantry_brk1_if_0_OPB_ADDR_2_rep1),
	.OPB_ADDR_3_rep1(gantry_mot_if_0_OPB_ADDR_3_rep1),
	.OPB_ADDR_1_rep1(OPB_ADDR_1_rep1),
	.OPB_ADDR_1_rep2(OPB_ADDR_1_rep2),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.CLOCK_RE_d1(adder_decode_0_CLOCK_RE_d1),
	.un47_DEC_DO(adder_decode_0_un47_DEC_DO),
	.un1_SP1_RE_d1(adder_decode_0_un1_SP1_RE_d1),
	.EEP_RE_d1(adder_decode_0_EEP_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(adder_decode_0_GANTRY_BRK1_IF_RE_d1),
	.ADC_RE_d1(adder_decode_0_ADC_RE_d1),
	.COUNTER_RE_d1(adder_decode_0_COUNTER_RE_d1),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1),
	.MSSB_SRV_RE_d1(adder_decode_0_MSSB_SRV_RE_d1),
	.MSSB_STN_RE_d1(adder_decode_0_MSSB_STN_RE_d1),
	.GANTRY_MOT_IF_RE_d1(adder_decode_0_GANTRY_MOT_IF_RE_d1),
	.LIFT_MOT_IF_RE_d1(adder_decode_0_LIFT_MOT_IF_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(adder_decode_0_GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(adder_decode_0_GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1),
	.RESET_N_arst(RESET_N_arst),
	.FPGA_100M_CLK(NN_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top */

