## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2013.3
## Copyright (C) 2013 Xilinx Inc. All rights reserved.
## 
## ==============================================================

synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_fadd_2_full_dsp verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_fadd_32ns_32ns_32_4_full_dsp verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_fmul_1_max_dsp verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_fmul_32ns_32ns_32_3_max_dsp verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_mat_a_0 verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_mat_res verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_rst_if verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_CONTROL_BUS_if verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_INPUT_STREAM_if verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_OUTPUT_STREAM_if verilog
synlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_top verilog

simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_fadd_2_full_dsp verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_fadd_32ns_32ns_32_4_full_dsp verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_fmul_1_max_dsp verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_fmul_32ns_32ns_32_3_max_dsp verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_mat_a_0 verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_mat_res verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_ap_rst_if verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_CONTROL_BUS_if verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_INPUT_STREAM_if verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_OUTPUT_STREAM_if verilog
simlib matrixmul_accel_core_top_v1_00_a matrixmul_accel_core_top verilog

