m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/guillaume/intelFPGA_lite/20.1/modelsim_ase/bin
vfull_adder_1_bit
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1632419773
!i10b 1
!s100 JC2l`3dmQCAD4UQCM3_dc3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGZj[:zVkZ^Q462K`VT>KF3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/guillaume/Programmes/LELEC2531/Labo1
Z5 w1630929236
8/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_1_bit.sv
F/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_1_bit.sv
!i122 52
L0 1 11
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1632419773.000000
!s107 /home/guillaume/Programmes/LELEC2531/Labo1/full_adder_1_bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_1_bit.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vfull_adder_4_bit
R0
R1
!i10b 1
!s100 <6agdD=:N<8LnNL6Bm8:g1
R2
ISbHLPUMbFLPN<YWNcafh42
R3
S1
R4
R5
8/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_4_bit.sv
F/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_4_bit.sv
!i122 53
L0 1 38
R6
r1
!s85 0
31
R7
!s107 /home/guillaume/Programmes/LELEC2531/Labo1/full_adder_4_bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/guillaume/Programmes/LELEC2531/Labo1/full_adder_4_bit.sv|
!i113 1
R8
R9
vfull_adder_8_bit
R0
R1
!i10b 1
!s100 bki=2fYahGfoMH7IF`PLT3
R2
IflU]`kX[[e4]9E8>RTzeV0
R3
S1
R4
Z10 w1632419767
Z11 8/home/guillaume/Programmes/LELEC2531/Labo1/Homework_1.sv
Z12 F/home/guillaume/Programmes/LELEC2531/Labo1/Homework_1.sv
!i122 55
L0 56 65
R6
r1
!s85 0
31
R7
Z13 !s107 /home/guillaume/Programmes/LELEC2531/Labo1/Homework_1.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/guillaume/Programmes/LELEC2531/Labo1/Homework_1.sv|
!i113 1
R8
R9
vHomework_1
R0
R1
!i10b 1
!s100 ]kSKS:]2eUCW]b?>X1T711
R2
I<]dezPBd@;7hG9gP?jU1]2
R3
S1
R4
R10
R11
R12
!i122 55
L0 1 35
R6
r1
!s85 0
31
R7
R13
R14
!i113 1
R8
R9
n@homework_1
vsubtract
R0
R1
!i10b 1
!s100 Yl:91Hg8`ca5Z^]SWa`ol2
R2
ICbD<m6]mkY=TV^oadO;@g3
R3
S1
R4
R10
R11
R12
!i122 55
L0 37 18
R6
r1
!s85 0
31
R7
R13
R14
!i113 1
R8
R9
vtest_fulladder_4bit
R0
R1
!i10b 1
!s100 dgle0fEn1dPzcF5ICaBH_3
R2
I?ld4o=jfi1@YHlRI[n`gc3
R3
S1
R4
R5
8/home/guillaume/Programmes/LELEC2531/Labo1/test_fulladder_4bit.sv
F/home/guillaume/Programmes/LELEC2531/Labo1/test_fulladder_4bit.sv
!i122 54
Z15 L0 3 62
R6
r1
!s85 0
31
R7
!s107 /home/guillaume/Programmes/LELEC2531/Labo1/test_fulladder_4bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/guillaume/Programmes/LELEC2531/Labo1/test_fulladder_4bit.sv|
!i113 1
R8
R9
vtest_fulladder_8bit
R0
!s110 1632417858
!i10b 1
!s100 hol3<oPQINbL9[9MhlPFH2
R2
Ib35>jM7TEIVcFHaL11cH<3
R3
S1
R4
w1632417722
Z16 8/home/guillaume/Programmes/LELEC2531/Labo1/test_Homework_1.sv
Z17 F/home/guillaume/Programmes/LELEC2531/Labo1/test_Homework_1.sv
!i122 17
R15
R6
r1
!s85 0
31
!s108 1632417858.000000
!s107 /home/guillaume/Programmes/LELEC2531/Labo1/test_Homework_1.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/guillaume/Programmes/LELEC2531/Labo1/test_Homework_1.sv|
!i113 1
R8
R9
vtest_Homework_1
R0
R1
!i10b 1
!s100 5g?bDA>^DOmh1Ch<U4e=Q0
R2
IS1TL]hI1B30Mb`YMaW0bQ0
R3
S1
R4
w1632419025
R16
R17
!i122 56
L0 3 65
R6
r1
!s85 0
31
R7
Z19 !s107 /home/guillaume/Programmes/LELEC2531/Labo1/test_Homework_1.sv|
R18
!i113 1
R8
R9
ntest_@homework_1
