ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 12, 2022 at 00:08:10 CST
ncverilog
	Lab2_Team25_Decode_And_Execute_t.v
	Lab2_Team25_Decode_And_Execute.v
	Universal_Gate.v
	+access+r
file: Lab2_Team25_Decode_And_Execute.v
	module worklib.myGate:v
		errors: 0, warnings: 0
	module worklib.myNot:v
		errors: 0, warnings: 0
	module worklib.myPass:v
		errors: 0, warnings: 0
	module worklib.myAnd:v
		errors: 0, warnings: 0
	module worklib.myOr:v
		errors: 0, warnings: 0
	module worklib.myXor:v
		errors: 0, warnings: 0
	module worklib.myXnor:v
		errors: 0, warnings: 0
	module worklib.MUX:v
		errors: 0, warnings: 0
	module worklib.HA:v
		errors: 0, warnings: 0
	module worklib.FA:v
		errors: 0, warnings: 0
	module worklib.cmp:v
		errors: 0, warnings: 0
	module worklib.COMPARATOR:v
		errors: 0, warnings: 0
	module worklib.BITWISE_OR:v
		errors: 0, warnings: 0
	module worklib.BITWISE_AND:v
		errors: 0, warnings: 0
	module worklib.BITWISE_NOT:v
		errors: 0, warnings: 0
	module worklib.ADD:v
		errors: 0, warnings: 0
	module worklib.COMPLEMENT:v
		errors: 0, warnings: 0
	module worklib.SUB:v
		errors: 0, warnings: 0
	module worklib.RIGHT_SHIFT:v
		errors: 0, warnings: 0
	module worklib.LEFT_SHIFT:v
		errors: 0, warnings: 0
	module worklib.COMPARE_LT:v
		errors: 0, warnings: 0
	module worklib.COMPARE_EQ:v
		errors: 0, warnings: 0
	module worklib.Decode_And_Execute:v
		errors: 0, warnings: 0
file: Universal_Gate.v
	module worklib.Universal_Gate:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.COMPARE_EQ:v <0x6de87e63>
			streams:   0, words:     0
		worklib.COMPARE_LT:v <0x3916b529>
			streams:   0, words:     0
		worklib.COMPLEMENT:v <0x18e855a6>
			streams:   1, words:   208
		worklib.myNot:v <0x1230f7ea>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:               2157      25
		Registers:                3       3
		Scalar wires:           447       -
		Expanded wires:          15       4
		Initial blocks:           5       5
		Pseudo assignments:       4       4
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.Decode_And_Exectue_t:v
Loading snapshot worklib.Decode_And_Exectue_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 2049 NS + 0
./Lab2_Team25_Decode_And_Execute_t.v:33 		#1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 12, 2022 at 00:08:15 CST  (total: 00:00:05)
