{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755363950568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755363950570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 00:05:14 2025 " "Processing started: Sun Aug 17 00:05:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755363950570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363950570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363950570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755363951967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755363951968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/encode_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/encode_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_bcd " "Found entity 1: encode_bcd" {  } { { "../hdl/encode_bcd.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/encode_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/bcd_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/bcd_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_encode " "Found entity 1: bcd_encode" {  } { { "../hdl/bcd_encode.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/bcd_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_year DONE_YEAR years.v(12) " "Verilog HDL Declaration information at years.v(12): object \"done_year\" differs only in case from object \"DONE_YEAR\" in the same scope" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/years.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/years.v" { { "Info" "ISGN_ENTITY_NAME" "1 years " "Found entity 1: years" {  } { { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/tick.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/tick.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick " "Found entity 1: tick" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE seconds.v(14) " "Verilog HDL Declaration information at seconds.v(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/seconds.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/seconds.v" { { "Info" "ISGN_ENTITY_NAME" "1 seconds " "Found entity 1: seconds" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_month DONE_MONTH months.v(12) " "Verilog HDL Declaration information at months.v(12): object \"done_month\" differs only in case from object \"DONE_MONTH\" in the same scope" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/months.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/months.v" { { "Info" "ISGN_ENTITY_NAME" "1 months " "Found entity 1: months" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_min DONE_MIN minutes.v(16) " "Verilog HDL Declaration information at minutes.v(16): object \"done_min\" differs only in case from object \"DONE_MIN\" in the same scope" {  } { { "../hdl/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minutes.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 minutes " "Found entity 1: minutes" {  } { { "../hdl/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "../hdl/led7seg.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_hour DONE_HOUR hours.v(13) " "Verilog HDL Declaration information at hours.v(13): object \"done_hour\" differs only in case from object \"DONE_HOUR\" in the same scope" {  } { { "../hdl/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hours.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/hours.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 hours " "Found entity 1: hours" {  } { { "../hdl/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../hdl/decode.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_day DONE_DAY days.v(14) " "Verilog HDL Declaration information at days.v(14): object \"done_day\" differs only in case from object \"DONE_DAY\" in the same scope" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/days.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/days.v" { { "Info" "ISGN_ENTITY_NAME" "1 days " "Found entity 1: days" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_sec_day BLINK_SEC_DAY control_unit.v(10) " "Verilog HDL Declaration information at control_unit.v(10): object \"blink_sec_day\" differs only in case from object \"BLINK_SEC_DAY\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_min_month BLINK_MIN_MONTH control_unit.v(11) " "Verilog HDL Declaration information at control_unit.v(11): object \"blink_min_month\" differs only in case from object \"BLINK_MIN_MONTH\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blink_hour_year BLINK_HOUR_YEAR control_unit.v(14) " "Verilog HDL Declaration information at control_unit.v(14): object \"blink_hour_year\" differs only in case from object \"BLINK_HOUR_YEAR\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY control_unit.v(4) " "Verilog HDL Declaration information at control_unit.v(4): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755363961596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755363961597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755363961784 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(280) " "Verilog HDL Always Construct warning at top.v(280): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961818 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(281) " "Verilog HDL Always Construct warning at top.v(281): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961818 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(282) " "Verilog HDL Always Construct warning at top.v(282): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961818 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(283) " "Verilog HDL Always Construct warning at top.v(283): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961818 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(284) " "Verilog HDL Always Construct warning at top.v(284): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961818 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(285) " "Verilog HDL Always Construct warning at top.v(285): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961819 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_month top.v(289) " "Verilog HDL Always Construct warning at top.v(289): variable \"led_unit_month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961819 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_month top.v(290) " "Verilog HDL Always Construct warning at top.v(290): variable \"led_tens_month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961819 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_day top.v(291) " "Verilog HDL Always Construct warning at top.v(291): variable \"led_unit_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961819 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_day top.v(292) " "Verilog HDL Always Construct warning at top.v(292): variable \"led_tens_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961819 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_year top.v(293) " "Verilog HDL Always Construct warning at top.v(293): variable \"led_unit_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961820 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_year top.v(294) " "Verilog HDL Always Construct warning at top.v(294): variable \"led_tens_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961820 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_thousand_year top.v(295) " "Verilog HDL Always Construct warning at top.v(295): variable \"led_thousand_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961820 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_hund_year top.v(296) " "Verilog HDL Always Construct warning at top.v(296): variable \"led_hund_year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961821 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(304) " "Verilog HDL Always Construct warning at top.v(304): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961821 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(305) " "Verilog HDL Always Construct warning at top.v(305): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961821 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(312) " "Verilog HDL Always Construct warning at top.v(312): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961821 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(313) " "Verilog HDL Always Construct warning at top.v(313): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961822 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(320) " "Verilog HDL Always Construct warning at top.v(320): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961822 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(321) " "Verilog HDL Always Construct warning at top.v(321): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961822 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_second top.v(326) " "Verilog HDL Always Construct warning at top.v(326): variable \"led_unit_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961822 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_second top.v(327) " "Verilog HDL Always Construct warning at top.v(327): variable \"led_tens_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961822 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_min top.v(328) " "Verilog HDL Always Construct warning at top.v(328): variable \"led_tens_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961823 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_min top.v(329) " "Verilog HDL Always Construct warning at top.v(329): variable \"led_unit_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961823 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_unit_hour top.v(330) " "Verilog HDL Always Construct warning at top.v(330): variable \"led_unit_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961823 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_tens_hour top.v(331) " "Verilog HDL Always Construct warning at top.v(331): variable \"led_tens_hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961823 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick tick:ticks " "Elaborating entity \"tick\" for hierarchy \"tick:ticks\"" {  } { { "../hdl/top.v" "ticks" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363961829 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tick_blink tick.v(30) " "Verilog HDL Always Construct warning at tick.v(30): variable \"tick_blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961930 "|top|tick:ticks"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tick_blink tick.v(32) " "Verilog HDL Always Construct warning at tick.v(32): variable \"tick_blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/tick.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363961931 "|top|tick:ticks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "../hdl/top.v" "control_unit" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363961940 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns control_unit.v(30) " "Verilog HDL Always Construct warning at control_unit.v(30): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755363961955 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_HOUR control_unit.v(30) " "Inferred latch for \"ns.SETUP_HOUR\" at control_unit.v(30)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961956 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_MIN control_unit.v(30) " "Inferred latch for \"ns.SETUP_MIN\" at control_unit.v(30)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961957 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP_SEC control_unit.v(30) " "Inferred latch for \"ns.SETUP_SEC\" at control_unit.v(30)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961957 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SETUP control_unit.v(30) " "Inferred latch for \"ns.SETUP\" at control_unit.v(30)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961957 "|top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.DISPLAY control_unit.v(30) " "Inferred latch for \"ns.DISPLAY\" at control_unit.v(30)" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363961957 "|top|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seconds seconds:seconds " "Elaborating entity \"seconds\" for hierarchy \"seconds:seconds\"" {  } { { "../hdl/top.v" "seconds" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363961995 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setup_second seconds.v(48) " "Verilog HDL Always Construct warning at seconds.v(48): variable \"setup_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363962037 "|top|seconds:seconds"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc_dec_second seconds.v(55) " "Verilog HDL Always Construct warning at seconds.v(55): variable \"inc_dec_second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363962037 "|top|seconds:seconds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done seconds.v(32) " "Verilog HDL Always Construct warning at seconds.v(32): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755363962037 "|top|seconds:seconds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done seconds.v(48) " "Inferred latch for \"done\" at seconds.v(48)" {  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363962038 "|top|seconds:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minutes minutes:mintues " "Elaborating entity \"minutes\" for hierarchy \"minutes:mintues\"" {  } { { "../hdl/top.v" "mintues" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hours hours:hours " "Elaborating entity \"hours\" for hierarchy \"hours:hours\"" {  } { { "../hdl/top.v" "hours" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "days days:days " "Elaborating entity \"days\" for hierarchy \"days:days\"" {  } { { "../hdl/top.v" "days" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962108 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nhuan days.v(46) " "Verilog HDL Always Construct warning at days.v(46): variable \"nhuan\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1755363962150 "|top|days:days"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 days.v(64) " "Verilog HDL assignment warning at days.v(64): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755363962150 "|top|days:days"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "months months:months " "Elaborating entity \"months\" for hierarchy \"months:months\"" {  } { { "../hdl/top.v" "months" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "years years:years " "Elaborating entity \"years\" for hierarchy \"years:years\"" {  } { { "../hdl/top.v" "years" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_encode bcd_encode:bcd_encode_sec " "Elaborating entity \"bcd_encode\" for hierarchy \"bcd_encode:bcd_encode_sec\"" {  } { { "../hdl/top.v" "bcd_encode_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_bcd encode_bcd:bcd_encode_year " "Elaborating entity \"encode_bcd\" for hierarchy \"encode_bcd:bcd_encode_year\"" {  } { { "../hdl/top.v" "bcd_encode_year" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:led7seg_unit_sec " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:led7seg_unit_sec\"" {  } { { "../hdl/top.v" "led7seg_unit_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363962355 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755363962477 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755363962477 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755363962477 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755363962477 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second\[6\] " "Net \"second\[6\]\" is missing source, defaulting to GND" {  } { { "../hdl/top.v" "second\[6\]" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755363962478 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1755363962478 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755363964697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_MIN_160 " "Latch control_unit:control_unit\|ns.SETUP_MIN_160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_minute_month " "Ports D and ENA on the latch are fed by the same signal setup_minute_month" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964747 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_HOUR_147 " "Latch control_unit:control_unit\|ns.SETUP_HOUR_147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_second_day " "Ports D and ENA on the latch are fed by the same signal setup_second_day" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964748 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_SEC_173 " "Latch control_unit:control_unit\|ns.SETUP_SEC_173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA setup_second_day " "Ports D and ENA on the latch are fed by the same signal setup_second_day" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964748 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seconds:seconds\|done " "Latch seconds:seconds\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display " "Ports D and ENA on the latch are fed by the same signal display" {  } { { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964748 ""}  } { { "../hdl/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/seconds.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.SETUP_186 " "Latch control_unit:control_unit\|ns.SETUP_186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|cs.SETUP " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|cs.SETUP" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964748 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|ns.DISPLAY_199 " "Latch control_unit:control_unit\|ns.DISPLAY_199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|cs.SETUP " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|cs.SETUP" {  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755363964748 ""}  } { { "../hdl/control_unit.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/control_unit.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755363964748 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/months.v" 21 -1 0 } } { "../hdl/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/days.v" 23 -1 0 } } { "../hdl/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/years.v" 21 -1 0 } } { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 40 -1 0 } } { "../hdl/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755363964754 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755363964754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755363969808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755363972127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg " "Generated suppressed messages file D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363972366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755363972713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755363972713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755363972909 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755363972909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755363972909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755363972909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755363972959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 00:06:12 2025 " "Processing ended: Sun Aug 17 00:06:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755363972959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755363972959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755363972959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755363972959 ""}
