{"url": "https://www.ics.uci.edu/~eppstein/gina/vlsi.html", "content": "<HTML><HEAD>\n<TITLE>Geometry in Action: VLSI</TITLE>\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"RSS\"\nhref=\"http://www.ics.uci.edu/~eppstein/gina/gina.rss\" />\n</HEAD><BODY BGCOLOR=\"#FFFFFF\" TEXT=\"#000000\">\n<!--#config timefmt=\"%d %h %Y, %T %Z\" -->\n<DIV ALIGN=CENTER>\n<H1>\n<IMG src=\"gina.gif\" ALT=\"Geometry in Action\">\n</H1>\n</DIV>\n<HR><P>\n<H2>VLSI Design</H2>\n\nVLSI circuit design involves many levels of abstraction; the most\ngeometric of these is the physical design level, in which circuits are\nrepresented as (typically) collections of rectangles representing layers\nof various materials on a chip.  Most of the layout, routing, and verification\nproblems at this level involve some amount of computational geometry.\nAt another level of abstraction, simulation of the electronic and\nphysical properties of a chip involves interesting questions of <A\nHREF=\"meshgen.html\">mesh generation</A>, in which there may be some\nadvantage to be taken from the fact that the geometry is rectilinear and\nplanar or nearly planar.\n<P><UL>\n<LI><A HREF=\"http://kona.ee.pitt.edu/CAD_Sites/AcademicCAD.html.gz\">Academic\nCAD sites on the web</A> (primarily VLSI rather than other kinds of CAD).\n<P>\n<LI><A HREF=\"http://www.cs.brown.edu/people/rt/sdcr/hershberger/jeh-node2.html\">Applications of computational geometry</A>.\nJohn Hershberger describes some geometric problems arising in his work\nat Mentor graphics including interpolation of thermal data, minimum spanning trees, and breakout\nrouting in PC board design.\n<P>\n<LI><A HREF=\"http://www.cse.ucsc.edu/~dmdahle/sctest.html\">Carafe -- An\nInductive Fault Analysis Tool for CMOS VLSI Circuits</A>.  This VLSI\nlayout checker finds circuit breaks using a <A\nHREF=\"ftp://ftp.cse.ucsc.edu/pub/tr/ucsc-crl-94-21.ps.Z\">plane sweep\nalgorithm</A>.\n<P>\n<LI><A HREF=\"rajan.html\">Computational Geometry Problems in\nIntegrated Circuit Design and Layout</A>.\nNotes by D. Eppstein from a lecture by V. T. Rajan.\n<P>\n<LI><A HREF=\"http://www-tcad.stanford.edu/tcad/pubs/sahul/nupad.ps.Z\">Grid Evolution for Oxidation Simulation</A>.  Sahul, McKenna, and Dutton (in this paper from the NUPAD V Conf.) use adaptive quadtree meshes to simulate semiconductor oxidation.\n<P>\n<LI><A HREF=\"http://math.berkeley.edu/~sethian/level_set.html\">Level set\nmethods</A> for following the evolution of interfaces, J. Sethian,\nBerkeley.  The basic idea is to solve various \"advancing front\" type problems\nsuch as finding shortest paths around obstacles, by evolving a surface\nin one higher dimension that describes the dynamics of the front.\nIncludes movies and Java applets describing applications to\nVLSI design, medical image processing, noise removal from images, and\nrobot motion planning.\n<P>\n<LI><A HREF=\"http://rainbow.uchicago.edu/~grier/top9a/top9a.html\">Topological\nDisorder and Conductance Fluctuations in Thin Films</A>. K. Abkemeier\nand D. Grier use Delaunay triangulations of randomly perturbed lattice points\nto form resistor networks that model the electrical behavior of\namorphous and polycrystalline silicon.\n<P>\n</UL><HR><P>\nPart of\n<A HREF=\"http://www.ics.uci.edu/~eppstein/geom.html\">Geometry in Action</A>,\na collection of applications of computational geometry.<BR>\n<A HREF=\"http://www.ics.uci.edu/~eppstein/\">David Eppstein</A>,\n<A HREF=\"http://www.ics.uci.edu/~theory/\">Theory Group</A>,\n<A HREF=\"http://www.ics.uci.edu/\">ICS</A>,\n<A HREF=\"http://www.uci.edu/\">UC Irvine</A>.<P>\n<SMALL>Semi-automatically\n<A HREF=\"http://www.ics.uci.edu/~eppstein/pubs/filter.html\">filtered</A>\nfrom a common source file.</SMALL>\n</BODY></HTML>\n", "encoding": "ascii"}