Here is a concise, synthesizable Verilog implementation that satisfies all of the requirements:

```verilog
//-----------------------------------------------------------------------------
//  TopModule
//  • 8 independent D‑flip‑flops
//  • Active‑high asynchronous reset (output set to 0)
//  • All FFs triggered on the positive edge of *clk*
//-----------------------------------------------------------------------------
module TopModule (
    input  wire        clk,     // Clock input (positive edge)
    input  wire [7:0]  d,       // 8‑bit data input
    input  wire        areset,  // Active‑high asynchronous reset
    output reg  [7:0]  q        // 8‑bit data output
);

    // Asynchronous reset + synchronous data capture
    always @(posedge clk or posedge areset) begin
        if (areset)                // Asynchronous reset
            q <= 8'b0;             // Reset output to 0
        else
            q <= d;                // Capture input on clock edge
    end

endmodule
```

**Explanation**

* `always @(posedge clk or posedge areset)` – The block is sensitive to a positive edge of `clk` **or** a positive edge of `areset`.  
* `if (areset)` – When the asynchronous reset is asserted, the output `q` is immediately driven to `8'b0`.  
* `else q <= d;` – On each positive clock edge (when `areset` is low), the 8‑bit data `d` is captured into `q`.  
* The `reg` type on `q` is required because it is driven inside an `always` block.

This code is fully synthesizable for any standard FPGA/ASIC target and follows the requested behavior.