# universal-datatrap
This repository contains SystemVerilog descriptions, all designed by me, covering modules from basic to complex.
