/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _SHIRE_ESR_H_
#define _SHIRE_ESR_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: M_shire_bank::sc_err_log_info::ECC_counter_sat::ram::LOGICAL_RAM */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LOGICAL_RAM_TAG_STATE_RAM 0x0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LOGICAL_RAM_TAG_RAM 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LOGICAL_RAM_DATA_RAM 0x2u

/* Enumeration: M_shire_bank::sc_err_log_info::ECC_decode_slave::opcode::OPCODE */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_READ 0x0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_WRITE 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_WRITEAROUND 0x2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_MSGSENDDATA 0x4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_ATOMIC 0x5u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_SCPREAD 0x6u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_SCPWRITE 0x7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_IDX 0x9u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_SYNC 0xau
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPLOCK 0x10u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPUNLOCK 0x11u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPUNLOCKINV 0x12u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPFLUSH 0x13u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPEVICT 0x14u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPFLUSHWDATA 0x15u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPEVICTWDATA 0x16u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPPREFETCH 0x17u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_COPSCPFILL 0x18u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_ATOMIC2 0x1au
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_OPCODE_SC_REQQ_WRITEAROUND2 0x1bu

/* Enumeration: M_shire_bank::sc_err_log_info::ECC_decode_slave::src::SRC  */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SRC_L2 0x0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SRC_L3 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SRC_IDX_COP 0x2u

/* Enumeration: M_shire_bank::sc_err_log_info::ECC_decode_slave::type::ERR_TYPE */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_ERR_NONE 0x0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_L3SHIREDECERR 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_SCPSHIREDECERR 0x2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_SCPREGIONDECERR 0x3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_L2OPTONONENREGION 0x4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_L3OPTONONENREGION 0x5u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_SCPOPTONONENREGION 0x6u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_SCPSETOUTOFRANGE 0x7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_PIPE_ERR_LOCKERR 0x8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_MESHRESPERR 0x10u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_REMOTESCPNOTENABLED 0x11u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_L2BYPASSL2ATOMIC 0x12u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_L3BYPASSL3ATOMIC 0x13u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_UNSUPPORTEDOP 0x14u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_ERR_TYPE_SC_REQQ_ERR_ILLEGALPORT 0x15u

/* Enumeration: M_shire_bank::sc_err_log_info::ECC_single_double::ram::LOGICAL_RAM */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LOGICAL_RAM_TAG_STATE_RAM 0x0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LOGICAL_RAM_TAG_RAM 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LOGICAL_RAM_DATA_RAM 0x2u

/* Enumeration: M_shire_bank::sc_idx_cop_sm_ctl::idx_cop_sm_state::STATE   */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_RESET 0x1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_ALL_INV 0x2u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_IDLE 0x4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_ACTIVE 0x8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_CB_INV 0x10u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_DBG 0x20u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_STATE_SYNC 0x40u

/* Enumeration: M_shire_bank::sc_idx_cop_sm_ctl::logical_ram::LOGICAL_RAM  */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LOGICAL_RAM_TAG_STATE_RAM 0x0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LOGICAL_RAM_TAG_RAM 0x1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LOGICAL_RAM_DATA_RAM 0x2u

/* Enumeration: M_shire_bank::sc_idx_cop_sm_ctl::opcode::OPCODE            */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_ALL_INV 0x0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L2_INV 0x1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L2_FLUSH 0x2u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L2_EVICT 0x3u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L3_INV 0x4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L3_FLUSH 0x5u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_L3_EVICT 0x6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_DBG_READ 0x7u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_DBG_WRITE 0x8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_SCP_ZERO 0x9u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_OPCODE_SC_IDX_COP_CB_INV 0xau

/* Enumeration: M_shire_bank::sc_idx_cop_sm_data0::Tag_State::space::SPACE */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SPACE_L2 0x0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SPACE_L3 0x1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SPACE_SCP 0x2u

/* Enumeration: M_shire_neigh::mprot::dram_size::DRAM_SIZES                */
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_DRAM_SIZES_DRAM_8G 0x0u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_DRAM_SIZES_DRAM_16G 0x1u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_DRAM_SIZES_DRAM_24G 0x2u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_DRAM_SIZES_DRAM_32G 0x3u

/* Enumeration: M_shire_neigh::mprot::io_access_mode::IO_ACCESS_MODE       */
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_IO_ACCESS_MODE_U_MODE 0x0u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_IO_ACCESS_MODE_S_MODE 0x1u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_IO_ACCESS_MODE_DISALLOW_MODE 0x2u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_IO_ACCESS_MODE_M_MODE 0x3u

/* Enumeration: M_shire_neigh::vmspagesize::vmspagesize::VMS_PG_SIZES      */
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_VMS_PG_SIZES_VMS_PG_4K 0x0u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_VMS_PG_SIZES_VMS_PG_RESERVED 0x1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_VMS_PG_SIZES_VMS_PG_2M 0x2u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_VMS_PG_SIZES_VMS_PG_1G 0x3u

/* Enumeration: U_shire_bank::sc_idx_cop_sm_ctl_user::idx_cop_sm_state::STATE */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_RESET 0x1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_ALL_INV 0x2u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_IDLE 0x4u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_ACTIVE 0x8u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_CB_INV 0x10u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_DBG 0x20u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_STATE_SYNC 0x40u

/* Enumeration: U_shire_bank::sc_idx_cop_sm_ctl_user::logical_ram::LOGICAL_RAM */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LOGICAL_RAM_TAG_STATE_RAM 0x0u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LOGICAL_RAM_TAG_RAM 0x1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LOGICAL_RAM_DATA_RAM 0x2u

/* Enumeration: U_shire_bank::sc_idx_cop_sm_ctl_user::opcode::OPCODE       */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_ALL_INV 0x0u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L2_INV 0x1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L2_FLUSH 0x2u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L2_EVICT 0x3u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L3_INV 0x4u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L3_FLUSH 0x5u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_L3_EVICT 0x6u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_DBG_READ 0x7u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_DBG_WRITE 0x8u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_SCP_ZERO 0x9u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_OPCODE_SC_IDX_COP_CB_INV 0xau


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: shire_esr                                 */
/* Addressmap: shire_esr.U_Minshire                                        */
#define SHIRE_ESR_U_MINSHIRE_ADDRESS 0x0ul
#define SHIRE_ESR_U_MINSHIRE_BYTE_ADDRESS 0x0ul
#define SHIRE_ESR_U_MINSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_U_MINSHIRE_ARRAY_COUNT 0x22ull
#define SHIRE_ESR_U_MINSHIRE_ARRAY_INDEX_MAX 0x21ull
#define SHIRE_ESR_U_MINSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Group: shire_esr.U_Minshire.neigh                                       */
#define SHIRE_ESR_U_MINSHIRE_NEIGH_ADDRESS 0x100000ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_BYTE_ADDRESS 0x100000ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_U_MINSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_U_MINSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_U_MINSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.U_Minshire.neigh.ipi_redirect_pc                    */
#define SHIRE_ESR_U_MINSHIRE_NEIGH_IPI_REDIRECT_PC_ADDRESS 0x100040ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_IPI_REDIRECT_PC_BYTE_ADDRESS 0x100040ul
/* Register: shire_esr.U_Minshire.neigh.texture_control                    */
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_CONTROL_ADDRESS 0x108000ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_CONTROL_BYTE_ADDRESS 0x108000ul
/* Register: shire_esr.U_Minshire.neigh.texture_status                     */
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_STATUS_ADDRESS 0x108008ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_STATUS_BYTE_ADDRESS 0x108008ul
/* Register: shire_esr.U_Minshire.neigh.texture_image_table_ptr            */
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_ADDRESS 0x108010ul
#define SHIRE_ESR_U_MINSHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_BYTE_ADDRESS 0x108010ul
/* Group: shire_esr.U_Minshire.neighB                                      */
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_ADDRESS 0x1f0000ul
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_BYTE_ADDRESS 0x1f0000ul
/* Register: shire_esr.U_Minshire.neighB.ipi_redirect_pc                   */
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_IPI_REDIRECT_PC_ADDRESS 0x1f0040ul
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_IPI_REDIRECT_PC_BYTE_ADDRESS 0x1f0040ul
/* Register: shire_esr.U_Minshire.neighB.texture_control                   */
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_CONTROL_ADDRESS 0x1f8000ul
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_CONTROL_BYTE_ADDRESS 0x1f8000ul
/* Register: shire_esr.U_Minshire.neighB.texture_status                    */
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_STATUS_ADDRESS 0x1f8008ul
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_STATUS_BYTE_ADDRESS 0x1f8008ul
/* Register: shire_esr.U_Minshire.neighB.texture_image_table_ptr           */
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_IMAGE_TABLE_PTR_ADDRESS 0x1f8010ul
#define SHIRE_ESR_U_MINSHIRE_NEIGHB_TEXTURE_IMAGE_TABLE_PTR_BYTE_ADDRESS 0x1f8010ul
/* Group: shire_esr.U_Minshire.bank                                        */
#define SHIRE_ESR_U_MINSHIRE_BANK_ADDRESS 0x300000ul
#define SHIRE_ESR_U_MINSHIRE_BANK_BYTE_ADDRESS 0x300000ul
#define SHIRE_ESR_U_MINSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_U_MINSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_U_MINSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_U_MINSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.U_Minshire.bank.sc_idx_cop_sm_ctl_user              */
#define SHIRE_ESR_U_MINSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x300100ul
#define SHIRE_ESR_U_MINSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x300100ul
/* Group: shire_esr.U_Minshire.bankB                                       */
#define SHIRE_ESR_U_MINSHIRE_BANKB_ADDRESS 0x31e000ul
#define SHIRE_ESR_U_MINSHIRE_BANKB_BYTE_ADDRESS 0x31e000ul
/* Register: shire_esr.U_Minshire.bankB.sc_idx_cop_sm_ctl_user             */
#define SHIRE_ESR_U_MINSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x31e100ul
#define SHIRE_ESR_U_MINSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x31e100ul
/* Group: shire_esr.U_Minshire.other                                       */
#define SHIRE_ESR_U_MINSHIRE_OTHER_ADDRESS 0x340000ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_BYTE_ADDRESS 0x340000ul
/* Register: shire_esr.U_Minshire.other.ipi_redirect_mask                  */
#define SHIRE_ESR_U_MINSHIRE_OTHER_IPI_REDIRECT_MASK_ADDRESS 0x340080ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_IPI_REDIRECT_MASK_BYTE_ADDRESS 0x340080ul
/* Register: shire_esr.U_Minshire.other.fcc_credinc_0                      */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_0_ADDRESS 0x3400c0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_0_BYTE_ADDRESS 0x3400c0ul
/* Register: shire_esr.U_Minshire.other.fcc_credinc_1                      */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_1_ADDRESS 0x3400c8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_1_BYTE_ADDRESS 0x3400c8ul
/* Register: shire_esr.U_Minshire.other.fcc_credinc_2                      */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_2_ADDRESS 0x3400d0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_2_BYTE_ADDRESS 0x3400d0ul
/* Register: shire_esr.U_Minshire.other.fcc_credinc_3                      */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_3_ADDRESS 0x3400d8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FCC_CREDINC_3_BYTE_ADDRESS 0x3400d8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier0                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER0_ADDRESS 0x340100ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER0_BYTE_ADDRESS 0x340100ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier1                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER1_ADDRESS 0x340108ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER1_BYTE_ADDRESS 0x340108ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier2                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER2_ADDRESS 0x340110ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER2_BYTE_ADDRESS 0x340110ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier3                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER3_ADDRESS 0x340118ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER3_BYTE_ADDRESS 0x340118ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier4                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER4_ADDRESS 0x340120ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER4_BYTE_ADDRESS 0x340120ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier5                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER5_ADDRESS 0x340128ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER5_BYTE_ADDRESS 0x340128ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier6                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER6_ADDRESS 0x340130ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER6_BYTE_ADDRESS 0x340130ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier7                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER7_ADDRESS 0x340138ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER7_BYTE_ADDRESS 0x340138ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier8                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER8_ADDRESS 0x340140ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER8_BYTE_ADDRESS 0x340140ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier9                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER9_ADDRESS 0x340148ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER9_BYTE_ADDRESS 0x340148ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier10               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER10_ADDRESS 0x340150ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER10_BYTE_ADDRESS 0x340150ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier11               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER11_ADDRESS 0x340158ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER11_BYTE_ADDRESS 0x340158ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier12               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER12_ADDRESS 0x340160ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER12_BYTE_ADDRESS 0x340160ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier13               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER13_ADDRESS 0x340168ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER13_BYTE_ADDRESS 0x340168ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier14               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER14_ADDRESS 0x340170ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER14_BYTE_ADDRESS 0x340170ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier15               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER15_ADDRESS 0x340178ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER15_BYTE_ADDRESS 0x340178ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier16               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER16_ADDRESS 0x340180ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER16_BYTE_ADDRESS 0x340180ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier17               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER17_ADDRESS 0x340188ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER17_BYTE_ADDRESS 0x340188ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier18               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER18_ADDRESS 0x340190ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER18_BYTE_ADDRESS 0x340190ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier19               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER19_ADDRESS 0x340198ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER19_BYTE_ADDRESS 0x340198ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier20               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER20_ADDRESS 0x3401a0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER20_BYTE_ADDRESS 0x3401a0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier21               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER21_ADDRESS 0x3401a8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER21_BYTE_ADDRESS 0x3401a8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier22               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER22_ADDRESS 0x3401b0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER22_BYTE_ADDRESS 0x3401b0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier23               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER23_ADDRESS 0x3401b8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER23_BYTE_ADDRESS 0x3401b8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier24               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER24_ADDRESS 0x3401c0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER24_BYTE_ADDRESS 0x3401c0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier25               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER25_ADDRESS 0x3401c8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER25_BYTE_ADDRESS 0x3401c8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier26               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER26_ADDRESS 0x3401d0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER26_BYTE_ADDRESS 0x3401d0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier27               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER27_ADDRESS 0x3401d8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER27_BYTE_ADDRESS 0x3401d8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier28               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER28_ADDRESS 0x3401e0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER28_BYTE_ADDRESS 0x3401e0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier29               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER29_ADDRESS 0x3401e8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER29_BYTE_ADDRESS 0x3401e8ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier30               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER30_ADDRESS 0x3401f0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER30_BYTE_ADDRESS 0x3401f0ul
/* Register: shire_esr.U_Minshire.other.fast_local_barrier31               */
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER31_ADDRESS 0x3401f8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_FAST_LOCAL_BARRIER31_BYTE_ADDRESS 0x3401f8ul
/* Register: shire_esr.U_Minshire.other.icache_uprefetch                   */
#define SHIRE_ESR_U_MINSHIRE_OTHER_ICACHE_UPREFETCH_ADDRESS 0x3402f8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_ICACHE_UPREFETCH_BYTE_ADDRESS 0x3402f8ul
/* Register: shire_esr.U_Minshire.other.UC_Broadcast_Data_U                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_UC_BROADCAST_DATA_U_ADDRESS 0x35fff0ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_UC_BROADCAST_DATA_U_BYTE_ADDRESS 0x35fff0ul
/* Register: shire_esr.U_Minshire.other.UC_Broadcast_Ctrl_U                */
#define SHIRE_ESR_U_MINSHIRE_OTHER_UC_BROADCAST_CTRL_U_ADDRESS 0x35fff8ul
#define SHIRE_ESR_U_MINSHIRE_OTHER_UC_BROADCAST_CTRL_U_BYTE_ADDRESS 0x35fff8ul
/* Addressmap: shire_esr.U_Minshire.reserve_region                         */
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_ADDRESS 0x3e0000ul
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_BYTE_ADDRESS 0x3e0000ul
/* Group: shire_esr.U_Minshire.reserve_region.shire_res_t                  */
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_SHIRE_RES_T_ADDRESS 0x3e0000ul
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_SHIRE_RES_T_BYTE_ADDRESS 0x3e0000ul
/* Register: shire_esr.U_Minshire.reserve_region.shire_res_t.placeholder   */
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x3e0000ul
#define SHIRE_ESR_U_MINSHIRE_RESERVE_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x3e0000ul
/* Addressmap: shire_esr.U_Ioshire                                         */
#define SHIRE_ESR_U_IOSHIRE_ADDRESS 0x3f800000ul
#define SHIRE_ESR_U_IOSHIRE_BYTE_ADDRESS 0x3f800000ul
/* Group: shire_esr.U_Ioshire.bank                                         */
#define SHIRE_ESR_U_IOSHIRE_BANK_ADDRESS 0x3fb00000ul
#define SHIRE_ESR_U_IOSHIRE_BANK_BYTE_ADDRESS 0x3fb00000ul
#define SHIRE_ESR_U_IOSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_U_IOSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_U_IOSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_U_IOSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.U_Ioshire.bank.sc_idx_cop_sm_ctl_user               */
#define SHIRE_ESR_U_IOSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x3fb00100ul
#define SHIRE_ESR_U_IOSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x3fb00100ul
/* Group: shire_esr.U_Ioshire.bankB                                        */
#define SHIRE_ESR_U_IOSHIRE_BANKB_ADDRESS 0x3fb1e000ul
#define SHIRE_ESR_U_IOSHIRE_BANKB_BYTE_ADDRESS 0x3fb1e000ul
/* Register: shire_esr.U_Ioshire.bankB.sc_idx_cop_sm_ctl_user              */
#define SHIRE_ESR_U_IOSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x3fb1e100ul
#define SHIRE_ESR_U_IOSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x3fb1e100ul
/* Group: shire_esr.U_Ioshire.other                                        */
#define SHIRE_ESR_U_IOSHIRE_OTHER_ADDRESS 0x3fb40000ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_BYTE_ADDRESS 0x3fb40000ul
/* Register: shire_esr.U_Ioshire.other.ipi_redirect_mask                   */
#define SHIRE_ESR_U_IOSHIRE_OTHER_IPI_REDIRECT_MASK_ADDRESS 0x3fb40080ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_IPI_REDIRECT_MASK_BYTE_ADDRESS 0x3fb40080ul
/* Register: shire_esr.U_Ioshire.other.fcc_credinc_0                       */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_0_ADDRESS 0x3fb400c0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_0_BYTE_ADDRESS 0x3fb400c0ul
/* Register: shire_esr.U_Ioshire.other.fcc_credinc_1                       */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_1_ADDRESS 0x3fb400c8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_1_BYTE_ADDRESS 0x3fb400c8ul
/* Register: shire_esr.U_Ioshire.other.fcc_credinc_2                       */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_2_ADDRESS 0x3fb400d0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_2_BYTE_ADDRESS 0x3fb400d0ul
/* Register: shire_esr.U_Ioshire.other.fcc_credinc_3                       */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_3_ADDRESS 0x3fb400d8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FCC_CREDINC_3_BYTE_ADDRESS 0x3fb400d8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier0                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER0_ADDRESS 0x3fb40100ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER0_BYTE_ADDRESS 0x3fb40100ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier1                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER1_ADDRESS 0x3fb40108ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER1_BYTE_ADDRESS 0x3fb40108ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier2                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER2_ADDRESS 0x3fb40110ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER2_BYTE_ADDRESS 0x3fb40110ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier3                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER3_ADDRESS 0x3fb40118ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER3_BYTE_ADDRESS 0x3fb40118ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier4                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER4_ADDRESS 0x3fb40120ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER4_BYTE_ADDRESS 0x3fb40120ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier5                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER5_ADDRESS 0x3fb40128ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER5_BYTE_ADDRESS 0x3fb40128ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier6                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER6_ADDRESS 0x3fb40130ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER6_BYTE_ADDRESS 0x3fb40130ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier7                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER7_ADDRESS 0x3fb40138ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER7_BYTE_ADDRESS 0x3fb40138ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier8                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER8_ADDRESS 0x3fb40140ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER8_BYTE_ADDRESS 0x3fb40140ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier9                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER9_ADDRESS 0x3fb40148ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER9_BYTE_ADDRESS 0x3fb40148ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier10                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER10_ADDRESS 0x3fb40150ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER10_BYTE_ADDRESS 0x3fb40150ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier11                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER11_ADDRESS 0x3fb40158ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER11_BYTE_ADDRESS 0x3fb40158ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier12                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER12_ADDRESS 0x3fb40160ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER12_BYTE_ADDRESS 0x3fb40160ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier13                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER13_ADDRESS 0x3fb40168ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER13_BYTE_ADDRESS 0x3fb40168ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier14                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER14_ADDRESS 0x3fb40170ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER14_BYTE_ADDRESS 0x3fb40170ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier15                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER15_ADDRESS 0x3fb40178ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER15_BYTE_ADDRESS 0x3fb40178ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier16                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER16_ADDRESS 0x3fb40180ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER16_BYTE_ADDRESS 0x3fb40180ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier17                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER17_ADDRESS 0x3fb40188ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER17_BYTE_ADDRESS 0x3fb40188ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier18                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER18_ADDRESS 0x3fb40190ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER18_BYTE_ADDRESS 0x3fb40190ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier19                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER19_ADDRESS 0x3fb40198ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER19_BYTE_ADDRESS 0x3fb40198ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier20                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER20_ADDRESS 0x3fb401a0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER20_BYTE_ADDRESS 0x3fb401a0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier21                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER21_ADDRESS 0x3fb401a8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER21_BYTE_ADDRESS 0x3fb401a8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier22                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER22_ADDRESS 0x3fb401b0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER22_BYTE_ADDRESS 0x3fb401b0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier23                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER23_ADDRESS 0x3fb401b8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER23_BYTE_ADDRESS 0x3fb401b8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier24                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER24_ADDRESS 0x3fb401c0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER24_BYTE_ADDRESS 0x3fb401c0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier25                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER25_ADDRESS 0x3fb401c8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER25_BYTE_ADDRESS 0x3fb401c8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier26                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER26_ADDRESS 0x3fb401d0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER26_BYTE_ADDRESS 0x3fb401d0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier27                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER27_ADDRESS 0x3fb401d8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER27_BYTE_ADDRESS 0x3fb401d8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier28                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER28_ADDRESS 0x3fb401e0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER28_BYTE_ADDRESS 0x3fb401e0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier29                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER29_ADDRESS 0x3fb401e8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER29_BYTE_ADDRESS 0x3fb401e8ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier30                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER30_ADDRESS 0x3fb401f0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER30_BYTE_ADDRESS 0x3fb401f0ul
/* Register: shire_esr.U_Ioshire.other.fast_local_barrier31                */
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER31_ADDRESS 0x3fb401f8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_FAST_LOCAL_BARRIER31_BYTE_ADDRESS 0x3fb401f8ul
/* Register: shire_esr.U_Ioshire.other.icache_uprefetch                    */
#define SHIRE_ESR_U_IOSHIRE_OTHER_ICACHE_UPREFETCH_ADDRESS 0x3fb402f8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_ICACHE_UPREFETCH_BYTE_ADDRESS 0x3fb402f8ul
/* Register: shire_esr.U_Ioshire.other.UC_Broadcast_Data_U                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_UC_BROADCAST_DATA_U_ADDRESS 0x3fb5fff0ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_UC_BROADCAST_DATA_U_BYTE_ADDRESS 0x3fb5fff0ul
/* Register: shire_esr.U_Ioshire.other.UC_Broadcast_Ctrl_U                 */
#define SHIRE_ESR_U_IOSHIRE_OTHER_UC_BROADCAST_CTRL_U_ADDRESS 0x3fb5fff8ul
#define SHIRE_ESR_U_IOSHIRE_OTHER_UC_BROADCAST_CTRL_U_BYTE_ADDRESS 0x3fb5fff8ul
/* Addressmap: shire_esr.U_Locshire                                        */
#define SHIRE_ESR_U_LOCSHIRE_ADDRESS 0x3fc00000ul
#define SHIRE_ESR_U_LOCSHIRE_BYTE_ADDRESS 0x3fc00000ul
/* Group: shire_esr.U_Locshire.neigh                                       */
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_ADDRESS 0x3fd00000ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_BYTE_ADDRESS 0x3fd00000ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.U_Locshire.neigh.ipi_redirect_pc                    */
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_IPI_REDIRECT_PC_ADDRESS 0x3fd00040ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_IPI_REDIRECT_PC_BYTE_ADDRESS 0x3fd00040ul
/* Register: shire_esr.U_Locshire.neigh.texture_control                    */
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_CONTROL_ADDRESS 0x3fd08000ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_CONTROL_BYTE_ADDRESS 0x3fd08000ul
/* Register: shire_esr.U_Locshire.neigh.texture_status                     */
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_STATUS_ADDRESS 0x3fd08008ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_STATUS_BYTE_ADDRESS 0x3fd08008ul
/* Register: shire_esr.U_Locshire.neigh.texture_image_table_ptr            */
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_ADDRESS 0x3fd08010ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_BYTE_ADDRESS 0x3fd08010ul
/* Group: shire_esr.U_Locshire.neighB                                      */
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_ADDRESS 0x3fdf0000ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_BYTE_ADDRESS 0x3fdf0000ul
/* Register: shire_esr.U_Locshire.neighB.ipi_redirect_pc                   */
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_IPI_REDIRECT_PC_ADDRESS 0x3fdf0040ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_IPI_REDIRECT_PC_BYTE_ADDRESS 0x3fdf0040ul
/* Register: shire_esr.U_Locshire.neighB.texture_control                   */
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_CONTROL_ADDRESS 0x3fdf8000ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_CONTROL_BYTE_ADDRESS 0x3fdf8000ul
/* Register: shire_esr.U_Locshire.neighB.texture_status                    */
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_STATUS_ADDRESS 0x3fdf8008ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_STATUS_BYTE_ADDRESS 0x3fdf8008ul
/* Register: shire_esr.U_Locshire.neighB.texture_image_table_ptr           */
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_IMAGE_TABLE_PTR_ADDRESS 0x3fdf8010ul
#define SHIRE_ESR_U_LOCSHIRE_NEIGHB_TEXTURE_IMAGE_TABLE_PTR_BYTE_ADDRESS 0x3fdf8010ul
/* Group: shire_esr.U_Locshire.bank                                        */
#define SHIRE_ESR_U_LOCSHIRE_BANK_ADDRESS 0x3ff00000ul
#define SHIRE_ESR_U_LOCSHIRE_BANK_BYTE_ADDRESS 0x3ff00000ul
#define SHIRE_ESR_U_LOCSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_U_LOCSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_U_LOCSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_U_LOCSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.U_Locshire.bank.sc_idx_cop_sm_ctl_user              */
#define SHIRE_ESR_U_LOCSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x3ff00100ul
#define SHIRE_ESR_U_LOCSHIRE_BANK_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x3ff00100ul
/* Group: shire_esr.U_Locshire.bankB                                       */
#define SHIRE_ESR_U_LOCSHIRE_BANKB_ADDRESS 0x3ff1e000ul
#define SHIRE_ESR_U_LOCSHIRE_BANKB_BYTE_ADDRESS 0x3ff1e000ul
/* Register: shire_esr.U_Locshire.bankB.sc_idx_cop_sm_ctl_user             */
#define SHIRE_ESR_U_LOCSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x3ff1e100ul
#define SHIRE_ESR_U_LOCSHIRE_BANKB_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x3ff1e100ul
/* Group: shire_esr.U_Locshire.other                                       */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_ADDRESS 0x3ff40000ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_BYTE_ADDRESS 0x3ff40000ul
/* Register: shire_esr.U_Locshire.other.ipi_redirect_mask                  */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_IPI_REDIRECT_MASK_ADDRESS 0x3ff40080ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_IPI_REDIRECT_MASK_BYTE_ADDRESS 0x3ff40080ul
/* Register: shire_esr.U_Locshire.other.fcc_credinc_0                      */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_0_ADDRESS 0x3ff400c0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_0_BYTE_ADDRESS 0x3ff400c0ul
/* Register: shire_esr.U_Locshire.other.fcc_credinc_1                      */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_1_ADDRESS 0x3ff400c8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_1_BYTE_ADDRESS 0x3ff400c8ul
/* Register: shire_esr.U_Locshire.other.fcc_credinc_2                      */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_2_ADDRESS 0x3ff400d0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_2_BYTE_ADDRESS 0x3ff400d0ul
/* Register: shire_esr.U_Locshire.other.fcc_credinc_3                      */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_3_ADDRESS 0x3ff400d8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FCC_CREDINC_3_BYTE_ADDRESS 0x3ff400d8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier0                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER0_ADDRESS 0x3ff40100ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER0_BYTE_ADDRESS 0x3ff40100ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier1                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER1_ADDRESS 0x3ff40108ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER1_BYTE_ADDRESS 0x3ff40108ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier2                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER2_ADDRESS 0x3ff40110ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER2_BYTE_ADDRESS 0x3ff40110ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier3                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER3_ADDRESS 0x3ff40118ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER3_BYTE_ADDRESS 0x3ff40118ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier4                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER4_ADDRESS 0x3ff40120ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER4_BYTE_ADDRESS 0x3ff40120ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier5                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER5_ADDRESS 0x3ff40128ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER5_BYTE_ADDRESS 0x3ff40128ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier6                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER6_ADDRESS 0x3ff40130ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER6_BYTE_ADDRESS 0x3ff40130ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier7                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER7_ADDRESS 0x3ff40138ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER7_BYTE_ADDRESS 0x3ff40138ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier8                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER8_ADDRESS 0x3ff40140ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER8_BYTE_ADDRESS 0x3ff40140ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier9                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER9_ADDRESS 0x3ff40148ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER9_BYTE_ADDRESS 0x3ff40148ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier10               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER10_ADDRESS 0x3ff40150ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER10_BYTE_ADDRESS 0x3ff40150ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier11               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER11_ADDRESS 0x3ff40158ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER11_BYTE_ADDRESS 0x3ff40158ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier12               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER12_ADDRESS 0x3ff40160ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER12_BYTE_ADDRESS 0x3ff40160ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier13               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER13_ADDRESS 0x3ff40168ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER13_BYTE_ADDRESS 0x3ff40168ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier14               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER14_ADDRESS 0x3ff40170ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER14_BYTE_ADDRESS 0x3ff40170ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier15               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER15_ADDRESS 0x3ff40178ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER15_BYTE_ADDRESS 0x3ff40178ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier16               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER16_ADDRESS 0x3ff40180ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER16_BYTE_ADDRESS 0x3ff40180ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier17               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER17_ADDRESS 0x3ff40188ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER17_BYTE_ADDRESS 0x3ff40188ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier18               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER18_ADDRESS 0x3ff40190ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER18_BYTE_ADDRESS 0x3ff40190ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier19               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER19_ADDRESS 0x3ff40198ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER19_BYTE_ADDRESS 0x3ff40198ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier20               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER20_ADDRESS 0x3ff401a0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER20_BYTE_ADDRESS 0x3ff401a0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier21               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER21_ADDRESS 0x3ff401a8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER21_BYTE_ADDRESS 0x3ff401a8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier22               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER22_ADDRESS 0x3ff401b0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER22_BYTE_ADDRESS 0x3ff401b0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier23               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER23_ADDRESS 0x3ff401b8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER23_BYTE_ADDRESS 0x3ff401b8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier24               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER24_ADDRESS 0x3ff401c0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER24_BYTE_ADDRESS 0x3ff401c0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier25               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER25_ADDRESS 0x3ff401c8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER25_BYTE_ADDRESS 0x3ff401c8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier26               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER26_ADDRESS 0x3ff401d0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER26_BYTE_ADDRESS 0x3ff401d0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier27               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER27_ADDRESS 0x3ff401d8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER27_BYTE_ADDRESS 0x3ff401d8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier28               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER28_ADDRESS 0x3ff401e0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER28_BYTE_ADDRESS 0x3ff401e0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier29               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER29_ADDRESS 0x3ff401e8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER29_BYTE_ADDRESS 0x3ff401e8ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier30               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER30_ADDRESS 0x3ff401f0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER30_BYTE_ADDRESS 0x3ff401f0ul
/* Register: shire_esr.U_Locshire.other.fast_local_barrier31               */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER31_ADDRESS 0x3ff401f8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_FAST_LOCAL_BARRIER31_BYTE_ADDRESS 0x3ff401f8ul
/* Register: shire_esr.U_Locshire.other.icache_uprefetch                   */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_ICACHE_UPREFETCH_ADDRESS 0x3ff402f8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_ICACHE_UPREFETCH_BYTE_ADDRESS 0x3ff402f8ul
/* Register: shire_esr.U_Locshire.other.UC_Broadcast_Data_U                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_UC_BROADCAST_DATA_U_ADDRESS 0x3ff5fff0ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_UC_BROADCAST_DATA_U_BYTE_ADDRESS 0x3ff5fff0ul
/* Register: shire_esr.U_Locshire.other.UC_Broadcast_Ctrl_U                */
#define SHIRE_ESR_U_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_U_ADDRESS 0x3ff5fff8ul
#define SHIRE_ESR_U_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_U_BYTE_ADDRESS 0x3ff5fff8ul
/* Addressmap: shire_esr.U_Locshire.reserve_region                         */
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_ADDRESS 0x3ffe0000ul
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_BYTE_ADDRESS 0x3ffe0000ul
/* Group: shire_esr.U_Locshire.reserve_region.shire_res_t                  */
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_SHIRE_RES_T_ADDRESS 0x3ffe0000ul
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_SHIRE_RES_T_BYTE_ADDRESS 0x3ffe0000ul
/* Register: shire_esr.U_Locshire.reserve_region.shire_res_t.placeholder   */
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x3ffe0000ul
#define SHIRE_ESR_U_LOCSHIRE_RESERVE_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x3ffe0000ul
/* Addressmap: shire_esr.S_Minshire                                        */
#define SHIRE_ESR_S_MINSHIRE_ADDRESS 0x40000000ul
#define SHIRE_ESR_S_MINSHIRE_BYTE_ADDRESS 0x40000000ul
#define SHIRE_ESR_S_MINSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_S_MINSHIRE_ARRAY_COUNT 0x22ull
#define SHIRE_ESR_S_MINSHIRE_ARRAY_INDEX_MAX 0x21ull
#define SHIRE_ESR_S_MINSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Group: shire_esr.S_Minshire.other                                       */
#define SHIRE_ESR_S_MINSHIRE_OTHER_ADDRESS 0x40340000ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_BYTE_ADDRESS 0x40340000ul
/* Register: shire_esr.S_Minshire.other.shire_coop_mode                    */
#define SHIRE_ESR_S_MINSHIRE_OTHER_SHIRE_COOP_MODE_ADDRESS 0x40340290ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_SHIRE_COOP_MODE_BYTE_ADDRESS 0x40340290ul
/* Register: shire_esr.S_Minshire.other.uc_config                          */
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_CONFIG_ADDRESS 0x403402e8ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_CONFIG_BYTE_ADDRESS 0x403402e8ul
/* Register: shire_esr.S_Minshire.other.icache_sprefetch                   */
#define SHIRE_ESR_S_MINSHIRE_OTHER_ICACHE_SPREFETCH_ADDRESS 0x40340300ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_ICACHE_SPREFETCH_BYTE_ADDRESS 0x40340300ul
/* Register: shire_esr.S_Minshire.other.UC_Broadcast_Data_S                */
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_BROADCAST_DATA_S_ADDRESS 0x4035fff0ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_BROADCAST_DATA_S_BYTE_ADDRESS 0x4035fff0ul
/* Register: shire_esr.S_Minshire.other.UC_Broadcast_Ctrl_S                */
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_BROADCAST_CTRL_S_ADDRESS 0x4035fff8ul
#define SHIRE_ESR_S_MINSHIRE_OTHER_UC_BROADCAST_CTRL_S_BYTE_ADDRESS 0x4035fff8ul
/* Addressmap: shire_esr.S_Minshire.reserved_region                        */
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_ADDRESS 0x403e0000ul
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_BYTE_ADDRESS 0x403e0000ul
/* Group: shire_esr.S_Minshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0x403e0000ul
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0x403e0000ul
/* Register: shire_esr.S_Minshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x403e0000ul
#define SHIRE_ESR_S_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x403e0000ul
/* Addressmap: shire_esr.S_Ioshire                                         */
#define SHIRE_ESR_S_IOSHIRE_ADDRESS 0x7f800000ul
#define SHIRE_ESR_S_IOSHIRE_BYTE_ADDRESS 0x7f800000ul
/* Group: shire_esr.S_Ioshire.other                                        */
#define SHIRE_ESR_S_IOSHIRE_OTHER_ADDRESS 0x7fb40000ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_BYTE_ADDRESS 0x7fb40000ul
/* Register: shire_esr.S_Ioshire.other.shire_coop_mode                     */
#define SHIRE_ESR_S_IOSHIRE_OTHER_SHIRE_COOP_MODE_ADDRESS 0x7fb40290ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_SHIRE_COOP_MODE_BYTE_ADDRESS 0x7fb40290ul
/* Register: shire_esr.S_Ioshire.other.uc_config                           */
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_CONFIG_ADDRESS 0x7fb402e8ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_CONFIG_BYTE_ADDRESS 0x7fb402e8ul
/* Register: shire_esr.S_Ioshire.other.icache_sprefetch                    */
#define SHIRE_ESR_S_IOSHIRE_OTHER_ICACHE_SPREFETCH_ADDRESS 0x7fb40300ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_ICACHE_SPREFETCH_BYTE_ADDRESS 0x7fb40300ul
/* Register: shire_esr.S_Ioshire.other.UC_Broadcast_Data_S                 */
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_BROADCAST_DATA_S_ADDRESS 0x7fb5fff0ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_BROADCAST_DATA_S_BYTE_ADDRESS 0x7fb5fff0ul
/* Register: shire_esr.S_Ioshire.other.UC_Broadcast_Ctrl_S                 */
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_BROADCAST_CTRL_S_ADDRESS 0x7fb5fff8ul
#define SHIRE_ESR_S_IOSHIRE_OTHER_UC_BROADCAST_CTRL_S_BYTE_ADDRESS 0x7fb5fff8ul
/* Addressmap: shire_esr.S_Locshire                                        */
#define SHIRE_ESR_S_LOCSHIRE_ADDRESS 0x7fc00000ul
#define SHIRE_ESR_S_LOCSHIRE_BYTE_ADDRESS 0x7fc00000ul
/* Group: shire_esr.S_Locshire.other                                       */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_ADDRESS 0x7ff40000ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_BYTE_ADDRESS 0x7ff40000ul
/* Register: shire_esr.S_Locshire.other.shire_coop_mode                    */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_SHIRE_COOP_MODE_ADDRESS 0x7ff40290ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_SHIRE_COOP_MODE_BYTE_ADDRESS 0x7ff40290ul
/* Register: shire_esr.S_Locshire.other.uc_config                          */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_CONFIG_ADDRESS 0x7ff402e8ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_CONFIG_BYTE_ADDRESS 0x7ff402e8ul
/* Register: shire_esr.S_Locshire.other.icache_sprefetch                   */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_ICACHE_SPREFETCH_ADDRESS 0x7ff40300ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_ICACHE_SPREFETCH_BYTE_ADDRESS 0x7ff40300ul
/* Register: shire_esr.S_Locshire.other.UC_Broadcast_Data_S                */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_BROADCAST_DATA_S_ADDRESS 0x7ff5fff0ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_BROADCAST_DATA_S_BYTE_ADDRESS 0x7ff5fff0ul
/* Register: shire_esr.S_Locshire.other.UC_Broadcast_Ctrl_S                */
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_S_ADDRESS 0x7ff5fff8ul
#define SHIRE_ESR_S_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_S_BYTE_ADDRESS 0x7ff5fff8ul
/* Addressmap: shire_esr.S_Locshire.reserved_region                        */
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_ADDRESS 0x7ffe0000ul
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_BYTE_ADDRESS 0x7ffe0000ul
/* Group: shire_esr.S_Locshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0x7ffe0000ul
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0x7ffe0000ul
/* Register: shire_esr.S_Locshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x7ffe0000ul
#define SHIRE_ESR_S_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x7ffe0000ul
/* Addressmap: shire_esr.D_Minshire                                        */
#define SHIRE_ESR_D_MINSHIRE_ADDRESS 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_BYTE_ADDRESS 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_D_MINSHIRE_ARRAY_COUNT 0x22ull
#define SHIRE_ESR_D_MINSHIRE_ARRAY_INDEX_MAX 0x21ull
#define SHIRE_ESR_D_MINSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Addressmap: shire_esr.D_Minshire.hart_esr                               */
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_ADDRESS 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_BYTE_ADDRESS 0x80000000ul
/* Group: shire_esr.D_Minshire.hart_esr.shire_res_t                        */
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_SHIRE_RES_T_ADDRESS 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_SHIRE_RES_T_BYTE_ADDRESS 0x80000000ul
/* Register: shire_esr.D_Minshire.hart_esr.shire_res_t.placeholder         */
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_HART_ESR_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x80000000ul
/* Addressmap: shire_esr.D_Minshire.hart_ports                             */
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_ADDRESS 0x80000800ul
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_BYTE_ADDRESS 0x80000800ul
/* Group: shire_esr.D_Minshire.hart_ports.shire_res_t                      */
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_SHIRE_RES_T_ADDRESS 0x80000800ul
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_SHIRE_RES_T_BYTE_ADDRESS 0x80000800ul
/* Register: shire_esr.D_Minshire.hart_ports.shire_res_t.placeholder       */
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x80000800ul
#define SHIRE_ESR_D_MINSHIRE_HART_PORTS_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x80000800ul
/* Group: shire_esr.D_Minshire.neigh                                       */
#define SHIRE_ESR_D_MINSHIRE_NEIGH_ADDRESS 0x80100000ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_BYTE_ADDRESS 0x80100000ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_D_MINSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_D_MINSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_D_MINSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.D_Minshire.neigh.hactrl                             */
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HACTRL_ADDRESS 0x8010ff80ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HACTRL_BYTE_ADDRESS 0x8010ff80ul
/* Register: shire_esr.D_Minshire.neigh.hastatus0                          */
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HASTATUS0_ADDRESS 0x8010ff88ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HASTATUS0_BYTE_ADDRESS 0x8010ff88ul
/* Register: shire_esr.D_Minshire.neigh.hastatus1                          */
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HASTATUS1_ADDRESS 0x8010ff90ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_HASTATUS1_BYTE_ADDRESS 0x8010ff90ul
/* Register: shire_esr.D_Minshire.neigh.and_or_treeL0                      */
#define SHIRE_ESR_D_MINSHIRE_NEIGH_AND_OR_TREEL0_ADDRESS 0x8010ff98ul
#define SHIRE_ESR_D_MINSHIRE_NEIGH_AND_OR_TREEL0_BYTE_ADDRESS 0x8010ff98ul
/* Group: shire_esr.D_Minshire.neighB                                      */
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_ADDRESS 0x801f0000ul
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_BYTE_ADDRESS 0x801f0000ul
/* Register: shire_esr.D_Minshire.neighB.hactrl                            */
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HACTRL_ADDRESS 0x801fff80ul
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HACTRL_BYTE_ADDRESS 0x801fff80ul
/* Register: shire_esr.D_Minshire.neighB.hastatus0                         */
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HASTATUS0_ADDRESS 0x801fff88ul
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HASTATUS0_BYTE_ADDRESS 0x801fff88ul
/* Register: shire_esr.D_Minshire.neighB.hastatus1                         */
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HASTATUS1_ADDRESS 0x801fff90ul
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_HASTATUS1_BYTE_ADDRESS 0x801fff90ul
/* Register: shire_esr.D_Minshire.neighB.and_or_treeL0                     */
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_AND_OR_TREEL0_ADDRESS 0x801fff98ul
#define SHIRE_ESR_D_MINSHIRE_NEIGHB_AND_OR_TREEL0_BYTE_ADDRESS 0x801fff98ul
/* Group: shire_esr.D_Minshire.bank                                        */
#define SHIRE_ESR_D_MINSHIRE_BANK_ADDRESS 0x80300000ul
#define SHIRE_ESR_D_MINSHIRE_BANK_BYTE_ADDRESS 0x80300000ul
#define SHIRE_ESR_D_MINSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_D_MINSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_D_MINSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_D_MINSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.D_Minshire.bank.sc_trace_address_enable             */
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0x80301f80ul
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0x80301f80ul
/* Register: shire_esr.D_Minshire.bank.sc_trace_address_value              */
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_ADDRESS 0x80301f88ul
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0x80301f88ul
/* Register: shire_esr.D_Minshire.bank.sc_trace_ctl                        */
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_CTL_ADDRESS 0x80301f90ul
#define SHIRE_ESR_D_MINSHIRE_BANK_SC_TRACE_CTL_BYTE_ADDRESS 0x80301f90ul
/* Group: shire_esr.D_Minshire.bankB                                       */
#define SHIRE_ESR_D_MINSHIRE_BANKB_ADDRESS 0x8031e000ul
#define SHIRE_ESR_D_MINSHIRE_BANKB_BYTE_ADDRESS 0x8031e000ul
/* Register: shire_esr.D_Minshire.bankB.sc_trace_address_enable            */
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0x8031ff80ul
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0x8031ff80ul
/* Register: shire_esr.D_Minshire.bankB.sc_trace_address_value             */
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_ADDRESS 0x8031ff88ul
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0x8031ff88ul
/* Register: shire_esr.D_Minshire.bankB.sc_trace_ctl                       */
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_CTL_ADDRESS 0x8031ff90ul
#define SHIRE_ESR_D_MINSHIRE_BANKB_SC_TRACE_CTL_BYTE_ADDRESS 0x8031ff90ul
/* Group: shire_esr.D_Minshire.other                                       */
#define SHIRE_ESR_D_MINSHIRE_OTHER_ADDRESS 0x80340000ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_BYTE_ADDRESS 0x80340000ul
/* Register: shire_esr.D_Minshire.other.and_or_treeL1                      */
#define SHIRE_ESR_D_MINSHIRE_OTHER_AND_OR_TREEL1_ADDRESS 0x8035ff80ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_AND_OR_TREEL1_BYTE_ADDRESS 0x8035ff80ul
/* Register: shire_esr.D_Minshire.other.tbox_rbox_dbg_rc                   */
#define SHIRE_ESR_D_MINSHIRE_OTHER_TBOX_RBOX_DBG_RC_ADDRESS 0x8035ff88ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_TBOX_RBOX_DBG_RC_BYTE_ADDRESS 0x8035ff88ul
/* Register: shire_esr.D_Minshire.other.debug_clk_gate_ctrl                */
#define SHIRE_ESR_D_MINSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_ADDRESS 0x8035ffa0ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_BYTE_ADDRESS 0x8035ffa0ul
/* Register: shire_esr.D_Minshire.other.UC_Broadcast_Data_D                */
#define SHIRE_ESR_D_MINSHIRE_OTHER_UC_BROADCAST_DATA_D_ADDRESS 0x8035fff0ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_UC_BROADCAST_DATA_D_BYTE_ADDRESS 0x8035fff0ul
/* Register: shire_esr.D_Minshire.other.UC_Broadcast_Ctrl_D                */
#define SHIRE_ESR_D_MINSHIRE_OTHER_UC_BROADCAST_CTRL_D_ADDRESS 0x8035fff8ul
#define SHIRE_ESR_D_MINSHIRE_OTHER_UC_BROADCAST_CTRL_D_BYTE_ADDRESS 0x8035fff8ul
/* Addressmap: shire_esr.D_Minshire.reserved_region                        */
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_ADDRESS 0x803e0000ul
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_BYTE_ADDRESS 0x803e0000ul
/* Group: shire_esr.D_Minshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0x803e0000ul
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0x803e0000ul
/* Register: shire_esr.D_Minshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0x803e0000ul
#define SHIRE_ESR_D_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0x803e0000ul
/* Addressmap: shire_esr.D_Memshire                                        */
#define SHIRE_ESR_D_MEMSHIRE_ADDRESS 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_BYTE_ADDRESS 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_D_MEMSHIRE_ARRAY_COUNT 0x8ull
#define SHIRE_ESR_D_MEMSHIRE_ARRAY_INDEX_MAX 0x7ull
#define SHIRE_ESR_D_MEMSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Group: shire_esr.D_Memshire.memshire_esr                                */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_ADDRESS 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_BYTE_ADDRESS 0xba000000ul
/* Register: shire_esr.D_Memshire.memshire_esr.ms_mem_ctl                  */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_CTL_ADDRESS 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_CTL_BYTE_ADDRESS 0xba000000ul
/* Register: shire_esr.D_Memshire.memshire_esr.ms_atomic_sm_ctl            */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ADDRESS 0xba000008ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_BYTE_ADDRESS 0xba000008ul
/* Register: shire_esr.D_Memshire.memshire_esr.ms_mem_revision_id          */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_REVISION_ID_ADDRESS 0xba000010ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_REVISION_ID_BYTE_ADDRESS 0xba000010ul
/* Register: shire_esr.D_Memshire.memshire_esr.ms_clk_gate_ctl             */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_CLK_GATE_CTL_ADDRESS 0xba000018ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_CLK_GATE_CTL_BYTE_ADDRESS 0xba000018ul
/* Register: shire_esr.D_Memshire.memshire_esr.ms_mem_status               */
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_STATUS_ADDRESS 0xba000020ul
#define SHIRE_ESR_D_MEMSHIRE_MEMSHIRE_ESR_MS_MEM_STATUS_BYTE_ADDRESS 0xba000020ul
/* Group: shire_esr.D_Memshire.ddrc_esr                                    */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_ADDRESS 0xba000200ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_BYTE_ADDRESS 0xba000200ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_reset_ctl                  */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_RESET_CTL_ADDRESS 0xba000200ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_RESET_CTL_BYTE_ADDRESS 0xba000200ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_clock_ctl                  */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_CLOCK_CTL_ADDRESS 0xba000208ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_CLOCK_CTL_BYTE_ADDRESS 0xba000208ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_main_ctl                   */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_MAIN_CTL_ADDRESS 0xba000210ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_MAIN_CTL_BYTE_ADDRESS 0xba000210ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_scrub1                     */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_SCRUB1_ADDRESS 0xba000218ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_SCRUB1_BYTE_ADDRESS 0xba000218ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_scrub2                     */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_SCRUB2_ADDRESS 0xba000220ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_SCRUB2_BYTE_ADDRESS 0xba000220ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_u0_mrr_data                */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_U0_MRR_DATA_ADDRESS 0xba000228ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_U0_MRR_DATA_BYTE_ADDRESS 0xba000228ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_u1_mrr_data                */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_U1_MRR_DATA_ADDRESS 0xba000230ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_U1_MRR_DATA_BYTE_ADDRESS 0xba000230ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_mrr_status                 */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_MRR_STATUS_ADDRESS 0xba000238ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_MRR_STATUS_BYTE_ADDRESS 0xba000238ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_int_status                 */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_STATUS_ADDRESS 0xba000240ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_STATUS_BYTE_ADDRESS 0xba000240ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_int_critical_en            */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_CRITICAL_EN_ADDRESS 0xba000248ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_CRITICAL_EN_BYTE_ADDRESS 0xba000248ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_int_normal_en              */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_NORMAL_EN_ADDRESS 0xba000250ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_INT_NORMAL_EN_BYTE_ADDRESS 0xba000250ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_err_int_log                */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_ERR_INT_LOG_ADDRESS 0xba000258ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_ERR_INT_LOG_BYTE_ADDRESS 0xba000258ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_debug_sigs_mask0           */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_DEBUG_SIGS_MASK0_ADDRESS 0xba000260ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_DEBUG_SIGS_MASK0_BYTE_ADDRESS 0xba000260ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_debug_sigs_mask1           */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_DEBUG_SIGS_MASK1_ADDRESS 0xba000268ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_DEBUG_SIGS_MASK1_BYTE_ADDRESS 0xba000268ul
/* Register: shire_esr.D_Memshire.ddrc_esr.ddrc_trace_ctl                  */
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_TRACE_CTL_ADDRESS 0xba000278ul
#define SHIRE_ESR_D_MEMSHIRE_DDRC_ESR_DDRC_TRACE_CTL_BYTE_ADDRESS 0xba000278ul
/* Addressmap: shire_esr.D_Ioshire                                         */
#define SHIRE_ESR_D_IOSHIRE_ADDRESS 0xbf800000ul
#define SHIRE_ESR_D_IOSHIRE_BYTE_ADDRESS 0xbf800000ul
/* Group: shire_esr.D_Ioshire.bank                                         */
#define SHIRE_ESR_D_IOSHIRE_BANK_ADDRESS 0xbfb00000ul
#define SHIRE_ESR_D_IOSHIRE_BANK_BYTE_ADDRESS 0xbfb00000ul
#define SHIRE_ESR_D_IOSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_D_IOSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_D_IOSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_D_IOSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.D_Ioshire.bank.sc_trace_address_enable              */
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0xbfb01f80ul
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0xbfb01f80ul
/* Register: shire_esr.D_Ioshire.bank.sc_trace_address_value               */
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_ADDRESS 0xbfb01f88ul
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0xbfb01f88ul
/* Register: shire_esr.D_Ioshire.bank.sc_trace_ctl                         */
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_CTL_ADDRESS 0xbfb01f90ul
#define SHIRE_ESR_D_IOSHIRE_BANK_SC_TRACE_CTL_BYTE_ADDRESS 0xbfb01f90ul
/* Group: shire_esr.D_Ioshire.bankB                                        */
#define SHIRE_ESR_D_IOSHIRE_BANKB_ADDRESS 0xbfb1e000ul
#define SHIRE_ESR_D_IOSHIRE_BANKB_BYTE_ADDRESS 0xbfb1e000ul
/* Register: shire_esr.D_Ioshire.bankB.sc_trace_address_enable             */
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0xbfb1ff80ul
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0xbfb1ff80ul
/* Register: shire_esr.D_Ioshire.bankB.sc_trace_address_value              */
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_ADDRESS 0xbfb1ff88ul
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0xbfb1ff88ul
/* Register: shire_esr.D_Ioshire.bankB.sc_trace_ctl                        */
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_CTL_ADDRESS 0xbfb1ff90ul
#define SHIRE_ESR_D_IOSHIRE_BANKB_SC_TRACE_CTL_BYTE_ADDRESS 0xbfb1ff90ul
/* Group: shire_esr.D_Ioshire.other                                        */
#define SHIRE_ESR_D_IOSHIRE_OTHER_ADDRESS 0xbfb40000ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_BYTE_ADDRESS 0xbfb40000ul
/* Register: shire_esr.D_Ioshire.other.and_or_treeL1                       */
#define SHIRE_ESR_D_IOSHIRE_OTHER_AND_OR_TREEL1_ADDRESS 0xbfb5ff80ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_AND_OR_TREEL1_BYTE_ADDRESS 0xbfb5ff80ul
/* Register: shire_esr.D_Ioshire.other.tbox_rbox_dbg_rc                    */
#define SHIRE_ESR_D_IOSHIRE_OTHER_TBOX_RBOX_DBG_RC_ADDRESS 0xbfb5ff88ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_TBOX_RBOX_DBG_RC_BYTE_ADDRESS 0xbfb5ff88ul
/* Register: shire_esr.D_Ioshire.other.debug_clk_gate_ctrl                 */
#define SHIRE_ESR_D_IOSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_ADDRESS 0xbfb5ffa0ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_BYTE_ADDRESS 0xbfb5ffa0ul
/* Register: shire_esr.D_Ioshire.other.UC_Broadcast_Data_D                 */
#define SHIRE_ESR_D_IOSHIRE_OTHER_UC_BROADCAST_DATA_D_ADDRESS 0xbfb5fff0ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_UC_BROADCAST_DATA_D_BYTE_ADDRESS 0xbfb5fff0ul
/* Register: shire_esr.D_Ioshire.other.UC_Broadcast_Ctrl_D                 */
#define SHIRE_ESR_D_IOSHIRE_OTHER_UC_BROADCAST_CTRL_D_ADDRESS 0xbfb5fff8ul
#define SHIRE_ESR_D_IOSHIRE_OTHER_UC_BROADCAST_CTRL_D_BYTE_ADDRESS 0xbfb5fff8ul
/* Addressmap: shire_esr.D_Locshire                                        */
#define SHIRE_ESR_D_LOCSHIRE_ADDRESS 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_BYTE_ADDRESS 0xbfc00000ul
/* Addressmap: shire_esr.D_Locshire.hart_esr                               */
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_ADDRESS 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_BYTE_ADDRESS 0xbfc00000ul
/* Group: shire_esr.D_Locshire.hart_esr.shire_res_t                        */
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_SHIRE_RES_T_ADDRESS 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_SHIRE_RES_T_BYTE_ADDRESS 0xbfc00000ul
/* Register: shire_esr.D_Locshire.hart_esr.shire_res_t.placeholder         */
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_HART_ESR_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0xbfc00000ul
/* Addressmap: shire_esr.D_Locshire.hart_ports                             */
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_ADDRESS 0xbfc00800ul
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_BYTE_ADDRESS 0xbfc00800ul
/* Group: shire_esr.D_Locshire.hart_ports.shire_res_t                      */
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_SHIRE_RES_T_ADDRESS 0xbfc00800ul
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_SHIRE_RES_T_BYTE_ADDRESS 0xbfc00800ul
/* Register: shire_esr.D_Locshire.hart_ports.shire_res_t.placeholder       */
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0xbfc00800ul
#define SHIRE_ESR_D_LOCSHIRE_HART_PORTS_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0xbfc00800ul
/* Group: shire_esr.D_Locshire.neigh                                       */
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_ADDRESS 0xbfd00000ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_BYTE_ADDRESS 0xbfd00000ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.D_Locshire.neigh.hactrl                             */
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HACTRL_ADDRESS 0xbfd0ff80ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HACTRL_BYTE_ADDRESS 0xbfd0ff80ul
/* Register: shire_esr.D_Locshire.neigh.hastatus0                          */
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HASTATUS0_ADDRESS 0xbfd0ff88ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HASTATUS0_BYTE_ADDRESS 0xbfd0ff88ul
/* Register: shire_esr.D_Locshire.neigh.hastatus1                          */
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HASTATUS1_ADDRESS 0xbfd0ff90ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_HASTATUS1_BYTE_ADDRESS 0xbfd0ff90ul
/* Register: shire_esr.D_Locshire.neigh.and_or_treeL0                      */
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_AND_OR_TREEL0_ADDRESS 0xbfd0ff98ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGH_AND_OR_TREEL0_BYTE_ADDRESS 0xbfd0ff98ul
/* Group: shire_esr.D_Locshire.neighB                                      */
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_ADDRESS 0xbfdf0000ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_BYTE_ADDRESS 0xbfdf0000ul
/* Register: shire_esr.D_Locshire.neighB.hactrl                            */
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HACTRL_ADDRESS 0xbfdfff80ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HACTRL_BYTE_ADDRESS 0xbfdfff80ul
/* Register: shire_esr.D_Locshire.neighB.hastatus0                         */
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HASTATUS0_ADDRESS 0xbfdfff88ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HASTATUS0_BYTE_ADDRESS 0xbfdfff88ul
/* Register: shire_esr.D_Locshire.neighB.hastatus1                         */
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HASTATUS1_ADDRESS 0xbfdfff90ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_HASTATUS1_BYTE_ADDRESS 0xbfdfff90ul
/* Register: shire_esr.D_Locshire.neighB.and_or_treeL0                     */
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_AND_OR_TREEL0_ADDRESS 0xbfdfff98ul
#define SHIRE_ESR_D_LOCSHIRE_NEIGHB_AND_OR_TREEL0_BYTE_ADDRESS 0xbfdfff98ul
/* Group: shire_esr.D_Locshire.bank                                        */
#define SHIRE_ESR_D_LOCSHIRE_BANK_ADDRESS 0xbff00000ul
#define SHIRE_ESR_D_LOCSHIRE_BANK_BYTE_ADDRESS 0xbff00000ul
#define SHIRE_ESR_D_LOCSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_D_LOCSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_D_LOCSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_D_LOCSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.D_Locshire.bank.sc_trace_address_enable             */
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0xbff01f80ul
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0xbff01f80ul
/* Register: shire_esr.D_Locshire.bank.sc_trace_address_value              */
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_ADDRESS 0xbff01f88ul
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0xbff01f88ul
/* Register: shire_esr.D_Locshire.bank.sc_trace_ctl                        */
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_CTL_ADDRESS 0xbff01f90ul
#define SHIRE_ESR_D_LOCSHIRE_BANK_SC_TRACE_CTL_BYTE_ADDRESS 0xbff01f90ul
/* Group: shire_esr.D_Locshire.bankB                                       */
#define SHIRE_ESR_D_LOCSHIRE_BANKB_ADDRESS 0xbff1e000ul
#define SHIRE_ESR_D_LOCSHIRE_BANKB_BYTE_ADDRESS 0xbff1e000ul
/* Register: shire_esr.D_Locshire.bankB.sc_trace_address_enable            */
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0xbff1ff80ul
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0xbff1ff80ul
/* Register: shire_esr.D_Locshire.bankB.sc_trace_address_value             */
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_ADDRESS 0xbff1ff88ul
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0xbff1ff88ul
/* Register: shire_esr.D_Locshire.bankB.sc_trace_ctl                       */
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_CTL_ADDRESS 0xbff1ff90ul
#define SHIRE_ESR_D_LOCSHIRE_BANKB_SC_TRACE_CTL_BYTE_ADDRESS 0xbff1ff90ul
/* Group: shire_esr.D_Locshire.other                                       */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_ADDRESS 0xbff40000ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_BYTE_ADDRESS 0xbff40000ul
/* Register: shire_esr.D_Locshire.other.and_or_treeL1                      */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_AND_OR_TREEL1_ADDRESS 0xbff5ff80ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_AND_OR_TREEL1_BYTE_ADDRESS 0xbff5ff80ul
/* Register: shire_esr.D_Locshire.other.tbox_rbox_dbg_rc                   */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_TBOX_RBOX_DBG_RC_ADDRESS 0xbff5ff88ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_TBOX_RBOX_DBG_RC_BYTE_ADDRESS 0xbff5ff88ul
/* Register: shire_esr.D_Locshire.other.debug_clk_gate_ctrl                */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_ADDRESS 0xbff5ffa0ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_DEBUG_CLK_GATE_CTRL_BYTE_ADDRESS 0xbff5ffa0ul
/* Register: shire_esr.D_Locshire.other.UC_Broadcast_Data_D                */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_UC_BROADCAST_DATA_D_ADDRESS 0xbff5fff0ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_UC_BROADCAST_DATA_D_BYTE_ADDRESS 0xbff5fff0ul
/* Register: shire_esr.D_Locshire.other.UC_Broadcast_Ctrl_D                */
#define SHIRE_ESR_D_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_D_ADDRESS 0xbff5fff8ul
#define SHIRE_ESR_D_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_D_BYTE_ADDRESS 0xbff5fff8ul
/* Addressmap: shire_esr.D_Locshire.reserved_region                        */
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_ADDRESS 0xbffe0000ul
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_BYTE_ADDRESS 0xbffe0000ul
/* Group: shire_esr.D_Locshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0xbffe0000ul
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0xbffe0000ul
/* Register: shire_esr.D_Locshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0xbffe0000ul
#define SHIRE_ESR_D_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0xbffe0000ul
/* Addressmap: shire_esr.M_Minshire                                        */
#define SHIRE_ESR_M_MINSHIRE_ADDRESS 0xc0000000ul
#define SHIRE_ESR_M_MINSHIRE_BYTE_ADDRESS 0xc0000000ul
#define SHIRE_ESR_M_MINSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_M_MINSHIRE_ARRAY_COUNT 0x22ull
#define SHIRE_ESR_M_MINSHIRE_ARRAY_INDEX_MAX 0x21ull
#define SHIRE_ESR_M_MINSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Group: shire_esr.M_Minshire.neigh                                       */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ADDRESS 0xc0100000ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_BYTE_ADDRESS 0xc0100000ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.M_Minshire.neigh.minion_boot                        */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_MINION_BOOT_ADDRESS 0xc0100018ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_MINION_BOOT_BYTE_ADDRESS 0xc0100018ul
/* Register: shire_esr.M_Minshire.neigh.mprot                              */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_MPROT_ADDRESS 0xc0100020ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_MPROT_BYTE_ADDRESS 0xc0100020ul
/* Register: shire_esr.M_Minshire.neigh.vmspagesize                        */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_VMSPAGESIZE_ADDRESS 0xc0100038ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_VMSPAGESIZE_BYTE_ADDRESS 0xc0100038ul
/* Register: shire_esr.M_Minshire.neigh.pmu_ctrl                           */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_PMU_CTRL_ADDRESS 0xc0100068ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_PMU_CTRL_BYTE_ADDRESS 0xc0100068ul
/* Register: shire_esr.M_Minshire.neigh.neigh_chicken                      */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_NEIGH_CHICKEN_ADDRESS 0xc0100070ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_NEIGH_CHICKEN_BYTE_ADDRESS 0xc0100070ul
/* Register: shire_esr.M_Minshire.neigh.icache_err_log_ctl                 */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ADDRESS 0xc0100078ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_CTL_BYTE_ADDRESS 0xc0100078ul
/* Union: shire_esr.M_Minshire.neigh.icache_err_log_info                   */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ADDRESS 0xc0100080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_BYTE_ADDRESS 0xc0100080ul
/* Register: shire_esr.M_Minshire.neigh.icache_err_log_info.SBE_DBE        */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ADDRESS 0xc0100080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_ADDRESS 0xc0100080ul
/* Register: shire_esr.M_Minshire.neigh.icache_err_log_info.ECC_Saturation */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ADDRESS 0xc0100080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_ADDRESS 0xc0100080ul
/* Register: shire_esr.M_Minshire.neigh.icache_err_log_address             */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ADDRESS 0xc0100088ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xc0100088ul
/* Register: shire_esr.M_Minshire.neigh.icache_sbe_dbe_counts              */
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_ADDRESS 0xc0100090ul
#define SHIRE_ESR_M_MINSHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_BYTE_ADDRESS 0xc0100090ul
/* Group: shire_esr.M_Minshire.neighB                                      */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ADDRESS 0xc01f0000ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_BYTE_ADDRESS 0xc01f0000ul
/* Register: shire_esr.M_Minshire.neighB.minion_boot                       */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_MINION_BOOT_ADDRESS 0xc01f0018ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_MINION_BOOT_BYTE_ADDRESS 0xc01f0018ul
/* Register: shire_esr.M_Minshire.neighB.mprot                             */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_MPROT_ADDRESS 0xc01f0020ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_MPROT_BYTE_ADDRESS 0xc01f0020ul
/* Register: shire_esr.M_Minshire.neighB.vmspagesize                       */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_VMSPAGESIZE_ADDRESS 0xc01f0038ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_VMSPAGESIZE_BYTE_ADDRESS 0xc01f0038ul
/* Register: shire_esr.M_Minshire.neighB.pmu_ctrl                          */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_PMU_CTRL_ADDRESS 0xc01f0068ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_PMU_CTRL_BYTE_ADDRESS 0xc01f0068ul
/* Register: shire_esr.M_Minshire.neighB.neigh_chicken                     */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_NEIGH_CHICKEN_ADDRESS 0xc01f0070ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_NEIGH_CHICKEN_BYTE_ADDRESS 0xc01f0070ul
/* Register: shire_esr.M_Minshire.neighB.icache_err_log_ctl                */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_CTL_ADDRESS 0xc01f0078ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_CTL_BYTE_ADDRESS 0xc01f0078ul
/* Union: shire_esr.M_Minshire.neighB.icache_err_log_info                  */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ADDRESS 0xc01f0080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_BYTE_ADDRESS 0xc01f0080ul
/* Register: shire_esr.M_Minshire.neighB.icache_err_log_info.SBE_DBE       */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_SBE_DBE_ADDRESS 0xc01f0080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_ADDRESS 0xc01f0080ul
/* Register: shire_esr.M_Minshire.neighB.icache_err_log_info.ECC_Saturation */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ADDRESS 0xc01f0080ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_ADDRESS 0xc01f0080ul
/* Register: shire_esr.M_Minshire.neighB.icache_err_log_address            */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_ADDRESS_ADDRESS 0xc01f0088ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xc01f0088ul
/* Register: shire_esr.M_Minshire.neighB.icache_sbe_dbe_counts             */
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_SBE_DBE_COUNTS_ADDRESS 0xc01f0090ul
#define SHIRE_ESR_M_MINSHIRE_NEIGHB_ICACHE_SBE_DBE_COUNTS_BYTE_ADDRESS 0xc01f0090ul
/* Group: shire_esr.M_Minshire.bank                                        */
#define SHIRE_ESR_M_MINSHIRE_BANK_ADDRESS 0xc0300000ul
#define SHIRE_ESR_M_MINSHIRE_BANK_BYTE_ADDRESS 0xc0300000ul
#define SHIRE_ESR_M_MINSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_M_MINSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_M_MINSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_M_MINSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.M_Minshire.bank.sc_l3_shire_swizzle_ctl             */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xc0300000ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xc0300000ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_ctl                         */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_CTL_ADDRESS 0xc0300008ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_CTL_BYTE_ADDRESS 0xc0300008ul
/* Register: shire_esr.M_Minshire.bank.sc_pipe_ctl                         */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PIPE_CTL_ADDRESS 0xc0300010ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PIPE_CTL_BYTE_ADDRESS 0xc0300010ul
/* Register: shire_esr.M_Minshire.bank.sc_l2_cache_ctl                     */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L2_CACHE_CTL_ADDRESS 0xc0300018ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xc0300018ul
/* Register: shire_esr.M_Minshire.bank.sc_l3_cache_ctl                     */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L3_CACHE_CTL_ADDRESS 0xc0300020ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xc0300020ul
/* Register: shire_esr.M_Minshire.bank.sc_scp_cache_ctl                    */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_SCP_CACHE_CTL_ADDRESS 0xc0300028ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xc0300028ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_ctl                   */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_CTL_ADDRESS 0xc0300030ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xc0300030ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_physical_index        */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xc0300038ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xc0300038ul
/* Union: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data0                    */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_ADDRESS 0xc0300040ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xc0300040ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data0.Tag_State       */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xc0300040ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xc0300040ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data0.Tag_RAM         */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xc0300040ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xc0300040ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data0.Data_RAM        */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xc0300040ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xc0300040ul
/* Union: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data1                    */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_ADDRESS 0xc0300048ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xc0300048ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data1.Tag_RAM         */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xc0300048ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xc0300048ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_data1.Data_RAM        */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xc0300048ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xc0300048ul
/* Union: shire_esr.M_Minshire.bank.sc_idx_cop_sm_ecc                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_ADDRESS 0xc0300050ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xc0300050ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_ecc.Tag_State         */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xc0300050ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xc0300050ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_ecc.Tag_RAM           */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xc0300050ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xc0300050ul
/* Register: shire_esr.M_Minshire.bank.sc_idx_cop_sm_ecc.Data_RAM          */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xc0300050ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xc0300050ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_ctl                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_CTL_ADDRESS 0xc0300058ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xc0300058ul
/* Union: shire_esr.M_Minshire.bank.sc_err_log_info                        */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ADDRESS 0xc0300060ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xc0300060ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_info.ECC_single_double   */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xc0300060ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xc0300060ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_info.ECC_counter_sat     */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xc0300060ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xc0300060ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_info.ECC_decode_slave    */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xc0300060ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xc0300060ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_info.ECC_perf_count      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xc0300060ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xc0300060ul
/* Register: shire_esr.M_Minshire.bank.sc_err_log_address                  */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_ADDRESS_ADDRESS 0xc0300068ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xc0300068ul
/* Register: shire_esr.M_Minshire.bank.sc_sbe_dbe_counts                   */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_SBE_DBE_COUNTS_ADDRESS 0xc0300070ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xc0300070ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_debug_ctl                   */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG_CTL_ADDRESS 0xc0300078ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xc0300078ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_debug0                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG0_ADDRESS 0xc0300080ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xc0300080ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_debug1                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG1_ADDRESS 0xc0300088ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xc0300088ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_debug2                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG2_ADDRESS 0xc0300090ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xc0300090ul
/* Register: shire_esr.M_Minshire.bank.sc_reqq_debug3                      */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG3_ADDRESS 0xc0300098ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xc0300098ul
/* Register: shire_esr.M_Minshire.bank.sc_eco_ctl                          */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ECO_CTL_ADDRESS 0xc03000a0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_ECO_CTL_BYTE_ADDRESS 0xc03000a0ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_ctl_status               */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_CTL_STATUS_ADDRESS 0xc03000b8ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xc03000b8ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_cyc_cntr                 */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_CYC_CNTR_ADDRESS 0xc03000c0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xc03000c0ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p0_cntr                  */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_CNTR_ADDRESS 0xc03000c8ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xc03000c8ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p1_cntr                  */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_CNTR_ADDRESS 0xc03000d0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xc03000d0ul
/* Union: shire_esr.M_Minshire.bank.sc_perfmon_p0_qual                     */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_ADDRESS 0xc03000d8ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xc03000d8ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xc03000d8ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xc03000d8ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p0_qual.p0_event_counter */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xc03000d8ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xc03000d8ul
/* Union: shire_esr.M_Minshire.bank.sc_perfmon_p1_qual                     */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_ADDRESS 0xc03000e0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xc03000e0ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xc03000e0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xc03000e0ul
/* Register: shire_esr.M_Minshire.bank.sc_perfmon_p1_qual.p1_event_counter */
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xc03000e0ul
#define SHIRE_ESR_M_MINSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xc03000e0ul
/* Group: shire_esr.M_Minshire.bankB                                       */
#define SHIRE_ESR_M_MINSHIRE_BANKB_ADDRESS 0xc031e000ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_BYTE_ADDRESS 0xc031e000ul
/* Register: shire_esr.M_Minshire.bankB.sc_l3_shire_swizzle_ctl            */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xc031e000ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xc031e000ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_ctl                        */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_CTL_ADDRESS 0xc031e008ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_CTL_BYTE_ADDRESS 0xc031e008ul
/* Register: shire_esr.M_Minshire.bankB.sc_pipe_ctl                        */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PIPE_CTL_ADDRESS 0xc031e010ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PIPE_CTL_BYTE_ADDRESS 0xc031e010ul
/* Register: shire_esr.M_Minshire.bankB.sc_l2_cache_ctl                    */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L2_CACHE_CTL_ADDRESS 0xc031e018ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xc031e018ul
/* Register: shire_esr.M_Minshire.bankB.sc_l3_cache_ctl                    */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L3_CACHE_CTL_ADDRESS 0xc031e020ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xc031e020ul
/* Register: shire_esr.M_Minshire.bankB.sc_scp_cache_ctl                   */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_SCP_CACHE_CTL_ADDRESS 0xc031e028ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xc031e028ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_ctl                  */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_CTL_ADDRESS 0xc031e030ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xc031e030ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_physical_index       */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xc031e038ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xc031e038ul
/* Union: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data0                   */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_ADDRESS 0xc031e040ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xc031e040ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data0.Tag_State      */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xc031e040ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xc031e040ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data0.Tag_RAM        */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xc031e040ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xc031e040ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data0.Data_RAM       */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xc031e040ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xc031e040ul
/* Union: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data1                   */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_ADDRESS 0xc031e048ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xc031e048ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data1.Tag_RAM        */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xc031e048ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xc031e048ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_data1.Data_RAM       */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xc031e048ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xc031e048ul
/* Union: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_ecc                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_ADDRESS 0xc031e050ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xc031e050ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_ecc.Tag_State        */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xc031e050ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xc031e050ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_ecc.Tag_RAM          */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xc031e050ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xc031e050ul
/* Register: shire_esr.M_Minshire.bankB.sc_idx_cop_sm_ecc.Data_RAM         */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xc031e050ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xc031e050ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_ctl                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_CTL_ADDRESS 0xc031e058ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xc031e058ul
/* Union: shire_esr.M_Minshire.bankB.sc_err_log_info                       */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ADDRESS 0xc031e060ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xc031e060ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_info.ECC_single_double  */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xc031e060ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xc031e060ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_info.ECC_counter_sat    */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xc031e060ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xc031e060ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_info.ECC_decode_slave   */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xc031e060ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xc031e060ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_info.ECC_perf_count     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xc031e060ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xc031e060ul
/* Register: shire_esr.M_Minshire.bankB.sc_err_log_address                 */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_ADDRESS_ADDRESS 0xc031e068ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xc031e068ul
/* Register: shire_esr.M_Minshire.bankB.sc_sbe_dbe_counts                  */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_SBE_DBE_COUNTS_ADDRESS 0xc031e070ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xc031e070ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_debug_ctl                  */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG_CTL_ADDRESS 0xc031e078ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xc031e078ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_debug0                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG0_ADDRESS 0xc031e080ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xc031e080ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_debug1                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG1_ADDRESS 0xc031e088ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xc031e088ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_debug2                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG2_ADDRESS 0xc031e090ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xc031e090ul
/* Register: shire_esr.M_Minshire.bankB.sc_reqq_debug3                     */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG3_ADDRESS 0xc031e098ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xc031e098ul
/* Register: shire_esr.M_Minshire.bankB.sc_eco_ctl                         */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ECO_CTL_ADDRESS 0xc031e0a0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_ECO_CTL_BYTE_ADDRESS 0xc031e0a0ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_ctl_status              */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_CTL_STATUS_ADDRESS 0xc031e0b8ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xc031e0b8ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_cyc_cntr                */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_CYC_CNTR_ADDRESS 0xc031e0c0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xc031e0c0ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p0_cntr                 */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_CNTR_ADDRESS 0xc031e0c8ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xc031e0c8ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p1_cntr                 */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_CNTR_ADDRESS 0xc031e0d0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xc031e0d0ul
/* Union: shire_esr.M_Minshire.bankB.sc_perfmon_p0_qual                    */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_ADDRESS 0xc031e0d8ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xc031e0d8ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xc031e0d8ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xc031e0d8ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p0_qual.p0_event_counter */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xc031e0d8ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xc031e0d8ul
/* Union: shire_esr.M_Minshire.bankB.sc_perfmon_p1_qual                    */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_ADDRESS 0xc031e0e0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xc031e0e0ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xc031e0e0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xc031e0e0ul
/* Register: shire_esr.M_Minshire.bankB.sc_perfmon_p1_qual.p1_event_counter */
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xc031e0e0ul
#define SHIRE_ESR_M_MINSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xc031e0e0ul
/* Group: shire_esr.M_Minshire.other                                       */
#define SHIRE_ESR_M_MINSHIRE_OTHER_ADDRESS 0xc0340000ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_BYTE_ADDRESS 0xc0340000ul
/* Register: shire_esr.M_Minshire.other.minion_feature                     */
#define SHIRE_ESR_M_MINSHIRE_OTHER_MINION_FEATURE_ADDRESS 0xc0340000ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_MINION_FEATURE_BYTE_ADDRESS 0xc0340000ul
/* Register: shire_esr.M_Minshire.other.shire_config                       */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CONFIG_ADDRESS 0xc0340008ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CONFIG_BYTE_ADDRESS 0xc0340008ul
/* Register: shire_esr.M_Minshire.other.thread1_disable                    */
#define SHIRE_ESR_M_MINSHIRE_OTHER_THREAD1_DISABLE_ADDRESS 0xc0340010ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_THREAD1_DISABLE_BYTE_ADDRESS 0xc0340010ul
/* Register: shire_esr.M_Minshire.other.shire_cache_build_config           */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_ADDRESS 0xc0340018ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_BYTE_ADDRESS 0xc0340018ul
/* Register: shire_esr.M_Minshire.other.shire_cache_revision_id            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_ADDRESS 0xc0340020ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_BYTE_ADDRESS 0xc0340020ul
/* Register: shire_esr.M_Minshire.other.ipi_redirect_filter                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_REDIRECT_FILTER_ADDRESS 0xc0340088ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_REDIRECT_FILTER_BYTE_ADDRESS 0xc0340088ul
/* Register: shire_esr.M_Minshire.other.ipi_trigger                        */
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_TRIGGER_ADDRESS 0xc0340090ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_TRIGGER_BYTE_ADDRESS 0xc0340090ul
/* Register: shire_esr.M_Minshire.other.ipi_trigger_clear                  */
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_TRIGGER_CLEAR_ADDRESS 0xc0340098ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_IPI_TRIGGER_CLEAR_BYTE_ADDRESS 0xc0340098ul
/* Register: shire_esr.M_Minshire.other.mtime_local_target                 */
#define SHIRE_ESR_M_MINSHIRE_OTHER_MTIME_LOCAL_TARGET_ADDRESS 0xc0340218ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_MTIME_LOCAL_TARGET_BYTE_ADDRESS 0xc0340218ul
/* Register: shire_esr.M_Minshire.other.shire_power_ctrl                   */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_POWER_CTRL_ADDRESS 0xc0340220ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_POWER_CTRL_BYTE_ADDRESS 0xc0340220ul
/* Register: shire_esr.M_Minshire.other.power_ctrl_neigh_nsleepin          */
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_ADDRESS 0xc0340228ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_ADDRESS 0xc0340228ul
/* Register: shire_esr.M_Minshire.other.power_ctrl_neigh_isolation         */
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_ADDRESS 0xc0340230ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_BYTE_ADDRESS 0xc0340230ul
/* Register: shire_esr.M_Minshire.other.power_ctrl_neigh_nsleepout         */
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_ADDRESS 0xc0340238ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_ADDRESS 0xc0340238ul
/* Register: shire_esr.M_Minshire.other.thread0_disable                    */
#define SHIRE_ESR_M_MINSHIRE_OTHER_THREAD0_DISABLE_ADDRESS 0xc0340240ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_THREAD0_DISABLE_BYTE_ADDRESS 0xc0340240ul
/* Register: shire_esr.M_Minshire.other.shire_error_log                    */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_ERROR_LOG_ADDRESS 0xc0340248ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_ERROR_LOG_BYTE_ADDRESS 0xc0340248ul
/* Register: shire_esr.M_Minshire.other.shire_pll_auto_config              */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ADDRESS 0xc0340250ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_BYTE_ADDRESS 0xc0340250ul
/* Register: shire_esr.M_Minshire.other.shire_pll_config_data_0            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_ADDRESS 0xc0340258ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_BYTE_ADDRESS 0xc0340258ul
/* Register: shire_esr.M_Minshire.other.shire_pll_config_data_1            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_ADDRESS 0xc0340260ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_BYTE_ADDRESS 0xc0340260ul
/* Register: shire_esr.M_Minshire.other.shire_pll_config_data_2            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_ADDRESS 0xc0340268ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_BYTE_ADDRESS 0xc0340268ul
/* Register: shire_esr.M_Minshire.other.shire_pll_config_data_3            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_ADDRESS 0xc0340270ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_BYTE_ADDRESS 0xc0340270ul
/* Register: shire_esr.M_Minshire.other.shire_pll_read_data                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_READ_DATA_ADDRESS 0xc0340288ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_PLL_READ_DATA_BYTE_ADDRESS 0xc0340288ul
/* Register: shire_esr.M_Minshire.other.shire_ctrl_clockmux                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_ADDRESS 0xc0340298ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_BYTE_ADDRESS 0xc0340298ul
/* Register: shire_esr.M_Minshire.other.shire_cache_ram_cfg1               */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_ADDRESS 0xc03402a0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_BYTE_ADDRESS 0xc03402a0ul
/* Register: shire_esr.M_Minshire.other.shire_cache_ram_cfg2               */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_ADDRESS 0xc03402a8ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_BYTE_ADDRESS 0xc03402a8ul
/* Register: shire_esr.M_Minshire.other.shire_cache_ram_cfg3               */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_ADDRESS 0xc03402b0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_BYTE_ADDRESS 0xc03402b0ul
/* Register: shire_esr.M_Minshire.other.shire_cache_ram_cfg4               */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_ADDRESS 0xc03402b8ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_BYTE_ADDRESS 0xc03402b8ul
/* Register: shire_esr.M_Minshire.other.shire_noc_interrupt_status         */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_ADDRESS 0xc03402c0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_BYTE_ADDRESS 0xc03402c0ul
/* Register: shire_esr.M_Minshire.other.shire_dll_auto_config              */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ADDRESS 0xc03402c8ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_BYTE_ADDRESS 0xc03402c8ul
/* Register: shire_esr.M_Minshire.other.shire_dll_config_data_0            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_ADDRESS 0xc03402d0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_BYTE_ADDRESS 0xc03402d0ul
/* Register: shire_esr.M_Minshire.other.shire_dll_config_data_1            */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_ADDRESS 0xc03402d8ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_BYTE_ADDRESS 0xc03402d8ul
/* Register: shire_esr.M_Minshire.other.shire_dll_read_data                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_READ_DATA_ADDRESS 0xc03402e0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_DLL_READ_DATA_BYTE_ADDRESS 0xc03402e0ul
/* Register: shire_esr.M_Minshire.other.icache_mprefetch                   */
#define SHIRE_ESR_M_MINSHIRE_OTHER_ICACHE_MPREFETCH_ADDRESS 0xc0340308ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_ICACHE_MPREFETCH_BYTE_ADDRESS 0xc0340308ul
/* Register: shire_esr.M_Minshire.other.clk_gate_ctrl                      */
#define SHIRE_ESR_M_MINSHIRE_OTHER_CLK_GATE_CTRL_ADDRESS 0xc0340310ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_CLK_GATE_CTRL_BYTE_ADDRESS 0xc0340310ul
/* Register: shire_esr.M_Minshire.other.shire_channel_eco_ctl              */
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_ADDRESS 0xc0340340ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_BYTE_ADDRESS 0xc0340340ul
/* Register: shire_esr.M_Minshire.other.esr_clk_dly_ctl                    */
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_CLK_DLY_CTL_ADDRESS 0xc0340348ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_CLK_DLY_CTL_BYTE_ADDRESS 0xc0340348ul
/* Register: shire_esr.M_Minshire.other.esr_dll_dly_est_ctl                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ADDRESS 0xc0340350ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_BYTE_ADDRESS 0xc0340350ul
/* Register: shire_esr.M_Minshire.other.esr_dll_dly_est_sts                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_DLL_DLY_EST_STS_ADDRESS 0xc0340358ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_ESR_DLL_DLY_EST_STS_BYTE_ADDRESS 0xc0340358ul
/* Register: shire_esr.M_Minshire.other.UC_Broadcast_Data_M                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_UC_BROADCAST_DATA_M_ADDRESS 0xc035fff0ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_UC_BROADCAST_DATA_M_BYTE_ADDRESS 0xc035fff0ul
/* Register: shire_esr.M_Minshire.other.UC_Broadcast_Ctrl_M                */
#define SHIRE_ESR_M_MINSHIRE_OTHER_UC_BROADCAST_CTRL_M_ADDRESS 0xc035fff8ul
#define SHIRE_ESR_M_MINSHIRE_OTHER_UC_BROADCAST_CTRL_M_BYTE_ADDRESS 0xc035fff8ul
/* Addressmap: shire_esr.M_Minshire.reserved_region                        */
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_ADDRESS 0xc03e0000ul
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_BYTE_ADDRESS 0xc03e0000ul
/* Group: shire_esr.M_Minshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0xc03e0000ul
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0xc03e0000ul
/* Register: shire_esr.M_Minshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0xc03e0000ul
#define SHIRE_ESR_M_MINSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0xc03e0000ul
/* Addressmap: shire_esr.M_Memshire                                        */
#define SHIRE_ESR_M_MEMSHIRE_ADDRESS 0xfa000000ul
#define SHIRE_ESR_M_MEMSHIRE_BYTE_ADDRESS 0xfa000000ul
#define SHIRE_ESR_M_MEMSHIRE_ARRAY_ELEMENT_SIZE 0x400000ull
#define SHIRE_ESR_M_MEMSHIRE_ARRAY_COUNT 0x8ull
#define SHIRE_ESR_M_MEMSHIRE_ARRAY_INDEX_MAX 0x7ull
#define SHIRE_ESR_M_MEMSHIRE_ARRAY_INDEX_MIN 0x0ull
/* Group: shire_esr.M_Memshire.ddrc_esr                                    */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_ADDRESS 0xfa000200ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_BYTE_ADDRESS 0xfa000200ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_scratch                    */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_SCRATCH_ADDRESS 0xfa000270ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_SCRATCH_BYTE_ADDRESS 0xfa000270ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_ctl_status         */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_CTL_STATUS_ADDRESS 0xfa000280ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xfa000280ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_cyc_cntr           */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_CYC_CNTR_ADDRESS 0xfa000288ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xfa000288ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p0_cntr            */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_CNTR_ADDRESS 0xfa000290ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xfa000290ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p1_cntr            */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_CNTR_ADDRESS 0xfa000298ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xfa000298ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p0_qual            */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_QUAL_ADDRESS 0xfa0002a0ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xfa0002a0ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p1_qual            */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_QUAL_ADDRESS 0xfa0002a8ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xfa0002a8ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p0_qual2           */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_QUAL2_ADDRESS 0xfa0002b0ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P0_QUAL2_BYTE_ADDRESS 0xfa0002b0ul
/* Register: shire_esr.M_Memshire.ddrc_esr.ddrc_perfmon_p1_qual2           */
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_QUAL2_ADDRESS 0xfa0002b8ul
#define SHIRE_ESR_M_MEMSHIRE_DDRC_ESR_DDRC_PERFMON_P1_QUAL2_BYTE_ADDRESS 0xfa0002b8ul
/* Addressmap: shire_esr.M_Ioshire                                         */
#define SHIRE_ESR_M_IOSHIRE_ADDRESS 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_BYTE_ADDRESS 0xff800000ul
/* Addressmap: shire_esr.M_Ioshire.rvtimer                                 */
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_ADDRESS 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_BYTE_ADDRESS 0xff800000ul
/* Group: shire_esr.M_Ioshire.rvtimer.rvtimer                              */
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_ADDRESS 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_BYTE_ADDRESS 0xff800000ul
/* Register: shire_esr.M_Ioshire.rvtimer.rvtimer.mtime                     */
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_MTIME_ADDRESS 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_MTIME_BYTE_ADDRESS 0xff800000ul
/* Register: shire_esr.M_Ioshire.rvtimer.rvtimer.mtimecmp                  */
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_MTIMECMP_ADDRESS 0xff800008ul
#define SHIRE_ESR_M_IOSHIRE_RVTIMER_RVTIMER_MTIMECMP_BYTE_ADDRESS 0xff800008ul
/* Group: shire_esr.M_Ioshire.bank                                         */
#define SHIRE_ESR_M_IOSHIRE_BANK_ADDRESS 0xffb00000ul
#define SHIRE_ESR_M_IOSHIRE_BANK_BYTE_ADDRESS 0xffb00000ul
#define SHIRE_ESR_M_IOSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_M_IOSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_M_IOSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_M_IOSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.M_Ioshire.bank.sc_l3_shire_swizzle_ctl              */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xffb00000ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xffb00000ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_ctl                          */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_CTL_ADDRESS 0xffb00008ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_CTL_BYTE_ADDRESS 0xffb00008ul
/* Register: shire_esr.M_Ioshire.bank.sc_pipe_ctl                          */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PIPE_CTL_ADDRESS 0xffb00010ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PIPE_CTL_BYTE_ADDRESS 0xffb00010ul
/* Register: shire_esr.M_Ioshire.bank.sc_l2_cache_ctl                      */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L2_CACHE_CTL_ADDRESS 0xffb00018ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xffb00018ul
/* Register: shire_esr.M_Ioshire.bank.sc_l3_cache_ctl                      */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L3_CACHE_CTL_ADDRESS 0xffb00020ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xffb00020ul
/* Register: shire_esr.M_Ioshire.bank.sc_scp_cache_ctl                     */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_SCP_CACHE_CTL_ADDRESS 0xffb00028ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xffb00028ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_ctl                    */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_CTL_ADDRESS 0xffb00030ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xffb00030ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_physical_index         */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xffb00038ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xffb00038ul
/* Union: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data0                     */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_ADDRESS 0xffb00040ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xffb00040ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data0.Tag_State        */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xffb00040ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xffb00040ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data0.Tag_RAM          */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xffb00040ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xffb00040ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data0.Data_RAM         */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xffb00040ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xffb00040ul
/* Union: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data1                     */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_ADDRESS 0xffb00048ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xffb00048ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data1.Tag_RAM          */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xffb00048ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xffb00048ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_data1.Data_RAM         */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xffb00048ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xffb00048ul
/* Union: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_ecc                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_ADDRESS 0xffb00050ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xffb00050ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_ecc.Tag_State          */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xffb00050ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xffb00050ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_ecc.Tag_RAM            */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xffb00050ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xffb00050ul
/* Register: shire_esr.M_Ioshire.bank.sc_idx_cop_sm_ecc.Data_RAM           */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xffb00050ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xffb00050ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_ctl                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_CTL_ADDRESS 0xffb00058ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xffb00058ul
/* Union: shire_esr.M_Ioshire.bank.sc_err_log_info                         */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ADDRESS 0xffb00060ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xffb00060ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_info.ECC_single_double    */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xffb00060ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xffb00060ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_info.ECC_counter_sat      */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xffb00060ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xffb00060ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_info.ECC_decode_slave     */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xffb00060ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xffb00060ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_info.ECC_perf_count       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xffb00060ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xffb00060ul
/* Register: shire_esr.M_Ioshire.bank.sc_err_log_address                   */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_ADDRESS_ADDRESS 0xffb00068ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xffb00068ul
/* Register: shire_esr.M_Ioshire.bank.sc_sbe_dbe_counts                    */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_SBE_DBE_COUNTS_ADDRESS 0xffb00070ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xffb00070ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_debug_ctl                    */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG_CTL_ADDRESS 0xffb00078ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xffb00078ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_debug0                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG0_ADDRESS 0xffb00080ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xffb00080ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_debug1                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG1_ADDRESS 0xffb00088ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xffb00088ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_debug2                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG2_ADDRESS 0xffb00090ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xffb00090ul
/* Register: shire_esr.M_Ioshire.bank.sc_reqq_debug3                       */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG3_ADDRESS 0xffb00098ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xffb00098ul
/* Register: shire_esr.M_Ioshire.bank.sc_eco_ctl                           */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ECO_CTL_ADDRESS 0xffb000a0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_ECO_CTL_BYTE_ADDRESS 0xffb000a0ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_ctl_status                */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_CTL_STATUS_ADDRESS 0xffb000b8ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xffb000b8ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_cyc_cntr                  */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_CYC_CNTR_ADDRESS 0xffb000c0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xffb000c0ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p0_cntr                   */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_CNTR_ADDRESS 0xffb000c8ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xffb000c8ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p1_cntr                   */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_CNTR_ADDRESS 0xffb000d0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xffb000d0ul
/* Union: shire_esr.M_Ioshire.bank.sc_perfmon_p0_qual                      */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_ADDRESS 0xffb000d8ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xffb000d8ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xffb000d8ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xffb000d8ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p0_qual.p0_event_counter  */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xffb000d8ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xffb000d8ul
/* Union: shire_esr.M_Ioshire.bank.sc_perfmon_p1_qual                      */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_ADDRESS 0xffb000e0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xffb000e0ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xffb000e0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xffb000e0ul
/* Register: shire_esr.M_Ioshire.bank.sc_perfmon_p1_qual.p1_event_counter  */
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xffb000e0ul
#define SHIRE_ESR_M_IOSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xffb000e0ul
/* Group: shire_esr.M_Ioshire.bankB                                        */
#define SHIRE_ESR_M_IOSHIRE_BANKB_ADDRESS 0xffb1e000ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_BYTE_ADDRESS 0xffb1e000ul
/* Register: shire_esr.M_Ioshire.bankB.sc_l3_shire_swizzle_ctl             */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xffb1e000ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xffb1e000ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_ctl                         */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_CTL_ADDRESS 0xffb1e008ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_CTL_BYTE_ADDRESS 0xffb1e008ul
/* Register: shire_esr.M_Ioshire.bankB.sc_pipe_ctl                         */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PIPE_CTL_ADDRESS 0xffb1e010ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PIPE_CTL_BYTE_ADDRESS 0xffb1e010ul
/* Register: shire_esr.M_Ioshire.bankB.sc_l2_cache_ctl                     */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L2_CACHE_CTL_ADDRESS 0xffb1e018ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xffb1e018ul
/* Register: shire_esr.M_Ioshire.bankB.sc_l3_cache_ctl                     */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L3_CACHE_CTL_ADDRESS 0xffb1e020ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xffb1e020ul
/* Register: shire_esr.M_Ioshire.bankB.sc_scp_cache_ctl                    */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_SCP_CACHE_CTL_ADDRESS 0xffb1e028ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xffb1e028ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_ctl                   */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_CTL_ADDRESS 0xffb1e030ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xffb1e030ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_physical_index        */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xffb1e038ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xffb1e038ul
/* Union: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data0                    */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_ADDRESS 0xffb1e040ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xffb1e040ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data0.Tag_State       */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xffb1e040ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xffb1e040ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data0.Tag_RAM         */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xffb1e040ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xffb1e040ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data0.Data_RAM        */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xffb1e040ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xffb1e040ul
/* Union: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data1                    */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_ADDRESS 0xffb1e048ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xffb1e048ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data1.Tag_RAM         */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xffb1e048ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xffb1e048ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_data1.Data_RAM        */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xffb1e048ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xffb1e048ul
/* Union: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_ecc                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_ADDRESS 0xffb1e050ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xffb1e050ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_ecc.Tag_State         */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xffb1e050ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xffb1e050ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_ecc.Tag_RAM           */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xffb1e050ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xffb1e050ul
/* Register: shire_esr.M_Ioshire.bankB.sc_idx_cop_sm_ecc.Data_RAM          */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xffb1e050ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xffb1e050ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_ctl                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_CTL_ADDRESS 0xffb1e058ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xffb1e058ul
/* Union: shire_esr.M_Ioshire.bankB.sc_err_log_info                        */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ADDRESS 0xffb1e060ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xffb1e060ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_info.ECC_single_double   */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xffb1e060ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xffb1e060ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_info.ECC_counter_sat     */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xffb1e060ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xffb1e060ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_info.ECC_decode_slave    */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xffb1e060ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xffb1e060ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_info.ECC_perf_count      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xffb1e060ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xffb1e060ul
/* Register: shire_esr.M_Ioshire.bankB.sc_err_log_address                  */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_ADDRESS_ADDRESS 0xffb1e068ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xffb1e068ul
/* Register: shire_esr.M_Ioshire.bankB.sc_sbe_dbe_counts                   */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_SBE_DBE_COUNTS_ADDRESS 0xffb1e070ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xffb1e070ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_debug_ctl                   */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG_CTL_ADDRESS 0xffb1e078ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xffb1e078ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_debug0                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG0_ADDRESS 0xffb1e080ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xffb1e080ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_debug1                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG1_ADDRESS 0xffb1e088ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xffb1e088ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_debug2                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG2_ADDRESS 0xffb1e090ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xffb1e090ul
/* Register: shire_esr.M_Ioshire.bankB.sc_reqq_debug3                      */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG3_ADDRESS 0xffb1e098ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xffb1e098ul
/* Register: shire_esr.M_Ioshire.bankB.sc_eco_ctl                          */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ECO_CTL_ADDRESS 0xffb1e0a0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_ECO_CTL_BYTE_ADDRESS 0xffb1e0a0ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_ctl_status               */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_CTL_STATUS_ADDRESS 0xffb1e0b8ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xffb1e0b8ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_cyc_cntr                 */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_CYC_CNTR_ADDRESS 0xffb1e0c0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xffb1e0c0ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p0_cntr                  */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_CNTR_ADDRESS 0xffb1e0c8ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xffb1e0c8ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p1_cntr                  */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_CNTR_ADDRESS 0xffb1e0d0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xffb1e0d0ul
/* Union: shire_esr.M_Ioshire.bankB.sc_perfmon_p0_qual                     */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_ADDRESS 0xffb1e0d8ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xffb1e0d8ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xffb1e0d8ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xffb1e0d8ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p0_qual.p0_event_counter */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xffb1e0d8ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xffb1e0d8ul
/* Union: shire_esr.M_Ioshire.bankB.sc_perfmon_p1_qual                     */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_ADDRESS 0xffb1e0e0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xffb1e0e0ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xffb1e0e0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xffb1e0e0ul
/* Register: shire_esr.M_Ioshire.bankB.sc_perfmon_p1_qual.p1_event_counter */
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xffb1e0e0ul
#define SHIRE_ESR_M_IOSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xffb1e0e0ul
/* Group: shire_esr.M_Ioshire.other                                        */
#define SHIRE_ESR_M_IOSHIRE_OTHER_ADDRESS 0xffb40000ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_BYTE_ADDRESS 0xffb40000ul
/* Register: shire_esr.M_Ioshire.other.minion_feature                      */
#define SHIRE_ESR_M_IOSHIRE_OTHER_MINION_FEATURE_ADDRESS 0xffb40000ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_MINION_FEATURE_BYTE_ADDRESS 0xffb40000ul
/* Register: shire_esr.M_Ioshire.other.shire_config                        */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CONFIG_ADDRESS 0xffb40008ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CONFIG_BYTE_ADDRESS 0xffb40008ul
/* Register: shire_esr.M_Ioshire.other.thread1_disable                     */
#define SHIRE_ESR_M_IOSHIRE_OTHER_THREAD1_DISABLE_ADDRESS 0xffb40010ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_THREAD1_DISABLE_BYTE_ADDRESS 0xffb40010ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_build_config            */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_ADDRESS 0xffb40018ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_BYTE_ADDRESS 0xffb40018ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_revision_id             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_ADDRESS 0xffb40020ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_BYTE_ADDRESS 0xffb40020ul
/* Register: shire_esr.M_Ioshire.other.ipi_redirect_filter                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_REDIRECT_FILTER_ADDRESS 0xffb40088ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_REDIRECT_FILTER_BYTE_ADDRESS 0xffb40088ul
/* Register: shire_esr.M_Ioshire.other.ipi_trigger                         */
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_TRIGGER_ADDRESS 0xffb40090ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_TRIGGER_BYTE_ADDRESS 0xffb40090ul
/* Register: shire_esr.M_Ioshire.other.ipi_trigger_clear                   */
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_TRIGGER_CLEAR_ADDRESS 0xffb40098ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_IPI_TRIGGER_CLEAR_BYTE_ADDRESS 0xffb40098ul
/* Register: shire_esr.M_Ioshire.other.mtime_local_target                  */
#define SHIRE_ESR_M_IOSHIRE_OTHER_MTIME_LOCAL_TARGET_ADDRESS 0xffb40218ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_MTIME_LOCAL_TARGET_BYTE_ADDRESS 0xffb40218ul
/* Register: shire_esr.M_Ioshire.other.shire_power_ctrl                    */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_POWER_CTRL_ADDRESS 0xffb40220ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_POWER_CTRL_BYTE_ADDRESS 0xffb40220ul
/* Register: shire_esr.M_Ioshire.other.power_ctrl_neigh_nsleepin           */
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_ADDRESS 0xffb40228ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_ADDRESS 0xffb40228ul
/* Register: shire_esr.M_Ioshire.other.power_ctrl_neigh_isolation          */
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_ADDRESS 0xffb40230ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_BYTE_ADDRESS 0xffb40230ul
/* Register: shire_esr.M_Ioshire.other.power_ctrl_neigh_nsleepout          */
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_ADDRESS 0xffb40238ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_ADDRESS 0xffb40238ul
/* Register: shire_esr.M_Ioshire.other.thread0_disable                     */
#define SHIRE_ESR_M_IOSHIRE_OTHER_THREAD0_DISABLE_ADDRESS 0xffb40240ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_THREAD0_DISABLE_BYTE_ADDRESS 0xffb40240ul
/* Register: shire_esr.M_Ioshire.other.shire_error_log                     */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_ERROR_LOG_ADDRESS 0xffb40248ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_ERROR_LOG_BYTE_ADDRESS 0xffb40248ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_auto_config               */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ADDRESS 0xffb40250ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_BYTE_ADDRESS 0xffb40250ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_config_data_0             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_ADDRESS 0xffb40258ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_BYTE_ADDRESS 0xffb40258ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_config_data_1             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_ADDRESS 0xffb40260ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_BYTE_ADDRESS 0xffb40260ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_config_data_2             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_ADDRESS 0xffb40268ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_BYTE_ADDRESS 0xffb40268ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_config_data_3             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_ADDRESS 0xffb40270ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_BYTE_ADDRESS 0xffb40270ul
/* Register: shire_esr.M_Ioshire.other.shire_pll_read_data                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_READ_DATA_ADDRESS 0xffb40288ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_PLL_READ_DATA_BYTE_ADDRESS 0xffb40288ul
/* Register: shire_esr.M_Ioshire.other.shire_ctrl_clockmux                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_ADDRESS 0xffb40298ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_BYTE_ADDRESS 0xffb40298ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_ram_cfg1                */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_ADDRESS 0xffb402a0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_BYTE_ADDRESS 0xffb402a0ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_ram_cfg2                */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_ADDRESS 0xffb402a8ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_BYTE_ADDRESS 0xffb402a8ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_ram_cfg3                */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_ADDRESS 0xffb402b0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_BYTE_ADDRESS 0xffb402b0ul
/* Register: shire_esr.M_Ioshire.other.shire_cache_ram_cfg4                */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_ADDRESS 0xffb402b8ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_BYTE_ADDRESS 0xffb402b8ul
/* Register: shire_esr.M_Ioshire.other.shire_noc_interrupt_status          */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_ADDRESS 0xffb402c0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_BYTE_ADDRESS 0xffb402c0ul
/* Register: shire_esr.M_Ioshire.other.shire_dll_auto_config               */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ADDRESS 0xffb402c8ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_BYTE_ADDRESS 0xffb402c8ul
/* Register: shire_esr.M_Ioshire.other.shire_dll_config_data_0             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_ADDRESS 0xffb402d0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_BYTE_ADDRESS 0xffb402d0ul
/* Register: shire_esr.M_Ioshire.other.shire_dll_config_data_1             */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_ADDRESS 0xffb402d8ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_BYTE_ADDRESS 0xffb402d8ul
/* Register: shire_esr.M_Ioshire.other.shire_dll_read_data                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_READ_DATA_ADDRESS 0xffb402e0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_DLL_READ_DATA_BYTE_ADDRESS 0xffb402e0ul
/* Register: shire_esr.M_Ioshire.other.icache_mprefetch                    */
#define SHIRE_ESR_M_IOSHIRE_OTHER_ICACHE_MPREFETCH_ADDRESS 0xffb40308ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_ICACHE_MPREFETCH_BYTE_ADDRESS 0xffb40308ul
/* Register: shire_esr.M_Ioshire.other.clk_gate_ctrl                       */
#define SHIRE_ESR_M_IOSHIRE_OTHER_CLK_GATE_CTRL_ADDRESS 0xffb40310ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_CLK_GATE_CTRL_BYTE_ADDRESS 0xffb40310ul
/* Register: shire_esr.M_Ioshire.other.shire_channel_eco_ctl               */
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_ADDRESS 0xffb40340ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_BYTE_ADDRESS 0xffb40340ul
/* Register: shire_esr.M_Ioshire.other.esr_clk_dly_ctl                     */
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_CLK_DLY_CTL_ADDRESS 0xffb40348ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_CLK_DLY_CTL_BYTE_ADDRESS 0xffb40348ul
/* Register: shire_esr.M_Ioshire.other.esr_dll_dly_est_ctl                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ADDRESS 0xffb40350ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_BYTE_ADDRESS 0xffb40350ul
/* Register: shire_esr.M_Ioshire.other.esr_dll_dly_est_sts                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_DLL_DLY_EST_STS_ADDRESS 0xffb40358ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_ESR_DLL_DLY_EST_STS_BYTE_ADDRESS 0xffb40358ul
/* Register: shire_esr.M_Ioshire.other.UC_Broadcast_Data_M                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_UC_BROADCAST_DATA_M_ADDRESS 0xffb5fff0ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_UC_BROADCAST_DATA_M_BYTE_ADDRESS 0xffb5fff0ul
/* Register: shire_esr.M_Ioshire.other.UC_Broadcast_Ctrl_M                 */
#define SHIRE_ESR_M_IOSHIRE_OTHER_UC_BROADCAST_CTRL_M_ADDRESS 0xffb5fff8ul
#define SHIRE_ESR_M_IOSHIRE_OTHER_UC_BROADCAST_CTRL_M_BYTE_ADDRESS 0xffb5fff8ul
/* Addressmap: shire_esr.M_Locshire                                        */
#define SHIRE_ESR_M_LOCSHIRE_ADDRESS 0xffc00000ul
#define SHIRE_ESR_M_LOCSHIRE_BYTE_ADDRESS 0xffc00000ul
/* Group: shire_esr.M_Locshire.neigh                                       */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ADDRESS 0xffd00000ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_BYTE_ADDRESS 0xffd00000ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ARRAY_ELEMENT_SIZE 0x10000ull
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.M_Locshire.neigh.minion_boot                        */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_MINION_BOOT_ADDRESS 0xffd00018ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_MINION_BOOT_BYTE_ADDRESS 0xffd00018ul
/* Register: shire_esr.M_Locshire.neigh.mprot                              */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_MPROT_ADDRESS 0xffd00020ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_MPROT_BYTE_ADDRESS 0xffd00020ul
/* Register: shire_esr.M_Locshire.neigh.vmspagesize                        */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_VMSPAGESIZE_ADDRESS 0xffd00038ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_VMSPAGESIZE_BYTE_ADDRESS 0xffd00038ul
/* Register: shire_esr.M_Locshire.neigh.pmu_ctrl                           */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_PMU_CTRL_ADDRESS 0xffd00068ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_PMU_CTRL_BYTE_ADDRESS 0xffd00068ul
/* Register: shire_esr.M_Locshire.neigh.neigh_chicken                      */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_NEIGH_CHICKEN_ADDRESS 0xffd00070ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_NEIGH_CHICKEN_BYTE_ADDRESS 0xffd00070ul
/* Register: shire_esr.M_Locshire.neigh.icache_err_log_ctl                 */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ADDRESS 0xffd00078ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_CTL_BYTE_ADDRESS 0xffd00078ul
/* Union: shire_esr.M_Locshire.neigh.icache_err_log_info                   */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ADDRESS 0xffd00080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_BYTE_ADDRESS 0xffd00080ul
/* Register: shire_esr.M_Locshire.neigh.icache_err_log_info.SBE_DBE        */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ADDRESS 0xffd00080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_ADDRESS 0xffd00080ul
/* Register: shire_esr.M_Locshire.neigh.icache_err_log_info.ECC_Saturation */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ADDRESS 0xffd00080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_ADDRESS 0xffd00080ul
/* Register: shire_esr.M_Locshire.neigh.icache_err_log_address             */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ADDRESS 0xffd00088ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xffd00088ul
/* Register: shire_esr.M_Locshire.neigh.icache_sbe_dbe_counts              */
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_ADDRESS 0xffd00090ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_BYTE_ADDRESS 0xffd00090ul
/* Group: shire_esr.M_Locshire.neighB                                      */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ADDRESS 0xffdf0000ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_BYTE_ADDRESS 0xffdf0000ul
/* Register: shire_esr.M_Locshire.neighB.minion_boot                       */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_MINION_BOOT_ADDRESS 0xffdf0018ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_MINION_BOOT_BYTE_ADDRESS 0xffdf0018ul
/* Register: shire_esr.M_Locshire.neighB.mprot                             */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_MPROT_ADDRESS 0xffdf0020ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_MPROT_BYTE_ADDRESS 0xffdf0020ul
/* Register: shire_esr.M_Locshire.neighB.vmspagesize                       */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_VMSPAGESIZE_ADDRESS 0xffdf0038ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_VMSPAGESIZE_BYTE_ADDRESS 0xffdf0038ul
/* Register: shire_esr.M_Locshire.neighB.pmu_ctrl                          */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_PMU_CTRL_ADDRESS 0xffdf0068ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_PMU_CTRL_BYTE_ADDRESS 0xffdf0068ul
/* Register: shire_esr.M_Locshire.neighB.neigh_chicken                     */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_NEIGH_CHICKEN_ADDRESS 0xffdf0070ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_NEIGH_CHICKEN_BYTE_ADDRESS 0xffdf0070ul
/* Register: shire_esr.M_Locshire.neighB.icache_err_log_ctl                */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_CTL_ADDRESS 0xffdf0078ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_CTL_BYTE_ADDRESS 0xffdf0078ul
/* Union: shire_esr.M_Locshire.neighB.icache_err_log_info                  */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ADDRESS 0xffdf0080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_BYTE_ADDRESS 0xffdf0080ul
/* Register: shire_esr.M_Locshire.neighB.icache_err_log_info.SBE_DBE       */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_SBE_DBE_ADDRESS 0xffdf0080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_ADDRESS 0xffdf0080ul
/* Register: shire_esr.M_Locshire.neighB.icache_err_log_info.ECC_Saturation */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ADDRESS 0xffdf0080ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_ADDRESS 0xffdf0080ul
/* Register: shire_esr.M_Locshire.neighB.icache_err_log_address            */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_ADDRESS_ADDRESS 0xffdf0088ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xffdf0088ul
/* Register: shire_esr.M_Locshire.neighB.icache_sbe_dbe_counts             */
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_SBE_DBE_COUNTS_ADDRESS 0xffdf0090ul
#define SHIRE_ESR_M_LOCSHIRE_NEIGHB_ICACHE_SBE_DBE_COUNTS_BYTE_ADDRESS 0xffdf0090ul
/* Group: shire_esr.M_Locshire.bank                                        */
#define SHIRE_ESR_M_LOCSHIRE_BANK_ADDRESS 0xfff00000ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_BYTE_ADDRESS 0xfff00000ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_ARRAY_ELEMENT_SIZE 0x2000ull
#define SHIRE_ESR_M_LOCSHIRE_BANK_ARRAY_COUNT 0x4ull
#define SHIRE_ESR_M_LOCSHIRE_BANK_ARRAY_INDEX_MAX 0x3ull
#define SHIRE_ESR_M_LOCSHIRE_BANK_ARRAY_INDEX_MIN 0x0ull
/* Register: shire_esr.M_Locshire.bank.sc_l3_shire_swizzle_ctl             */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xfff00000ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xfff00000ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_ctl                         */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_CTL_ADDRESS 0xfff00008ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_CTL_BYTE_ADDRESS 0xfff00008ul
/* Register: shire_esr.M_Locshire.bank.sc_pipe_ctl                         */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PIPE_CTL_ADDRESS 0xfff00010ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PIPE_CTL_BYTE_ADDRESS 0xfff00010ul
/* Register: shire_esr.M_Locshire.bank.sc_l2_cache_ctl                     */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L2_CACHE_CTL_ADDRESS 0xfff00018ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xfff00018ul
/* Register: shire_esr.M_Locshire.bank.sc_l3_cache_ctl                     */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L3_CACHE_CTL_ADDRESS 0xfff00020ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xfff00020ul
/* Register: shire_esr.M_Locshire.bank.sc_scp_cache_ctl                    */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_SCP_CACHE_CTL_ADDRESS 0xfff00028ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xfff00028ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_ctl                   */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_CTL_ADDRESS 0xfff00030ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xfff00030ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_physical_index        */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xfff00038ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xfff00038ul
/* Union: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data0                    */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_ADDRESS 0xfff00040ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xfff00040ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data0.Tag_State       */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xfff00040ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xfff00040ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data0.Tag_RAM         */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xfff00040ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xfff00040ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data0.Data_RAM        */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xfff00040ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xfff00040ul
/* Union: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data1                    */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_ADDRESS 0xfff00048ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xfff00048ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data1.Tag_RAM         */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xfff00048ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xfff00048ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_data1.Data_RAM        */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xfff00048ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xfff00048ul
/* Union: shire_esr.M_Locshire.bank.sc_idx_cop_sm_ecc                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_ADDRESS 0xfff00050ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xfff00050ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_ecc.Tag_State         */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xfff00050ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xfff00050ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_ecc.Tag_RAM           */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xfff00050ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xfff00050ul
/* Register: shire_esr.M_Locshire.bank.sc_idx_cop_sm_ecc.Data_RAM          */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xfff00050ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xfff00050ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_ctl                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_CTL_ADDRESS 0xfff00058ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xfff00058ul
/* Union: shire_esr.M_Locshire.bank.sc_err_log_info                        */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ADDRESS 0xfff00060ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xfff00060ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_info.ECC_single_double   */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xfff00060ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xfff00060ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_info.ECC_counter_sat     */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xfff00060ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xfff00060ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_info.ECC_decode_slave    */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xfff00060ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xfff00060ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_info.ECC_perf_count      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xfff00060ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xfff00060ul
/* Register: shire_esr.M_Locshire.bank.sc_err_log_address                  */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_ADDRESS_ADDRESS 0xfff00068ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xfff00068ul
/* Register: shire_esr.M_Locshire.bank.sc_sbe_dbe_counts                   */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_SBE_DBE_COUNTS_ADDRESS 0xfff00070ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xfff00070ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_debug_ctl                   */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG_CTL_ADDRESS 0xfff00078ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xfff00078ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_debug0                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG0_ADDRESS 0xfff00080ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xfff00080ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_debug1                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG1_ADDRESS 0xfff00088ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xfff00088ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_debug2                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG2_ADDRESS 0xfff00090ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xfff00090ul
/* Register: shire_esr.M_Locshire.bank.sc_reqq_debug3                      */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG3_ADDRESS 0xfff00098ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xfff00098ul
/* Register: shire_esr.M_Locshire.bank.sc_eco_ctl                          */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ECO_CTL_ADDRESS 0xfff000a0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_ECO_CTL_BYTE_ADDRESS 0xfff000a0ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_ctl_status               */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_CTL_STATUS_ADDRESS 0xfff000b8ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xfff000b8ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_cyc_cntr                 */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_CYC_CNTR_ADDRESS 0xfff000c0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xfff000c0ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p0_cntr                  */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_CNTR_ADDRESS 0xfff000c8ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xfff000c8ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p1_cntr                  */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_CNTR_ADDRESS 0xfff000d0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xfff000d0ul
/* Union: shire_esr.M_Locshire.bank.sc_perfmon_p0_qual                     */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_ADDRESS 0xfff000d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xfff000d8ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xfff000d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xfff000d8ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p0_qual.p0_event_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xfff000d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xfff000d8ul
/* Union: shire_esr.M_Locshire.bank.sc_perfmon_p1_qual                     */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_ADDRESS 0xfff000e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xfff000e0ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xfff000e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xfff000e0ul
/* Register: shire_esr.M_Locshire.bank.sc_perfmon_p1_qual.p1_event_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xfff000e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xfff000e0ul
/* Group: shire_esr.M_Locshire.bankB                                       */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_ADDRESS 0xfff1e000ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_BYTE_ADDRESS 0xfff1e000ul
/* Register: shire_esr.M_Locshire.bankB.sc_l3_shire_swizzle_ctl            */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0xfff1e000ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0xfff1e000ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_ctl                        */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_CTL_ADDRESS 0xfff1e008ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_CTL_BYTE_ADDRESS 0xfff1e008ul
/* Register: shire_esr.M_Locshire.bankB.sc_pipe_ctl                        */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PIPE_CTL_ADDRESS 0xfff1e010ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PIPE_CTL_BYTE_ADDRESS 0xfff1e010ul
/* Register: shire_esr.M_Locshire.bankB.sc_l2_cache_ctl                    */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L2_CACHE_CTL_ADDRESS 0xfff1e018ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L2_CACHE_CTL_BYTE_ADDRESS 0xfff1e018ul
/* Register: shire_esr.M_Locshire.bankB.sc_l3_cache_ctl                    */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L3_CACHE_CTL_ADDRESS 0xfff1e020ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_L3_CACHE_CTL_BYTE_ADDRESS 0xfff1e020ul
/* Register: shire_esr.M_Locshire.bankB.sc_scp_cache_ctl                   */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_SCP_CACHE_CTL_ADDRESS 0xfff1e028ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0xfff1e028ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_ctl                  */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_CTL_ADDRESS 0xfff1e030ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0xfff1e030ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_physical_index       */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0xfff1e038ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0xfff1e038ul
/* Union: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data0                   */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_ADDRESS 0xfff1e040ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0xfff1e040ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data0.Tag_State      */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0xfff1e040ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0xfff1e040ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data0.Tag_RAM        */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0xfff1e040ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0xfff1e040ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data0.Data_RAM       */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0xfff1e040ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0xfff1e040ul
/* Union: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data1                   */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_ADDRESS 0xfff1e048ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0xfff1e048ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data1.Tag_RAM        */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0xfff1e048ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0xfff1e048ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_data1.Data_RAM       */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0xfff1e048ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0xfff1e048ul
/* Union: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_ecc                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_ADDRESS 0xfff1e050ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0xfff1e050ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_ecc.Tag_State        */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0xfff1e050ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0xfff1e050ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_ecc.Tag_RAM          */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0xfff1e050ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0xfff1e050ul
/* Register: shire_esr.M_Locshire.bankB.sc_idx_cop_sm_ecc.Data_RAM         */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0xfff1e050ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0xfff1e050ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_ctl                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_CTL_ADDRESS 0xfff1e058ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_CTL_BYTE_ADDRESS 0xfff1e058ul
/* Union: shire_esr.M_Locshire.bankB.sc_err_log_info                       */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ADDRESS 0xfff1e060ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_BYTE_ADDRESS 0xfff1e060ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_info.ECC_single_double  */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0xfff1e060ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0xfff1e060ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_info.ECC_counter_sat    */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0xfff1e060ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0xfff1e060ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_info.ECC_decode_slave   */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0xfff1e060ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0xfff1e060ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_info.ECC_perf_count     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0xfff1e060ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0xfff1e060ul
/* Register: shire_esr.M_Locshire.bankB.sc_err_log_address                 */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_ADDRESS_ADDRESS 0xfff1e068ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0xfff1e068ul
/* Register: shire_esr.M_Locshire.bankB.sc_sbe_dbe_counts                  */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_SBE_DBE_COUNTS_ADDRESS 0xfff1e070ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0xfff1e070ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_debug_ctl                  */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG_CTL_ADDRESS 0xfff1e078ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0xfff1e078ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_debug0                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG0_ADDRESS 0xfff1e080ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG0_BYTE_ADDRESS 0xfff1e080ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_debug1                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG1_ADDRESS 0xfff1e088ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG1_BYTE_ADDRESS 0xfff1e088ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_debug2                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG2_ADDRESS 0xfff1e090ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG2_BYTE_ADDRESS 0xfff1e090ul
/* Register: shire_esr.M_Locshire.bankB.sc_reqq_debug3                     */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG3_ADDRESS 0xfff1e098ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_REQQ_DEBUG3_BYTE_ADDRESS 0xfff1e098ul
/* Register: shire_esr.M_Locshire.bankB.sc_eco_ctl                         */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ECO_CTL_ADDRESS 0xfff1e0a0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_ECO_CTL_BYTE_ADDRESS 0xfff1e0a0ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_ctl_status              */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_CTL_STATUS_ADDRESS 0xfff1e0b8ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xfff1e0b8ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_cyc_cntr                */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_CYC_CNTR_ADDRESS 0xfff1e0c0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xfff1e0c0ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p0_cntr                 */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_CNTR_ADDRESS 0xfff1e0c8ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xfff1e0c8ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p1_cntr                 */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_CNTR_ADDRESS 0xfff1e0d0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xfff1e0d0ul
/* Union: shire_esr.M_Locshire.bankB.sc_perfmon_p0_qual                    */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_ADDRESS 0xfff1e0d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xfff1e0d8ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p0_qual.p0_resource_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xfff1e0d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xfff1e0d8ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p0_qual.p0_event_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xfff1e0d8ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xfff1e0d8ul
/* Union: shire_esr.M_Locshire.bankB.sc_perfmon_p1_qual                    */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_ADDRESS 0xfff1e0e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xfff1e0e0ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p1_qual.p1_resource_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xfff1e0e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xfff1e0e0ul
/* Register: shire_esr.M_Locshire.bankB.sc_perfmon_p1_qual.p1_event_counter */
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xfff1e0e0ul
#define SHIRE_ESR_M_LOCSHIRE_BANKB_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xfff1e0e0ul
/* Group: shire_esr.M_Locshire.other                                       */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ADDRESS 0xfff40000ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_BYTE_ADDRESS 0xfff40000ul
/* Register: shire_esr.M_Locshire.other.minion_feature                     */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_MINION_FEATURE_ADDRESS 0xfff40000ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_MINION_FEATURE_BYTE_ADDRESS 0xfff40000ul
/* Register: shire_esr.M_Locshire.other.shire_config                       */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CONFIG_ADDRESS 0xfff40008ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CONFIG_BYTE_ADDRESS 0xfff40008ul
/* Register: shire_esr.M_Locshire.other.thread1_disable                    */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_THREAD1_DISABLE_ADDRESS 0xfff40010ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_THREAD1_DISABLE_BYTE_ADDRESS 0xfff40010ul
/* Register: shire_esr.M_Locshire.other.shire_cache_build_config           */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_ADDRESS 0xfff40018ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_BYTE_ADDRESS 0xfff40018ul
/* Register: shire_esr.M_Locshire.other.shire_cache_revision_id            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_ADDRESS 0xfff40020ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_REVISION_ID_BYTE_ADDRESS 0xfff40020ul
/* Register: shire_esr.M_Locshire.other.ipi_redirect_filter                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_REDIRECT_FILTER_ADDRESS 0xfff40088ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_REDIRECT_FILTER_BYTE_ADDRESS 0xfff40088ul
/* Register: shire_esr.M_Locshire.other.ipi_trigger                        */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_TRIGGER_ADDRESS 0xfff40090ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_TRIGGER_BYTE_ADDRESS 0xfff40090ul
/* Register: shire_esr.M_Locshire.other.ipi_trigger_clear                  */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_TRIGGER_CLEAR_ADDRESS 0xfff40098ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_IPI_TRIGGER_CLEAR_BYTE_ADDRESS 0xfff40098ul
/* Register: shire_esr.M_Locshire.other.mtime_local_target                 */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_MTIME_LOCAL_TARGET_ADDRESS 0xfff40218ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_MTIME_LOCAL_TARGET_BYTE_ADDRESS 0xfff40218ul
/* Register: shire_esr.M_Locshire.other.shire_power_ctrl                   */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_POWER_CTRL_ADDRESS 0xfff40220ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_POWER_CTRL_BYTE_ADDRESS 0xfff40220ul
/* Register: shire_esr.M_Locshire.other.power_ctrl_neigh_nsleepin          */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_ADDRESS 0xfff40228ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_ADDRESS 0xfff40228ul
/* Register: shire_esr.M_Locshire.other.power_ctrl_neigh_isolation         */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_ADDRESS 0xfff40230ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_BYTE_ADDRESS 0xfff40230ul
/* Register: shire_esr.M_Locshire.other.power_ctrl_neigh_nsleepout         */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_ADDRESS 0xfff40238ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_ADDRESS 0xfff40238ul
/* Register: shire_esr.M_Locshire.other.thread0_disable                    */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_THREAD0_DISABLE_ADDRESS 0xfff40240ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_THREAD0_DISABLE_BYTE_ADDRESS 0xfff40240ul
/* Register: shire_esr.M_Locshire.other.shire_error_log                    */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_ERROR_LOG_ADDRESS 0xfff40248ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_ERROR_LOG_BYTE_ADDRESS 0xfff40248ul
/* Register: shire_esr.M_Locshire.other.shire_pll_auto_config              */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ADDRESS 0xfff40250ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_BYTE_ADDRESS 0xfff40250ul
/* Register: shire_esr.M_Locshire.other.shire_pll_config_data_0            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_ADDRESS 0xfff40258ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_BYTE_ADDRESS 0xfff40258ul
/* Register: shire_esr.M_Locshire.other.shire_pll_config_data_1            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_ADDRESS 0xfff40260ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_BYTE_ADDRESS 0xfff40260ul
/* Register: shire_esr.M_Locshire.other.shire_pll_config_data_2            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_ADDRESS 0xfff40268ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_BYTE_ADDRESS 0xfff40268ul
/* Register: shire_esr.M_Locshire.other.shire_pll_config_data_3            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_ADDRESS 0xfff40270ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_BYTE_ADDRESS 0xfff40270ul
/* Register: shire_esr.M_Locshire.other.shire_pll_read_data                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_READ_DATA_ADDRESS 0xfff40288ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_PLL_READ_DATA_BYTE_ADDRESS 0xfff40288ul
/* Register: shire_esr.M_Locshire.other.shire_ctrl_clockmux                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_ADDRESS 0xfff40298ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_BYTE_ADDRESS 0xfff40298ul
/* Register: shire_esr.M_Locshire.other.shire_cache_ram_cfg1               */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_ADDRESS 0xfff402a0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_BYTE_ADDRESS 0xfff402a0ul
/* Register: shire_esr.M_Locshire.other.shire_cache_ram_cfg2               */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_ADDRESS 0xfff402a8ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_BYTE_ADDRESS 0xfff402a8ul
/* Register: shire_esr.M_Locshire.other.shire_cache_ram_cfg3               */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_ADDRESS 0xfff402b0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_BYTE_ADDRESS 0xfff402b0ul
/* Register: shire_esr.M_Locshire.other.shire_cache_ram_cfg4               */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_ADDRESS 0xfff402b8ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_BYTE_ADDRESS 0xfff402b8ul
/* Register: shire_esr.M_Locshire.other.shire_noc_interrupt_status         */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_ADDRESS 0xfff402c0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_BYTE_ADDRESS 0xfff402c0ul
/* Register: shire_esr.M_Locshire.other.shire_dll_auto_config              */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ADDRESS 0xfff402c8ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_BYTE_ADDRESS 0xfff402c8ul
/* Register: shire_esr.M_Locshire.other.shire_dll_config_data_0            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_ADDRESS 0xfff402d0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_BYTE_ADDRESS 0xfff402d0ul
/* Register: shire_esr.M_Locshire.other.shire_dll_config_data_1            */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_ADDRESS 0xfff402d8ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_BYTE_ADDRESS 0xfff402d8ul
/* Register: shire_esr.M_Locshire.other.shire_dll_read_data                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_READ_DATA_ADDRESS 0xfff402e0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_DLL_READ_DATA_BYTE_ADDRESS 0xfff402e0ul
/* Register: shire_esr.M_Locshire.other.icache_mprefetch                   */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ICACHE_MPREFETCH_ADDRESS 0xfff40308ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ICACHE_MPREFETCH_BYTE_ADDRESS 0xfff40308ul
/* Register: shire_esr.M_Locshire.other.clk_gate_ctrl                      */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_CLK_GATE_CTRL_ADDRESS 0xfff40310ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_CLK_GATE_CTRL_BYTE_ADDRESS 0xfff40310ul
/* Register: shire_esr.M_Locshire.other.shire_channel_eco_ctl              */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_ADDRESS 0xfff40340ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_BYTE_ADDRESS 0xfff40340ul
/* Register: shire_esr.M_Locshire.other.esr_clk_dly_ctl                    */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_CLK_DLY_CTL_ADDRESS 0xfff40348ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_CLK_DLY_CTL_BYTE_ADDRESS 0xfff40348ul
/* Register: shire_esr.M_Locshire.other.esr_dll_dly_est_ctl                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ADDRESS 0xfff40350ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_DLL_DLY_EST_CTL_BYTE_ADDRESS 0xfff40350ul
/* Register: shire_esr.M_Locshire.other.esr_dll_dly_est_sts                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_DLL_DLY_EST_STS_ADDRESS 0xfff40358ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_ESR_DLL_DLY_EST_STS_BYTE_ADDRESS 0xfff40358ul
/* Register: shire_esr.M_Locshire.other.UC_Broadcast_Data_M                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_UC_BROADCAST_DATA_M_ADDRESS 0xfff5fff0ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_UC_BROADCAST_DATA_M_BYTE_ADDRESS 0xfff5fff0ul
/* Register: shire_esr.M_Locshire.other.UC_Broadcast_Ctrl_M                */
#define SHIRE_ESR_M_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_M_ADDRESS 0xfff5fff8ul
#define SHIRE_ESR_M_LOCSHIRE_OTHER_UC_BROADCAST_CTRL_M_BYTE_ADDRESS 0xfff5fff8ul
/* Addressmap: shire_esr.M_Locshire.reserved_region                        */
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_ADDRESS 0xfffe0000ul
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_BYTE_ADDRESS 0xfffe0000ul
/* Group: shire_esr.M_Locshire.reserved_region.shire_res_t                 */
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_ADDRESS 0xfffe0000ul
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_BYTE_ADDRESS 0xfffe0000ul
/* Register: shire_esr.M_Locshire.reserved_region.shire_res_t.placeholder  */
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_ADDRESS 0xfffe0000ul
#define SHIRE_ESR_M_LOCSHIRE_RESERVED_REGION_SHIRE_RES_T_PLACEHOLDER_BYTE_ADDRESS 0xfffe0000ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: shire_esr                                              */
/* Addressmap template: shire_esr                                          */
#define SHIRE_ESR_SIZE 0xfffe0008ul
#define SHIRE_ESR_BYTE_SIZE 0xfffe0008ul
/* Addressmap member: shire_esr.U_Minshire                                 */
/* Addressmap type referenced: U_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_U_MINSHIRE_OFFSET 0x0ul
#define SHIRE_ESR_U_MINSHIRE_BYTE_OFFSET 0x0ul
#define SHIRE_ESR_U_MINSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_U_MINSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.U_Ioshire                                  */
/* Addressmap type referenced: U_ioshire                                   */
/* Addressmap template referenced: ioshire_t                               */
#define SHIRE_ESR_U_IOSHIRE_OFFSET 0x3f800000ul
#define SHIRE_ESR_U_IOSHIRE_BYTE_OFFSET 0x3f800000ul
#define SHIRE_ESR_U_IOSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_U_IOSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.U_Locshire                                 */
/* Addressmap type referenced: U_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_U_LOCSHIRE_OFFSET 0x3fc00000ul
#define SHIRE_ESR_U_LOCSHIRE_BYTE_OFFSET 0x3fc00000ul
#define SHIRE_ESR_U_LOCSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_U_LOCSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.S_Minshire                                 */
/* Addressmap type referenced: S_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_S_MINSHIRE_OFFSET 0x40000000ul
#define SHIRE_ESR_S_MINSHIRE_BYTE_OFFSET 0x40000000ul
#define SHIRE_ESR_S_MINSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_S_MINSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.S_Ioshire                                  */
/* Addressmap type referenced: S_ioshire                                   */
/* Addressmap template referenced: ioshire_t                               */
#define SHIRE_ESR_S_IOSHIRE_OFFSET 0x7f800000ul
#define SHIRE_ESR_S_IOSHIRE_BYTE_OFFSET 0x7f800000ul
#define SHIRE_ESR_S_IOSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_S_IOSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.S_Locshire                                 */
/* Addressmap type referenced: S_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_S_LOCSHIRE_OFFSET 0x7fc00000ul
#define SHIRE_ESR_S_LOCSHIRE_BYTE_OFFSET 0x7fc00000ul
#define SHIRE_ESR_S_LOCSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_S_LOCSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.D_Minshire                                 */
/* Addressmap type referenced: D_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_D_MINSHIRE_OFFSET 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_BYTE_OFFSET 0x80000000ul
#define SHIRE_ESR_D_MINSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_D_MINSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.D_Memshire                                 */
/* Addressmap type referenced: D_memshire                                  */
/* Addressmap template referenced: memshire_t                              */
#define SHIRE_ESR_D_MEMSHIRE_OFFSET 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_BYTE_OFFSET 0xba000000ul
#define SHIRE_ESR_D_MEMSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_D_MEMSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.D_Ioshire                                  */
/* Addressmap type referenced: D_ioshire                                   */
/* Addressmap template referenced: ioshire_t                               */
#define SHIRE_ESR_D_IOSHIRE_OFFSET 0xbf800000ul
#define SHIRE_ESR_D_IOSHIRE_BYTE_OFFSET 0xbf800000ul
#define SHIRE_ESR_D_IOSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_D_IOSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.D_Locshire                                 */
/* Addressmap type referenced: D_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_D_LOCSHIRE_OFFSET 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_BYTE_OFFSET 0xbfc00000ul
#define SHIRE_ESR_D_LOCSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_D_LOCSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.M_Minshire                                 */
/* Addressmap type referenced: M_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_M_MINSHIRE_OFFSET 0xc0000000ul
#define SHIRE_ESR_M_MINSHIRE_BYTE_OFFSET 0xc0000000ul
#define SHIRE_ESR_M_MINSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_M_MINSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.M_Memshire                                 */
/* Addressmap type referenced: M_memshire                                  */
/* Addressmap template referenced: memshire_t                              */
#define SHIRE_ESR_M_MEMSHIRE_OFFSET 0xfa000000ul
#define SHIRE_ESR_M_MEMSHIRE_BYTE_OFFSET 0xfa000000ul
#define SHIRE_ESR_M_MEMSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_M_MEMSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.M_Ioshire                                  */
/* Addressmap type referenced: M_ioshire                                   */
/* Addressmap template referenced: ioshire_t                               */
#define SHIRE_ESR_M_IOSHIRE_OFFSET 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_BYTE_OFFSET 0xff800000ul
#define SHIRE_ESR_M_IOSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_M_IOSHIRE_WRITE_ACCESS 1u
/* Addressmap member: shire_esr.M_Locshire                                 */
/* Addressmap type referenced: M_minshire                                  */
/* Addressmap template referenced: minshire_t                              */
#define SHIRE_ESR_M_LOCSHIRE_OFFSET 0xffc00000ul
#define SHIRE_ESR_M_LOCSHIRE_BYTE_OFFSET 0xffc00000ul
#define SHIRE_ESR_M_LOCSHIRE_READ_ACCESS 1u
#define SHIRE_ESR_M_LOCSHIRE_WRITE_ACCESS 1u

/* Addressmap type: U_minshire                                             */
/* Addressmap template: minshire_t                                         */
#define U_MINSHIRE_SIZE 0x3e0008ul
#define U_MINSHIRE_BYTE_SIZE 0x3e0008ul
/* Group member: minshire_t.neigh                                          */
/* Group type referenced: U_shire_neigh                                    */
/* Group template referenced: U_shire_neigh                                */
#define U_MINSHIRE_NEIGH_OFFSET 0x100000ul
#define U_MINSHIRE_NEIGH_BYTE_OFFSET 0x100000ul
#define U_MINSHIRE_NEIGH_READ_ACCESS 1u
#define U_MINSHIRE_NEIGH_WRITE_ACCESS 1u
/* Group member: minshire_t.neighB                                         */
/* Group type referenced: U_shire_neigh                                    */
/* Group template referenced: U_shire_neigh                                */
#define U_MINSHIRE_NEIGHB_OFFSET 0x1f0000ul
#define U_MINSHIRE_NEIGHB_BYTE_OFFSET 0x1f0000ul
#define U_MINSHIRE_NEIGHB_READ_ACCESS 1u
#define U_MINSHIRE_NEIGHB_WRITE_ACCESS 1u
/* Group member: minshire_t.bank                                           */
/* Group type referenced: U_shire_bank                                     */
/* Group template referenced: U_shire_bank                                 */
#define U_MINSHIRE_BANK_OFFSET 0x300000ul
#define U_MINSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define U_MINSHIRE_BANK_READ_ACCESS 1u
#define U_MINSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: minshire_t.bankB                                          */
/* Group type referenced: U_shire_bank                                     */
/* Group template referenced: U_shire_bank                                 */
#define U_MINSHIRE_BANKB_OFFSET 0x31e000ul
#define U_MINSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define U_MINSHIRE_BANKB_READ_ACCESS 1u
#define U_MINSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: minshire_t.other                                          */
/* Group type referenced: U_shire_other                                    */
/* Group template referenced: U_shire_other                                */
#define U_MINSHIRE_OTHER_OFFSET 0x340000ul
#define U_MINSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define U_MINSHIRE_OTHER_READ_ACCESS 1u
#define U_MINSHIRE_OTHER_WRITE_ACCESS 1u
/* Addressmap member: minshire_t.reserve_region                            */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define U_MINSHIRE_RESERVE_REGION_OFFSET 0x3e0000ul
#define U_MINSHIRE_RESERVE_REGION_BYTE_OFFSET 0x3e0000ul
#define U_MINSHIRE_RESERVE_REGION_READ_ACCESS 1u
#define U_MINSHIRE_RESERVE_REGION_WRITE_ACCESS 1u

/* Group type: U_shire_neigh                                               */
/* Group template: U_shire_neigh                                           */
#define U_SHIRE_NEIGH_SIZE 0x8018u
#define U_SHIRE_NEIGH_BYTE_SIZE 0x8018u
/* Register member: U_shire_neigh.ipi_redirect_pc                          */
/* Register type referenced: U_shire_neigh::ipi_redirect_pc                */
/* Register template referenced: U_shire_neigh::ipi_redirect_pc            */
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_OFFSET 0x40ul
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_BYTE_OFFSET 0x40ul
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_READ_ACCESS 1u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_WRITE_MASK 0xffffffffffffffffull
/* Register member: U_shire_neigh.texture_control                          */
/* Register type referenced: U_shire_neigh::texture_control                */
/* Register template referenced: U_shire_neigh::texture_control            */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_OFFSET 0x8000ul
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_BYTE_OFFSET 0x8000ul
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_RESET_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_WRITE_MASK 0x00000000000001ffull
/* Register member: U_shire_neigh.texture_status                           */
/* Register type referenced: U_shire_neigh::texture_status                 */
/* Register template referenced: U_shire_neigh::texture_status             */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_OFFSET 0x8008ul
#define U_SHIRE_NEIGH_TEXTURE_STATUS_BYTE_OFFSET 0x8008ul
#define U_SHIRE_NEIGH_TEXTURE_STATUS_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_RESET_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: U_shire_neigh.texture_image_table_ptr                  */
/* Register type referenced: U_shire_neigh::texture_image_table_ptr        */
/* Register template referenced: U_shire_neigh::texture_image_table_ptr    */
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_OFFSET 0x8010ul
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_BYTE_OFFSET 0x8010ul
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_WRITE_MASK 0xffffffffffffffffull

/* Register type: U_shire_neigh::ipi_redirect_pc                           */
/* Register template: U_shire_neigh::ipi_redirect_pc                       */
/* Field member: U_shire_neigh::ipi_redirect_pc.ipi_redirect_pc            */
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_MSB 63u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_LSB 0u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_WIDTH 64u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_READ_ACCESS 1u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_FIELD_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_NEIGH_IPI_REDIRECT_PC_IPI_REDIRECT_PC_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: U_shire_neigh::texture_control                           */
/* Register template: U_shire_neigh::texture_control                       */
/* Field member: U_shire_neigh::texture_control.tb_only_lod0               */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_MSB 8u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_LSB 8u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_FIELD_MASK 0x0000000000000100ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_ONLY_LOD0_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: U_shire_neigh::texture_control.tb_single_tbpull           */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_MSB 7u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_LSB 7u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_FIELD_MASK 0x0000000000000080ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TBPULL_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: U_shire_neigh::texture_control.tb_disable_mipmap          */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_MSB 6u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_LSB 6u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_FIELD_MASK 0x0000000000000040ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_MIPMAP_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: U_shire_neigh::texture_control.tb_disable_aniso           */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_MSB 5u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_LSB 5u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_FIELD_MASK 0x0000000000000020ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_DISABLE_ANISO_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: U_shire_neigh::texture_control.tb_single_texel            */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_MSB 4u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_LSB 4u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_FIELD_MASK 0x0000000000000010ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_TEXEL_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: U_shire_neigh::texture_control.tb_single_l2req            */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_MSB 3u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_LSB 3u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_FIELD_MASK 0x0000000000000008ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_SINGLE_L2REQ_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: U_shire_neigh::texture_control.tb_ignore_cg               */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_MSB 2u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_LSB 2u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_FIELD_MASK 0x0000000000000004ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_IGNORE_CG_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: U_shire_neigh::texture_control.tb_force_cg                */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_MSB 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_LSB 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_FIELD_MASK 0x0000000000000002ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_FORCE_CG_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: U_shire_neigh::texture_control.tb_en                      */
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_MSB 0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_LSB 0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_FIELD_MASK 0x0000000000000001ull
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_NEIGH_TEXTURE_CONTROL_TB_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: U_shire_neigh::texture_status                            */
/* Register template: U_shire_neigh::texture_status                        */
/* Field member: U_shire_neigh::texture_status.tb_obuff_full               */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_MSB 11u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_LSB 11u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_FIELD_MASK 0x0000000000000800ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_OBUFF_FULL_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: U_shire_neigh::texture_status.tb_inf_tbpull_req           */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_MSB 10u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_LSB 8u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_WIDTH 3u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_FIELD_MASK 0x0000000000000700ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_INF_TBPULL_REQ_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: U_shire_neigh::texture_status.tb_ibuff_oc                 */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_MSB 7u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_LSB 3u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_WIDTH 5u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_RESET 0x00u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_FIELD_MASK 0x00000000000000f8ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_GET(x) \
   (((x) & 0x00000000000000f8ull) >> 3)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_SET(x) \
   (((x) << 3) & 0x00000000000000f8ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IBUFF_OC_MODIFY(r, x) \
   ((((x) << 3) & 0x00000000000000f8ull) | ((r) & 0xffffffffffffff07ull))
/* Field member: U_shire_neigh::texture_status.tb_texsend_fifo             */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_MSB 2u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_LSB 2u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_FIELD_MASK 0x0000000000000004ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_TEXSEND_FIFO_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: U_shire_neigh::texture_status.tb_idle                     */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_MSB 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_LSB 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_FIELD_MASK 0x0000000000000002ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_IDLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: U_shire_neigh::texture_status.tb_en                       */
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_MSB 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_LSB 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_WIDTH 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_WRITE_ACCESS 0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_RESET 0x0u
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_FIELD_MASK 0x0000000000000001ull
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_NEIGH_TEXTURE_STATUS_TB_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: U_shire_neigh::texture_image_table_ptr                   */
/* Register template: U_shire_neigh::texture_image_table_ptr               */
/* Field member: U_shire_neigh::texture_image_table_ptr.texture_image_table_ptr */
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_MSB 63u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_LSB 0u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_WIDTH 64u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_READ_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_WRITE_ACCESS 1u
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_FIELD_MASK 0xffffffffffffffffull
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_NEIGH_TEXTURE_IMAGE_TABLE_PTR_TEXTURE_IMAGE_TABLE_PTR_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Group type: U_shire_bank                                                */
/* Group template: U_shire_bank                                            */
#define U_SHIRE_BANK_SIZE 0x108u
#define U_SHIRE_BANK_BYTE_SIZE 0x108u
/* Register member: U_shire_bank.sc_idx_cop_sm_ctl_user                    */
/* Register type referenced: U_shire_bank::sc_idx_cop_sm_ctl_user          */
/* Register template referenced: U_shire_bank::sc_idx_cop_sm_ctl_user      */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OFFSET 0x100ul
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_BYTE_OFFSET 0x100ul
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_RESET_MASK 0xffffffff00ff10fcull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_WRITE_MASK 0x00000000ff00ef03ull

/* Register type: U_shire_bank::sc_idx_cop_sm_ctl_user                     */
/* Register template: U_shire_bank::sc_idx_cop_sm_ctl_user                 */
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.idx_cop_sm_state     */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_MSB 31u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_LSB 24u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_WIDTH 8u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_FIELD_MASK 0x00000000ff000000ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.logical_ram          */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_MSB 15u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LSB 14u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_WIDTH 2u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_FIELD_MASK 0x000000000000c000ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_GET(x) \
   (((x) & 0x000000000000c000ull) >> 14)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_SET(x) \
   (((x) << 14) & 0x000000000000c000ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_MODIFY(r, x) \
   ((((x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.ecc_wr_en            */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_MSB 13u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_LSB 13u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_WIDTH 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_FIELD_MASK 0x0000000000002000ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.opcode               */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_MSB 11u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_LSB 8u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_WIDTH 4u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_FIELD_MASK 0x0000000000000f00ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_GET(x) \
   (((x) & 0x0000000000000f00ull) >> 8)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_SET(x) \
   (((x) << 8) & 0x0000000000000f00ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_OPCODE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.abort                */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_MSB 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_LSB 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_WIDTH 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_FIELD_MASK 0x0000000000000002ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_ABORT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: U_shire_bank::sc_idx_cop_sm_ctl_user.go                   */
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_MSB 0u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_LSB 0u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_WIDTH 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_READ_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_WRITE_ACCESS 1u
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_FIELD_MASK 0x0000000000000001ull
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define U_SHIRE_BANK_SC_IDX_COP_SM_CTL_USER_GO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Group type: U_shire_other                                               */
/* Group template: U_shire_other                                           */
#define U_SHIRE_OTHER_SIZE 0x20000ul
#define U_SHIRE_OTHER_BYTE_SIZE 0x20000ul
/* Register member: U_shire_other.ipi_redirect_mask                        */
/* Register type referenced: U_shire_other::ipi_redirect_mask              */
/* Register template referenced: U_shire_other::ipi_redirect_mask          */
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_OFFSET 0x80ul
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_BYTE_OFFSET 0x80ul
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_READ_ACCESS 0u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_READ_MASK 0x0000000000000000ull
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_WRITE_MASK 0xffffffffffffffffull
/* Register member: U_shire_other.fcc_credinc_0                            */
/* Register type referenced: U_shire_other::fcc_credinc_0                  */
/* Register template referenced: U_shire_other::fcc_credinc_0              */
#define U_SHIRE_OTHER_FCC_CREDINC_0_OFFSET 0xc0ul
#define U_SHIRE_OTHER_FCC_CREDINC_0_BYTE_OFFSET 0xc0ul
#define U_SHIRE_OTHER_FCC_CREDINC_0_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_0_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_0_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_0_RESET_MASK 0xffffffff00000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_0_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_0_WRITE_MASK 0x00000000ffffffffull
/* Register member: U_shire_other.fcc_credinc_1                            */
/* Register type referenced: U_shire_other::fcc_credinc_1                  */
/* Register template referenced: U_shire_other::fcc_credinc_1              */
#define U_SHIRE_OTHER_FCC_CREDINC_1_OFFSET 0xc8ul
#define U_SHIRE_OTHER_FCC_CREDINC_1_BYTE_OFFSET 0xc8ul
#define U_SHIRE_OTHER_FCC_CREDINC_1_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_1_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_1_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_1_RESET_MASK 0xffffffff00000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_1_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_1_WRITE_MASK 0x00000000ffffffffull
/* Register member: U_shire_other.fcc_credinc_2                            */
/* Register type referenced: U_shire_other::fcc_credinc_2                  */
/* Register template referenced: U_shire_other::fcc_credinc_2              */
#define U_SHIRE_OTHER_FCC_CREDINC_2_OFFSET 0xd0ul
#define U_SHIRE_OTHER_FCC_CREDINC_2_BYTE_OFFSET 0xd0ul
#define U_SHIRE_OTHER_FCC_CREDINC_2_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_2_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_2_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_2_RESET_MASK 0xffffffff00000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_2_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_2_WRITE_MASK 0x00000000ffffffffull
/* Register member: U_shire_other.fcc_credinc_3                            */
/* Register type referenced: U_shire_other::fcc_credinc_3                  */
/* Register template referenced: U_shire_other::fcc_credinc_3              */
#define U_SHIRE_OTHER_FCC_CREDINC_3_OFFSET 0xd8ul
#define U_SHIRE_OTHER_FCC_CREDINC_3_BYTE_OFFSET 0xd8ul
#define U_SHIRE_OTHER_FCC_CREDINC_3_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_3_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_3_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_3_RESET_MASK 0xffffffff00000000ull
#define U_SHIRE_OTHER_FCC_CREDINC_3_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_3_WRITE_MASK 0x00000000ffffffffull
/* Register member: U_shire_other.fast_local_barrier0                      */
/* Register type referenced: U_shire_other::fast_local_barrier0            */
/* Register template referenced: U_shire_other::fast_local_barrier0        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_OFFSET 0x100ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BYTE_OFFSET 0x100ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier1                      */
/* Register type referenced: U_shire_other::fast_local_barrier1            */
/* Register template referenced: U_shire_other::fast_local_barrier1        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_OFFSET 0x108ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BYTE_OFFSET 0x108ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier2                      */
/* Register type referenced: U_shire_other::fast_local_barrier2            */
/* Register template referenced: U_shire_other::fast_local_barrier2        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_OFFSET 0x110ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BYTE_OFFSET 0x110ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier3                      */
/* Register type referenced: U_shire_other::fast_local_barrier3            */
/* Register template referenced: U_shire_other::fast_local_barrier3        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_OFFSET 0x118ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BYTE_OFFSET 0x118ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier4                      */
/* Register type referenced: U_shire_other::fast_local_barrier4            */
/* Register template referenced: U_shire_other::fast_local_barrier4        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_OFFSET 0x120ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BYTE_OFFSET 0x120ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier5                      */
/* Register type referenced: U_shire_other::fast_local_barrier5            */
/* Register template referenced: U_shire_other::fast_local_barrier5        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_OFFSET 0x128ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BYTE_OFFSET 0x128ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier6                      */
/* Register type referenced: U_shire_other::fast_local_barrier6            */
/* Register template referenced: U_shire_other::fast_local_barrier6        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_OFFSET 0x130ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BYTE_OFFSET 0x130ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier7                      */
/* Register type referenced: U_shire_other::fast_local_barrier7            */
/* Register template referenced: U_shire_other::fast_local_barrier7        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_OFFSET 0x138ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BYTE_OFFSET 0x138ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier8                      */
/* Register type referenced: U_shire_other::fast_local_barrier8            */
/* Register template referenced: U_shire_other::fast_local_barrier8        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_OFFSET 0x140ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BYTE_OFFSET 0x140ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier9                      */
/* Register type referenced: U_shire_other::fast_local_barrier9            */
/* Register template referenced: U_shire_other::fast_local_barrier9        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_OFFSET 0x148ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BYTE_OFFSET 0x148ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier10                     */
/* Register type referenced: U_shire_other::fast_local_barrier10           */
/* Register template referenced: U_shire_other::fast_local_barrier10       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_OFFSET 0x150ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BYTE_OFFSET 0x150ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier11                     */
/* Register type referenced: U_shire_other::fast_local_barrier11           */
/* Register template referenced: U_shire_other::fast_local_barrier11       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_OFFSET 0x158ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BYTE_OFFSET 0x158ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier12                     */
/* Register type referenced: U_shire_other::fast_local_barrier12           */
/* Register template referenced: U_shire_other::fast_local_barrier12       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_OFFSET 0x160ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BYTE_OFFSET 0x160ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier13                     */
/* Register type referenced: U_shire_other::fast_local_barrier13           */
/* Register template referenced: U_shire_other::fast_local_barrier13       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_OFFSET 0x168ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BYTE_OFFSET 0x168ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier14                     */
/* Register type referenced: U_shire_other::fast_local_barrier14           */
/* Register template referenced: U_shire_other::fast_local_barrier14       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_OFFSET 0x170ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BYTE_OFFSET 0x170ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier15                     */
/* Register type referenced: U_shire_other::fast_local_barrier15           */
/* Register template referenced: U_shire_other::fast_local_barrier15       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_OFFSET 0x178ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BYTE_OFFSET 0x178ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier16                     */
/* Register type referenced: U_shire_other::fast_local_barrier16           */
/* Register template referenced: U_shire_other::fast_local_barrier16       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_OFFSET 0x180ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BYTE_OFFSET 0x180ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier17                     */
/* Register type referenced: U_shire_other::fast_local_barrier17           */
/* Register template referenced: U_shire_other::fast_local_barrier17       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_OFFSET 0x188ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BYTE_OFFSET 0x188ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier18                     */
/* Register type referenced: U_shire_other::fast_local_barrier18           */
/* Register template referenced: U_shire_other::fast_local_barrier18       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_OFFSET 0x190ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BYTE_OFFSET 0x190ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier19                     */
/* Register type referenced: U_shire_other::fast_local_barrier19           */
/* Register template referenced: U_shire_other::fast_local_barrier19       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_OFFSET 0x198ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BYTE_OFFSET 0x198ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier20                     */
/* Register type referenced: U_shire_other::fast_local_barrier20           */
/* Register template referenced: U_shire_other::fast_local_barrier20       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_OFFSET 0x1a0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BYTE_OFFSET 0x1a0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier21                     */
/* Register type referenced: U_shire_other::fast_local_barrier21           */
/* Register template referenced: U_shire_other::fast_local_barrier21       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_OFFSET 0x1a8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BYTE_OFFSET 0x1a8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier22                     */
/* Register type referenced: U_shire_other::fast_local_barrier22           */
/* Register template referenced: U_shire_other::fast_local_barrier22       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_OFFSET 0x1b0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BYTE_OFFSET 0x1b0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier23                     */
/* Register type referenced: U_shire_other::fast_local_barrier23           */
/* Register template referenced: U_shire_other::fast_local_barrier23       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_OFFSET 0x1b8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BYTE_OFFSET 0x1b8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier24                     */
/* Register type referenced: U_shire_other::fast_local_barrier24           */
/* Register template referenced: U_shire_other::fast_local_barrier24       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_OFFSET 0x1c0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BYTE_OFFSET 0x1c0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier25                     */
/* Register type referenced: U_shire_other::fast_local_barrier25           */
/* Register template referenced: U_shire_other::fast_local_barrier25       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_OFFSET 0x1c8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BYTE_OFFSET 0x1c8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier26                     */
/* Register type referenced: U_shire_other::fast_local_barrier26           */
/* Register template referenced: U_shire_other::fast_local_barrier26       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_OFFSET 0x1d0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BYTE_OFFSET 0x1d0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier27                     */
/* Register type referenced: U_shire_other::fast_local_barrier27           */
/* Register template referenced: U_shire_other::fast_local_barrier27       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_OFFSET 0x1d8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BYTE_OFFSET 0x1d8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier28                     */
/* Register type referenced: U_shire_other::fast_local_barrier28           */
/* Register template referenced: U_shire_other::fast_local_barrier28       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_OFFSET 0x1e0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BYTE_OFFSET 0x1e0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier29                     */
/* Register type referenced: U_shire_other::fast_local_barrier29           */
/* Register template referenced: U_shire_other::fast_local_barrier29       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_OFFSET 0x1e8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BYTE_OFFSET 0x1e8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier30                     */
/* Register type referenced: U_shire_other::fast_local_barrier30           */
/* Register template referenced: U_shire_other::fast_local_barrier30       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_OFFSET 0x1f0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BYTE_OFFSET 0x1f0ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.fast_local_barrier31                     */
/* Register type referenced: U_shire_other::fast_local_barrier31           */
/* Register template referenced: U_shire_other::fast_local_barrier31       */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_OFFSET 0x1f8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BYTE_OFFSET 0x1f8ul
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_RESET_MASK 0xffffffffffffff00ull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_WRITE_MASK 0x00000000000000ffull
/* Register member: U_shire_other.icache_uprefetch                         */
/* Register type referenced: U_shire_other::icache_uprefetch               */
/* Register template referenced: U_shire_other::icache_uprefetch           */
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_OFFSET 0x2f8ul
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_BYTE_OFFSET 0x2f8ul
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_READ_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_RESET_MASK 0xfff0000000000000ull
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: U_shire_other.UC_Broadcast_Data_U                      */
/* Register type referenced: U_shire_other::UC_Broadcast_Data_U            */
/* Register template referenced: U_shire_other::UC_Broadcast_Data_U        */
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_OFFSET 0x1fff0ul
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_BYTE_OFFSET 0x1fff0ul
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_READ_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_RESET_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_WRITE_MASK 0xffffffffffffffffull
/* Register member: U_shire_other.UC_Broadcast_Ctrl_U                      */
/* Register type referenced: U_shire_other::UC_Broadcast_Ctrl_U            */
/* Register template referenced: U_shire_other::UC_Broadcast_Ctrl_U        */
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_OFFSET 0x1fff8ul
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_BYTE_OFFSET 0x1fff8ul
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_READ_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_RESET_VALUE 0x0000000000000000ull
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_RESET_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_READ_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_WRITE_MASK 0x07ffffffffffffffull

/* Register type: U_shire_other::ipi_redirect_mask                         */
/* Register template: U_shire_other::ipi_redirect_mask                     */
/* Field member: U_shire_other::ipi_redirect_mask.ipi_redirect_mask        */
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_MSB 63u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_LSB 0u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_WIDTH 64u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_READ_ACCESS 0u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_FIELD_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_OTHER_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: U_shire_other::fcc_credinc_0                             */
/* Register template: U_shire_other::fcc_credinc_0                         */
/* Field member: U_shire_other::fcc_credinc_0.fcc_credinc_0                */
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_MSB 31u
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_LSB 0u
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_WIDTH 32u
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_FIELD_MASK 0x00000000ffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_0_FCC_CREDINC_0_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: U_shire_other::fcc_credinc_1                             */
/* Register template: U_shire_other::fcc_credinc_1                         */
/* Field member: U_shire_other::fcc_credinc_1.fcc_credinc_1                */
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_MSB 31u
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_LSB 0u
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_WIDTH 32u
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_FIELD_MASK 0x00000000ffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_1_FCC_CREDINC_1_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: U_shire_other::fcc_credinc_2                             */
/* Register template: U_shire_other::fcc_credinc_2                         */
/* Field member: U_shire_other::fcc_credinc_2.fcc_credinc_2                */
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_MSB 31u
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_LSB 0u
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_WIDTH 32u
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_FIELD_MASK 0x00000000ffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_2_FCC_CREDINC_2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: U_shire_other::fcc_credinc_3                             */
/* Register template: U_shire_other::fcc_credinc_3                         */
/* Field member: U_shire_other::fcc_credinc_3.fcc_credinc_3                */
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_MSB 31u
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_LSB 0u
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_WIDTH 32u
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_READ_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_FIELD_MASK 0x00000000ffffffffull
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define U_SHIRE_OTHER_FCC_CREDINC_3_FCC_CREDINC_3_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: U_shire_other::fast_local_barrier0                       */
/* Register template: U_shire_other::fast_local_barrier0                   */
/* Field member: U_shire_other::fast_local_barrier0.barrier_count_0        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier1                       */
/* Register template: U_shire_other::fast_local_barrier1                   */
/* Field member: U_shire_other::fast_local_barrier1.barrier_count_1        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier2                       */
/* Register template: U_shire_other::fast_local_barrier2                   */
/* Field member: U_shire_other::fast_local_barrier2.barrier_count_2        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier3                       */
/* Register template: U_shire_other::fast_local_barrier3                   */
/* Field member: U_shire_other::fast_local_barrier3.barrier_count_3        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier4                       */
/* Register template: U_shire_other::fast_local_barrier4                   */
/* Field member: U_shire_other::fast_local_barrier4.barrier_count_4        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier5                       */
/* Register template: U_shire_other::fast_local_barrier5                   */
/* Field member: U_shire_other::fast_local_barrier5.barrier_count_5        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier6                       */
/* Register template: U_shire_other::fast_local_barrier6                   */
/* Field member: U_shire_other::fast_local_barrier6.barrier_count_6        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier7                       */
/* Register template: U_shire_other::fast_local_barrier7                   */
/* Field member: U_shire_other::fast_local_barrier7.barrier_count_7        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier8                       */
/* Register template: U_shire_other::fast_local_barrier8                   */
/* Field member: U_shire_other::fast_local_barrier8.barrier_count_8        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier9                       */
/* Register template: U_shire_other::fast_local_barrier9                   */
/* Field member: U_shire_other::fast_local_barrier9.barrier_count_9        */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier10                      */
/* Register template: U_shire_other::fast_local_barrier10                  */
/* Field member: U_shire_other::fast_local_barrier10.barrier_count_10      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier11                      */
/* Register template: U_shire_other::fast_local_barrier11                  */
/* Field member: U_shire_other::fast_local_barrier11.barrier_count_11      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier12                      */
/* Register template: U_shire_other::fast_local_barrier12                  */
/* Field member: U_shire_other::fast_local_barrier12.barrier_count_12      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier13                      */
/* Register template: U_shire_other::fast_local_barrier13                  */
/* Field member: U_shire_other::fast_local_barrier13.barrier_count_13      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier14                      */
/* Register template: U_shire_other::fast_local_barrier14                  */
/* Field member: U_shire_other::fast_local_barrier14.barrier_count_14      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier15                      */
/* Register template: U_shire_other::fast_local_barrier15                  */
/* Field member: U_shire_other::fast_local_barrier15.barrier_count_15      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier16                      */
/* Register template: U_shire_other::fast_local_barrier16                  */
/* Field member: U_shire_other::fast_local_barrier16.barrier_count_16      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier17                      */
/* Register template: U_shire_other::fast_local_barrier17                  */
/* Field member: U_shire_other::fast_local_barrier17.barrier_count_17      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier18                      */
/* Register template: U_shire_other::fast_local_barrier18                  */
/* Field member: U_shire_other::fast_local_barrier18.barrier_count_18      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier19                      */
/* Register template: U_shire_other::fast_local_barrier19                  */
/* Field member: U_shire_other::fast_local_barrier19.barrier_count_19      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier20                      */
/* Register template: U_shire_other::fast_local_barrier20                  */
/* Field member: U_shire_other::fast_local_barrier20.barrier_count_20      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier21                      */
/* Register template: U_shire_other::fast_local_barrier21                  */
/* Field member: U_shire_other::fast_local_barrier21.barrier_count_21      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier22                      */
/* Register template: U_shire_other::fast_local_barrier22                  */
/* Field member: U_shire_other::fast_local_barrier22.barrier_count_22      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier23                      */
/* Register template: U_shire_other::fast_local_barrier23                  */
/* Field member: U_shire_other::fast_local_barrier23.barrier_count_23      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier24                      */
/* Register template: U_shire_other::fast_local_barrier24                  */
/* Field member: U_shire_other::fast_local_barrier24.barrier_count_24      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier25                      */
/* Register template: U_shire_other::fast_local_barrier25                  */
/* Field member: U_shire_other::fast_local_barrier25.barrier_count_25      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier26                      */
/* Register template: U_shire_other::fast_local_barrier26                  */
/* Field member: U_shire_other::fast_local_barrier26.barrier_count_26      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier27                      */
/* Register template: U_shire_other::fast_local_barrier27                  */
/* Field member: U_shire_other::fast_local_barrier27.barrier_count_27      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier28                      */
/* Register template: U_shire_other::fast_local_barrier28                  */
/* Field member: U_shire_other::fast_local_barrier28.barrier_count_28      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier29                      */
/* Register template: U_shire_other::fast_local_barrier29                  */
/* Field member: U_shire_other::fast_local_barrier29.barrier_count_29      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier30                      */
/* Register template: U_shire_other::fast_local_barrier30                  */
/* Field member: U_shire_other::fast_local_barrier30.barrier_count_30      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::fast_local_barrier31                      */
/* Register template: U_shire_other::fast_local_barrier31                  */
/* Field member: U_shire_other::fast_local_barrier31.barrier_count_31      */
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_MSB 7u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_LSB 0u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_WIDTH 8u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_READ_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_FIELD_MASK 0x00000000000000ffull
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_GET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_SET(x) \
   ((x) & 0x00000000000000ffull)
#define U_SHIRE_OTHER_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: U_shire_other::icache_uprefetch                          */
/* Register template: U_shire_other::icache_uprefetch                      */
/* Field member: U_shire_other::icache_uprefetch.en_umask                  */
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_MSB 51u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_LSB 48u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_WIDTH 4u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_READ_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_FIELD_MASK 0x000f000000000000ull
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_GET(x) \
   (((x) & 0x000f000000000000ull) >> 48)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_SET(x) \
   (((x) << 48) & 0x000f000000000000ull)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_EN_UMASK_MODIFY(r, x) \
   ((((x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: U_shire_other::icache_uprefetch.start_uaddr               */
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_MSB 47u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_LSB 6u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_WIDTH 42u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_READ_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_START_UADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: U_shire_other::icache_uprefetch.num_ulines                */
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_MSB 5u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_LSB 0u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_WIDTH 6u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_READ_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_FIELD_MASK 0x000000000000003full
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_GET(x) \
   ((x) & 0x000000000000003full)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_SET(x) \
   ((x) & 0x000000000000003full)
#define U_SHIRE_OTHER_ICACHE_UPREFETCH_NUM_ULINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: U_shire_other::UC_Broadcast_Data_U                       */
/* Register template: U_shire_other::UC_Broadcast_Data_U                   */
/* Field member: U_shire_other::UC_Broadcast_Data_U.UCBroadcast_Data       */
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_MSB 63u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_LSB 0u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_WIDTH 64u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_READ_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_RESET 0x0000000000000000ull
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_FIELD_MASK 0xffffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define U_SHIRE_OTHER_UC_BROADCAST_DATA_U_UCBROADCAST_DATA_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: U_shire_other::UC_Broadcast_Ctrl_U                       */
/* Register template: U_shire_other::UC_Broadcast_Ctrl_U                   */
/* Field member: U_shire_other::UC_Broadcast_Ctrl_U.UCBroadcast_Ctrl       */
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_MSB 58u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_LSB 0u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_WIDTH 59u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_READ_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_WRITE_ACCESS 1u
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_RESET 0x000000000000000ull
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_FIELD_MASK 0x07ffffffffffffffull
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_GET(x) \
   ((x) & 0x07ffffffffffffffull)
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_SET(x) \
   ((x) & 0x07ffffffffffffffull)
#define U_SHIRE_OTHER_UC_BROADCAST_CTRL_U_UCBROADCAST_CTRL_MODIFY(r, x) \
   (((x) & 0x07ffffffffffffffull) | ((r) & 0xf800000000000000ull))

/* Addressmap type: shire_res                                              */
/* Addressmap template: shire_res                                          */
#define SHIRE_RES_SIZE 0x8u
#define SHIRE_RES_BYTE_SIZE 0x8u
/* Group member: shire_res.shire_res_t                                     */
/* Group type referenced: shire_res_t                                      */
/* Group template referenced: shire_res_t                                  */
#define SHIRE_RES_SHIRE_RES_T_OFFSET 0x0ul
#define SHIRE_RES_SHIRE_RES_T_BYTE_OFFSET 0x0ul
#define SHIRE_RES_SHIRE_RES_T_READ_ACCESS 1u
#define SHIRE_RES_SHIRE_RES_T_WRITE_ACCESS 1u

/* Group type: shire_res_t                                                 */
/* Group template: shire_res_t                                             */
#define SHIRE_RES_T_SIZE 0x8u
#define SHIRE_RES_T_BYTE_SIZE 0x8u
/* Register member: shire_res_t.placeholder                                */
/* Register type referenced: shire_res_t::placeholder                      */
/* Register template referenced: shire_res_t::placeholder                  */
#define SHIRE_RES_T_PLACEHOLDER_OFFSET 0x0ul
#define SHIRE_RES_T_PLACEHOLDER_BYTE_OFFSET 0x0ul
#define SHIRE_RES_T_PLACEHOLDER_READ_ACCESS 1u
#define SHIRE_RES_T_PLACEHOLDER_WRITE_ACCESS 1u
#define SHIRE_RES_T_PLACEHOLDER_RESET_VALUE 0x0000000000000000ull
#define SHIRE_RES_T_PLACEHOLDER_RESET_MASK 0xffffffffffffffffull
#define SHIRE_RES_T_PLACEHOLDER_READ_MASK 0xffffffffffffffffull
#define SHIRE_RES_T_PLACEHOLDER_WRITE_MASK 0xffffffffffffffffull

/* Register type: shire_res_t::placeholder                                 */
/* Register template: shire_res_t::placeholder                             */
/* Field member: shire_res_t::placeholder.place                            */
#define SHIRE_RES_T_PLACEHOLDER_PLACE_MSB 63u
#define SHIRE_RES_T_PLACEHOLDER_PLACE_LSB 0u
#define SHIRE_RES_T_PLACEHOLDER_PLACE_WIDTH 64u
#define SHIRE_RES_T_PLACEHOLDER_PLACE_READ_ACCESS 1u
#define SHIRE_RES_T_PLACEHOLDER_PLACE_WRITE_ACCESS 1u
#define SHIRE_RES_T_PLACEHOLDER_PLACE_RESET 0x0000000000000000ull
#define SHIRE_RES_T_PLACEHOLDER_PLACE_FIELD_MASK 0xffffffffffffffffull
#define SHIRE_RES_T_PLACEHOLDER_PLACE_GET(x) ((x) & 0xffffffffffffffffull)
#define SHIRE_RES_T_PLACEHOLDER_PLACE_SET(x) ((x) & 0xffffffffffffffffull)
#define SHIRE_RES_T_PLACEHOLDER_PLACE_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Addressmap type: U_ioshire                                              */
/* Addressmap template: ioshire_t                                          */
#define U_IOSHIRE_SIZE 0x360000ul
#define U_IOSHIRE_BYTE_SIZE 0x360000ul
/* Group member: ioshire_t.bank                                            */
/* Group type referenced: U_shire_bank                                     */
/* Group template referenced: U_shire_bank                                 */
#define U_IOSHIRE_BANK_OFFSET 0x300000ul
#define U_IOSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define U_IOSHIRE_BANK_READ_ACCESS 1u
#define U_IOSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: ioshire_t.bankB                                           */
/* Group type referenced: U_shire_bank                                     */
/* Group template referenced: U_shire_bank                                 */
#define U_IOSHIRE_BANKB_OFFSET 0x31e000ul
#define U_IOSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define U_IOSHIRE_BANKB_READ_ACCESS 1u
#define U_IOSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: ioshire_t.other                                           */
/* Group type referenced: U_shire_other                                    */
/* Group template referenced: U_shire_other                                */
#define U_IOSHIRE_OTHER_OFFSET 0x340000ul
#define U_IOSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define U_IOSHIRE_OTHER_READ_ACCESS 1u
#define U_IOSHIRE_OTHER_WRITE_ACCESS 1u

/* Addressmap type: S_minshire                                             */
/* Addressmap template: minshire_t                                         */
#define S_MINSHIRE_SIZE 0x3e0008ul
#define S_MINSHIRE_BYTE_SIZE 0x3e0008ul
/* Group member: minshire_t.other                                          */
/* Group type referenced: S_shire_other                                    */
/* Group template referenced: S_shire_other                                */
#define S_MINSHIRE_OTHER_OFFSET 0x340000ul
#define S_MINSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define S_MINSHIRE_OTHER_READ_ACCESS 1u
#define S_MINSHIRE_OTHER_WRITE_ACCESS 1u
/* Addressmap member: minshire_t.reserved_region                           */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define S_MINSHIRE_RESERVED_REGION_OFFSET 0x3e0000ul
#define S_MINSHIRE_RESERVED_REGION_BYTE_OFFSET 0x3e0000ul
#define S_MINSHIRE_RESERVED_REGION_READ_ACCESS 1u
#define S_MINSHIRE_RESERVED_REGION_WRITE_ACCESS 1u

/* Group type: S_shire_other                                               */
/* Group template: S_shire_other                                           */
#define S_SHIRE_OTHER_SIZE 0x20000ul
#define S_SHIRE_OTHER_BYTE_SIZE 0x20000ul
/* Register member: S_shire_other.shire_coop_mode                          */
/* Register type referenced: S_shire_other::shire_coop_mode                */
/* Register template referenced: S_shire_other::shire_coop_mode            */
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_OFFSET 0x290ul
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_BYTE_OFFSET 0x290ul
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_READ_ACCESS 1u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_RESET_VALUE 0x0000000000000000ull
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_RESET_MASK 0xfffffffffffffffeull
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_READ_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_WRITE_MASK 0x0000000000000001ull
/* Register member: S_shire_other.uc_config                                */
/* Register type referenced: S_shire_other::uc_config                      */
/* Register template referenced: S_shire_other::uc_config                  */
#define S_SHIRE_OTHER_UC_CONFIG_OFFSET 0x2e8ul
#define S_SHIRE_OTHER_UC_CONFIG_BYTE_OFFSET 0x2e8ul
#define S_SHIRE_OTHER_UC_CONFIG_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_CONFIG_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_CONFIG_RESET_VALUE 0x0000000000000000ull
#define S_SHIRE_OTHER_UC_CONFIG_RESET_MASK 0xfffffffffffffffeull
#define S_SHIRE_OTHER_UC_CONFIG_READ_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_CONFIG_WRITE_MASK 0x0000000000000001ull
/* Register member: S_shire_other.icache_sprefetch                         */
/* Register type referenced: S_shire_other::icache_sprefetch               */
/* Register template referenced: S_shire_other::icache_sprefetch           */
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_OFFSET 0x300ul
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_BYTE_OFFSET 0x300ul
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_READ_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_RESET_VALUE 0x0000000000000000ull
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_RESET_MASK 0xfff0000000000000ull
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_READ_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: S_shire_other.UC_Broadcast_Data_S                      */
/* Register type referenced: S_shire_other::UC_Broadcast_Data_S            */
/* Register template referenced: S_shire_other::UC_Broadcast_Data_S        */
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_OFFSET 0x1fff0ul
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_BYTE_OFFSET 0x1fff0ul
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_RESET_VALUE 0x0000000000000000ull
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_RESET_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_READ_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_WRITE_MASK 0xffffffffffffffffull
/* Register member: S_shire_other.UC_Broadcast_Ctrl_S                      */
/* Register type referenced: S_shire_other::UC_Broadcast_Ctrl_S            */
/* Register template referenced: S_shire_other::UC_Broadcast_Ctrl_S        */
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_OFFSET 0x1fff8ul
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_BYTE_OFFSET 0x1fff8ul
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_RESET_VALUE 0x0000000000000000ull
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_RESET_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_READ_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_WRITE_MASK 0x07ffffffffffffffull

/* Register type: S_shire_other::shire_coop_mode                           */
/* Register template: S_shire_other::shire_coop_mode                       */
/* Field member: S_shire_other::shire_coop_mode.coop_mode                  */
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_MSB 0u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_LSB 0u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_WIDTH 1u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_READ_ACCESS 1u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_FIELD_MASK 0x0000000000000001ull
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define S_SHIRE_OTHER_SHIRE_COOP_MODE_COOP_MODE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: S_shire_other::uc_config                                 */
/* Register template: S_shire_other::uc_config                             */
/* Field member: S_shire_other::uc_config.qos_dram                         */
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_MSB 0u
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_LSB 0u
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_WIDTH 1u
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_FIELD_MASK 0x0000000000000001ull
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_GET(x) ((x) & 0x0000000000000001ull)
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_SET(x) ((x) & 0x0000000000000001ull)
#define S_SHIRE_OTHER_UC_CONFIG_QOS_DRAM_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: S_shire_other::icache_sprefetch                          */
/* Register template: S_shire_other::icache_sprefetch                      */
/* Field member: S_shire_other::icache_sprefetch.en_smask                  */
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_MSB 51u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_LSB 48u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_WIDTH 4u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_READ_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_FIELD_MASK 0x000f000000000000ull
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_GET(x) \
   (((x) & 0x000f000000000000ull) >> 48)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_SET(x) \
   (((x) << 48) & 0x000f000000000000ull)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_EN_SMASK_MODIFY(r, x) \
   ((((x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: S_shire_other::icache_sprefetch.start_saddr               */
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_MSB 47u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_LSB 6u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_WIDTH 42u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_READ_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_START_SADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: S_shire_other::icache_sprefetch.num_slines                */
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_MSB 5u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_LSB 0u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_WIDTH 6u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_READ_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_FIELD_MASK 0x000000000000003full
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_GET(x) \
   ((x) & 0x000000000000003full)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_SET(x) \
   ((x) & 0x000000000000003full)
#define S_SHIRE_OTHER_ICACHE_SPREFETCH_NUM_SLINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: S_shire_other::UC_Broadcast_Data_S                       */
/* Register template: S_shire_other::UC_Broadcast_Data_S                   */
/* Field member: S_shire_other::UC_Broadcast_Data_S.UCBroadcast_Data       */
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_MSB 63u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_LSB 0u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_WIDTH 64u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_RESET 0x0000000000000000ull
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_FIELD_MASK 0xffffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define S_SHIRE_OTHER_UC_BROADCAST_DATA_S_UCBROADCAST_DATA_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: S_shire_other::UC_Broadcast_Ctrl_S                       */
/* Register template: S_shire_other::UC_Broadcast_Ctrl_S                   */
/* Field member: S_shire_other::UC_Broadcast_Ctrl_S.UCBroadcast_Ctrl       */
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_MSB 58u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_LSB 0u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_WIDTH 59u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_READ_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_WRITE_ACCESS 1u
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_RESET 0x000000000000000ull
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_FIELD_MASK 0x07ffffffffffffffull
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_GET(x) \
   ((x) & 0x07ffffffffffffffull)
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_SET(x) \
   ((x) & 0x07ffffffffffffffull)
#define S_SHIRE_OTHER_UC_BROADCAST_CTRL_S_UCBROADCAST_CTRL_MODIFY(r, x) \
   (((x) & 0x07ffffffffffffffull) | ((r) & 0xf800000000000000ull))

/* Addressmap type: S_ioshire                                              */
/* Addressmap template: ioshire_t                                          */
#define S_IOSHIRE_SIZE 0x360000ul
#define S_IOSHIRE_BYTE_SIZE 0x360000ul
/* Group member: ioshire_t.other                                           */
/* Group type referenced: S_shire_other                                    */
/* Group template referenced: S_shire_other                                */
#define S_IOSHIRE_OTHER_OFFSET 0x340000ul
#define S_IOSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define S_IOSHIRE_OTHER_READ_ACCESS 1u
#define S_IOSHIRE_OTHER_WRITE_ACCESS 1u

/* Addressmap type: D_minshire                                             */
/* Addressmap template: minshire_t                                         */
#define D_MINSHIRE_SIZE 0x3e0008ul
#define D_MINSHIRE_BYTE_SIZE 0x3e0008ul
/* Addressmap member: minshire_t.hart_esr                                  */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define D_MINSHIRE_HART_ESR_OFFSET 0x0ul
#define D_MINSHIRE_HART_ESR_BYTE_OFFSET 0x0ul
#define D_MINSHIRE_HART_ESR_READ_ACCESS 1u
#define D_MINSHIRE_HART_ESR_WRITE_ACCESS 1u
/* Addressmap member: minshire_t.hart_ports                                */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define D_MINSHIRE_HART_PORTS_OFFSET 0x800ul
#define D_MINSHIRE_HART_PORTS_BYTE_OFFSET 0x800ul
#define D_MINSHIRE_HART_PORTS_READ_ACCESS 1u
#define D_MINSHIRE_HART_PORTS_WRITE_ACCESS 1u
/* Group member: minshire_t.neigh                                          */
/* Group type referenced: D_shire_neigh                                    */
/* Group template referenced: D_shire_neigh                                */
#define D_MINSHIRE_NEIGH_OFFSET 0x100000ul
#define D_MINSHIRE_NEIGH_BYTE_OFFSET 0x100000ul
#define D_MINSHIRE_NEIGH_READ_ACCESS 1u
#define D_MINSHIRE_NEIGH_WRITE_ACCESS 1u
/* Group member: minshire_t.neighB                                         */
/* Group type referenced: D_shire_neigh                                    */
/* Group template referenced: D_shire_neigh                                */
#define D_MINSHIRE_NEIGHB_OFFSET 0x1f0000ul
#define D_MINSHIRE_NEIGHB_BYTE_OFFSET 0x1f0000ul
#define D_MINSHIRE_NEIGHB_READ_ACCESS 1u
#define D_MINSHIRE_NEIGHB_WRITE_ACCESS 1u
/* Group member: minshire_t.bank                                           */
/* Group type referenced: D_shire_bank                                     */
/* Group template referenced: D_shire_bank                                 */
#define D_MINSHIRE_BANK_OFFSET 0x300000ul
#define D_MINSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define D_MINSHIRE_BANK_READ_ACCESS 1u
#define D_MINSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: minshire_t.bankB                                          */
/* Group type referenced: D_shire_bank                                     */
/* Group template referenced: D_shire_bank                                 */
#define D_MINSHIRE_BANKB_OFFSET 0x31e000ul
#define D_MINSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define D_MINSHIRE_BANKB_READ_ACCESS 1u
#define D_MINSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: minshire_t.other                                          */
/* Group type referenced: D_shire_other                                    */
/* Group template referenced: D_shire_other                                */
#define D_MINSHIRE_OTHER_OFFSET 0x340000ul
#define D_MINSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define D_MINSHIRE_OTHER_READ_ACCESS 1u
#define D_MINSHIRE_OTHER_WRITE_ACCESS 1u
/* Addressmap member: minshire_t.reserved_region                           */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define D_MINSHIRE_RESERVED_REGION_OFFSET 0x3e0000ul
#define D_MINSHIRE_RESERVED_REGION_BYTE_OFFSET 0x3e0000ul
#define D_MINSHIRE_RESERVED_REGION_READ_ACCESS 1u
#define D_MINSHIRE_RESERVED_REGION_WRITE_ACCESS 1u

/* Group type: D_shire_neigh                                               */
/* Group template: D_shire_neigh                                           */
#define D_SHIRE_NEIGH_SIZE 0xffa0u
#define D_SHIRE_NEIGH_BYTE_SIZE 0xffa0u
/* Register member: D_shire_neigh.hactrl                                   */
/* Register type referenced: D_shire_neigh::hactrl                         */
/* Register template referenced: D_shire_neigh::hactrl                     */
#define D_SHIRE_NEIGH_HACTRL_OFFSET 0xff80ul
#define D_SHIRE_NEIGH_HACTRL_BYTE_OFFSET 0xff80ul
#define D_SHIRE_NEIGH_HACTRL_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_NEIGH_HACTRL_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HACTRL_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HACTRL_WRITE_MASK 0x0000ffffffffffffull
/* Register member: D_shire_neigh.hastatus0                                */
/* Register type referenced: D_shire_neigh::hastatus0                      */
/* Register template referenced: D_shire_neigh::hastatus0                  */
#define D_SHIRE_NEIGH_HASTATUS0_OFFSET 0xff88ul
#define D_SHIRE_NEIGH_HASTATUS0_BYTE_OFFSET 0xff88ul
#define D_SHIRE_NEIGH_HASTATUS0_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS0_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_HASTATUS0_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_NEIGH_HASTATUS0_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HASTATUS0_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HASTATUS0_WRITE_MASK 0x0000000000000000ull
/* Register member: D_shire_neigh.hastatus1                                */
/* Register type referenced: D_shire_neigh::hastatus1                      */
/* Register template referenced: D_shire_neigh::hastatus1                  */
#define D_SHIRE_NEIGH_HASTATUS1_OFFSET 0xff90ul
#define D_SHIRE_NEIGH_HASTATUS1_BYTE_OFFSET 0xff90ul
#define D_SHIRE_NEIGH_HASTATUS1_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_NEIGH_HASTATUS1_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HASTATUS1_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_HASTATUS1_WRITE_MASK 0x0000ffffffffffffull
/* Register member: D_shire_neigh.and_or_treeL0                            */
/* Register type referenced: D_shire_neigh::and_or_treeL0                  */
/* Register template referenced: D_shire_neigh::and_or_treeL0              */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_OFFSET 0xff98ul
#define D_SHIRE_NEIGH_AND_OR_TREEL0_BYTE_OFFSET 0xff98ul
#define D_SHIRE_NEIGH_AND_OR_TREEL0_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_RESET_MASK 0xfffffffffffffc00ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_WRITE_MASK 0x0000000000000000ull

/* Register type: D_shire_neigh::hactrl                                    */
/* Register template: D_shire_neigh::hactrl                                */
/* Field member: D_shire_neigh::hactrl.resethalt                           */
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_MSB 47u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_LSB 32u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_WIDTH 16u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_RESET 0x0000u
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_FIELD_MASK 0x0000ffff00000000ull
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define D_SHIRE_NEIGH_HACTRL_RESETHALT_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: D_shire_neigh::hactrl.hartmask                            */
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_MSB 31u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_LSB 16u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_WIDTH 16u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_RESET 0x0000u
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_FIELD_MASK 0x00000000ffff0000ull
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define D_SHIRE_NEIGH_HACTRL_HARTMASK_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: D_shire_neigh::hactrl.hawindow                            */
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_MSB 15u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_LSB 0u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_WIDTH 16u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_RESET 0x0000u
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_FIELD_MASK 0x000000000000ffffull
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_GET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_SET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HACTRL_HAWINDOW_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: D_shire_neigh::hastatus0                                 */
/* Register template: D_shire_neigh::hastatus0                             */
/* Field member: D_shire_neigh::hastatus0.havereset                        */
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_MSB 63u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_LSB 48u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_FIELD_MASK 0xffff000000000000ull
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define D_SHIRE_NEIGH_HASTATUS0_HAVERESET_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: D_shire_neigh::hastatus0.resumeack                        */
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_MSB 47u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_LSB 32u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_FIELD_MASK 0x0000ffff00000000ull
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define D_SHIRE_NEIGH_HASTATUS0_RESUMEACK_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: D_shire_neigh::hastatus0.running                          */
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_MSB 31u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_LSB 16u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_FIELD_MASK 0x00000000ffff0000ull
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define D_SHIRE_NEIGH_HASTATUS0_RUNNING_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: D_shire_neigh::hastatus0.halted                           */
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_MSB 15u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_LSB 0u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_FIELD_MASK 0x000000000000ffffull
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_GET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_SET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HASTATUS0_HALTED_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: D_shire_neigh::hastatus1                                 */
/* Register template: D_shire_neigh::hastatus1                             */
/* Field member: D_shire_neigh::hastatus1.error                            */
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_MSB 47u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_LSB 32u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_FIELD_MASK 0x0000ffff00000000ull
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define D_SHIRE_NEIGH_HASTATUS1_ERROR_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: D_shire_neigh::hastatus1.exception                        */
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_MSB 31u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_LSB 16u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_FIELD_MASK 0x00000000ffff0000ull
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define D_SHIRE_NEIGH_HASTATUS1_EXCEPTION_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: D_shire_neigh::hastatus1.busy                             */
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_MSB 15u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_LSB 0u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_WIDTH 16u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_READ_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_WRITE_ACCESS 1u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_RESET 0x0000u
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_FIELD_MASK 0x000000000000ffffull
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_GET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_SET(x) ((x) & 0x000000000000ffffull)
#define D_SHIRE_NEIGH_HASTATUS1_BUSY_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: D_shire_neigh::and_or_treeL0                             */
/* Register template: D_shire_neigh::and_or_treeL0                         */
/* Field member: D_shire_neigh::and_or_treeL0.anyselected                  */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_MSB 9u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_LSB 9u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_FIELD_MASK 0x0000000000000200ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYSELECTED_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_shire_neigh::and_or_treeL0.anyunavailable               */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_MSB 8u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_LSB 8u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_FIELD_MASK 0x0000000000000100ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYUNAVAILABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_shire_neigh::and_or_treeL0.allhavereset                 */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_MSB 7u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_LSB 7u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_FIELD_MASK 0x0000000000000080ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHAVERESET_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_shire_neigh::and_or_treeL0.anyhavereset                 */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_MSB 6u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_LSB 6u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_FIELD_MASK 0x0000000000000040ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHAVERESET_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_shire_neigh::and_or_treeL0.allresumeack                 */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_MSB 5u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_LSB 5u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_FIELD_MASK 0x0000000000000020ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRESUMEACK_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_shire_neigh::and_or_treeL0.anyresumeack                 */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_MSB 4u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_LSB 4u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_FIELD_MASK 0x0000000000000010ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRESUMEACK_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_shire_neigh::and_or_treeL0.allrunning                   */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_MSB 3u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_LSB 3u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_FIELD_MASK 0x0000000000000008ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLRUNNING_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_shire_neigh::and_or_treeL0.anyrunning                   */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_MSB 2u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_LSB 2u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_FIELD_MASK 0x0000000000000004ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYRUNNING_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_shire_neigh::and_or_treeL0.allhalted                    */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_MSB 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_LSB 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_FIELD_MASK 0x0000000000000002ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ALLHALTED_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_shire_neigh::and_or_treeL0.anyhalted                    */
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_MSB 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_LSB 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_WIDTH 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_READ_ACCESS 1u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_WRITE_ACCESS 0u
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_FIELD_MASK 0x0000000000000001ull
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_SHIRE_NEIGH_AND_OR_TREEL0_ANYHALTED_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Group type: D_shire_bank                                                */
/* Group template: D_shire_bank                                            */
#define D_SHIRE_BANK_SIZE 0x1f98u
#define D_SHIRE_BANK_BYTE_SIZE 0x1f98u
/* Register member: D_shire_bank.sc_trace_address_enable                   */
/* Register type referenced: D_shire_bank::sc_trace_address_enable         */
/* Register template referenced: D_shire_bank::sc_trace_address_enable     */
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_OFFSET 0x1f80ul
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_BYTE_OFFSET 0x1f80ul
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_WRITE_MASK 0x000000ffffffffffull
/* Register member: D_shire_bank.sc_trace_address_value                    */
/* Register type referenced: D_shire_bank::sc_trace_address_value          */
/* Register template referenced: D_shire_bank::sc_trace_address_value      */
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_OFFSET 0x1f88ul
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_BYTE_OFFSET 0x1f88ul
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_RESET_MASK 0xffffff0000000000ull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_WRITE_MASK 0x000000ffffffffffull
/* Register member: D_shire_bank.sc_trace_ctl                              */
/* Register type referenced: D_shire_bank::sc_trace_ctl                    */
/* Register template referenced: D_shire_bank::sc_trace_ctl                */
#define D_SHIRE_BANK_SC_TRACE_CTL_OFFSET 0x1f90ul
#define D_SHIRE_BANK_SC_TRACE_CTL_BYTE_OFFSET 0x1f90ul
#define D_SHIRE_BANK_SC_TRACE_CTL_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_BANK_SC_TRACE_CTL_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_BANK_SC_TRACE_CTL_WRITE_MASK 0x0000001fffffffffull

/* Register type: D_shire_bank::sc_trace_address_enable                    */
/* Register template: D_shire_bank::sc_trace_address_enable                */
/* Field member: D_shire_bank::sc_trace_address_enable.sc_trace_address_enable */
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_MSB 39u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_LSB 0u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_WIDTH 40u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_RESET 0x0000000000ull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_FIELD_MASK 0x000000ffffffffffull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: D_shire_bank::sc_trace_address_value                     */
/* Register template: D_shire_bank::sc_trace_address_value                 */
/* Field member: D_shire_bank::sc_trace_address_value.sc_trace_address_value */
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_MSB 39u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_LSB 0u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_WIDTH 40u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_FIELD_MASK 0x000000ffffffffffull
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define D_SHIRE_BANK_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: D_shire_bank::sc_trace_ctl                               */
/* Register template: D_shire_bank::sc_trace_ctl                           */
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_reqq_id_enable */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_MSB 36u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_LSB 36u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_FIELD_MASK 0x0000001000000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_reqq_id    */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_MSB 35u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_LSB 30u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_WIDTH 6u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_RESET 0x00u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_FIELD_MASK 0x0000000fc0000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_GET(x) \
   (((x) & 0x0000000fc0000000ull) >> 30)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_SET(x) \
   (((x) << 30) & 0x0000000fc0000000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_port_enable */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_MSB 29u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_LSB 29u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_FIELD_MASK 0x0000000020000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_GET(x) \
   (((x) & 0x0000000020000000ull) >> 29)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_SET(x) \
   (((x) << 29) & 0x0000000020000000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_port       */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_MSB 28u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_LSB 26u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_WIDTH 3u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_FIELD_MASK 0x000000001c000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_GET(x) \
   (((x) & 0x000000001c000000ull) >> 26)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_SET(x) \
   (((x) << 26) & 0x000000001c000000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_MODIFY(r, x) \
   ((((x) << 26) & 0x000000001c000000ull) | ((r) & 0xffffffffe3ffffffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_source_enable */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_MSB 25u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_LSB 25u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_FIELD_MASK 0x0000000002000000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_GET(x) \
   (((x) & 0x0000000002000000ull) >> 25)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_SET(x) \
   (((x) << 25) & 0x0000000002000000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_source     */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_MSB 24u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_LSB 15u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_WIDTH 10u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_RESET 0x000u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_FIELD_MASK 0x0000000001ff8000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_GET(x) \
   (((x) & 0x0000000001ff8000ull) >> 15)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_SET(x) \
   (((x) << 15) & 0x0000000001ff8000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000001ff8000ull) | ((r) & 0xfffffffffe007fffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_l2_enable  */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_MSB 14u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_LSB 14u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_FIELD_MASK 0x0000000000004000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_l3_enable  */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_MSB 13u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_LSB 13u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_FIELD_MASK 0x0000000000002000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_filter_fsm_enable */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_MSB 12u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_LSB 12u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_WIDTH 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_RESET 0x0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_FIELD_MASK 0x0000000000001000ull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: D_shire_bank::sc_trace_ctl.esr_sc_trace_type_enable       */
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_MSB 11u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_LSB 0u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_WIDTH 12u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_READ_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_WRITE_ACCESS 1u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_RESET 0x000u
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_FIELD_MASK 0x0000000000000fffull
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_GET(x) \
   ((x) & 0x0000000000000fffull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_SET(x) \
   ((x) & 0x0000000000000fffull)
#define D_SHIRE_BANK_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Group type: D_shire_other                                               */
/* Group template: D_shire_other                                           */
#define D_SHIRE_OTHER_SIZE 0x20000ul
#define D_SHIRE_OTHER_BYTE_SIZE 0x20000ul
/* Register member: D_shire_other.and_or_treeL1                            */
/* Register type referenced: D_shire_other::and_or_treeL1                  */
/* Register template referenced: D_shire_other::and_or_treeL1              */
#define D_SHIRE_OTHER_AND_OR_TREEL1_OFFSET 0x1ff80ul
#define D_SHIRE_OTHER_AND_OR_TREEL1_BYTE_OFFSET 0x1ff80ul
#define D_SHIRE_OTHER_AND_OR_TREEL1_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_RESET_MASK 0xfffffffffffff800ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_AND_OR_TREEL1_WRITE_MASK 0x0000000000000000ull
/* Register member: D_shire_other.tbox_rbox_dbg_rc                         */
/* Register type referenced: D_shire_other::tbox_rbox_dbg_rc               */
/* Register template referenced: D_shire_other::tbox_rbox_dbg_rc           */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_OFFSET 0x1ff88ul
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_BYTE_OFFSET 0x1ff88ul
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RESET_MASK 0xffffffffffff0000ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_WRITE_MASK 0x000000000000ffffull
/* Register member: D_shire_other.debug_clk_gate_ctrl                      */
/* Register type referenced: D_shire_other::debug_clk_gate_ctrl            */
/* Register template referenced: D_shire_other::debug_clk_gate_ctrl        */
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_OFFSET 0x1ffa0ul
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_BYTE_OFFSET 0x1ffa0ul
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_READ_ACCESS 1u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_WRITE_MASK 0xffffffffffffffffull
/* Register member: D_shire_other.UC_Broadcast_Data_D                      */
/* Register type referenced: D_shire_other::UC_Broadcast_Data_D            */
/* Register template referenced: D_shire_other::UC_Broadcast_Data_D        */
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_OFFSET 0x1fff0ul
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_BYTE_OFFSET 0x1fff0ul
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_READ_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_WRITE_MASK 0xffffffffffffffffull
/* Register member: D_shire_other.UC_Broadcast_Ctrl_D                      */
/* Register type referenced: D_shire_other::UC_Broadcast_Ctrl_D            */
/* Register template referenced: D_shire_other::UC_Broadcast_Ctrl_D        */
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_OFFSET 0x1fff8ul
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_BYTE_OFFSET 0x1fff8ul
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_READ_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_RESET_VALUE 0x0000000000000000ull
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_RESET_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_READ_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_WRITE_MASK 0x07ffffffffffffffull

/* Register type: D_shire_other::and_or_treeL1                             */
/* Register template: D_shire_other::and_or_treeL1                         */
/* Field member: D_shire_other::and_or_treeL1.anyselected                  */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_MSB 10u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_LSB 10u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_FIELD_MASK 0x0000000000000400ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYSELECTED_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_shire_other::and_or_treeL1.anyunavailable               */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_MSB 9u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_LSB 9u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_FIELD_MASK 0x0000000000000200ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYUNAVAILABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_shire_other::and_or_treeL1.allhavereset                 */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_MSB 8u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_LSB 8u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_FIELD_MASK 0x0000000000000100ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHAVERESET_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_shire_other::and_or_treeL1.anyhavereset                 */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_MSB 7u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_LSB 7u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_FIELD_MASK 0x0000000000000080ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHAVERESET_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_shire_other::and_or_treeL1.allresumeack                 */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_MSB 6u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_LSB 6u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_FIELD_MASK 0x0000000000000040ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRESUMEACK_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_shire_other::and_or_treeL1.anyresumeack                 */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_MSB 5u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_LSB 5u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_FIELD_MASK 0x0000000000000020ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRESUMEACK_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_shire_other::and_or_treeL1.allrunning                   */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_MSB 4u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_LSB 4u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_FIELD_MASK 0x0000000000000010ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLRUNNING_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_shire_other::and_or_treeL1.anyrunning                   */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_MSB 3u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_LSB 3u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_FIELD_MASK 0x0000000000000008ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYRUNNING_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_shire_other::and_or_treeL1.allhalted                    */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_MSB 2u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_LSB 2u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_FIELD_MASK 0x0000000000000004ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ALLHALTED_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_shire_other::and_or_treeL1.anyhalted1                   */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_MSB 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_LSB 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_FIELD_MASK 0x0000000000000002ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED1_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_shire_other::and_or_treeL1.anyhalted0                   */
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_MSB 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_LSB 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_WIDTH 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_READ_ACCESS 1u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_WRITE_ACCESS 0u
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_FIELD_MASK 0x0000000000000001ull
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_SHIRE_OTHER_AND_OR_TREEL1_ANYHALTED0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_shire_other::tbox_rbox_dbg_rc                          */
/* Register template: D_shire_other::tbox_rbox_dbg_rc                      */
/* Field member: D_shire_other::tbox_rbox_dbg_rc.rbox_single_step          */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_MSB 15u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_LSB 15u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_WIDTH 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_FIELD_MASK 0x0000000000008000ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.tbox_single_step          */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_MSB 14u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_LSB 11u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_WIDTH 4u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_FIELD_MASK 0x0000000000007800ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_GET(x) \
   (((x) & 0x0000000000007800ull) >> 11)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_SET(x) \
   (((x) << 11) & 0x0000000000007800ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000007800ull) | ((r) & 0xffffffffffff87ffull))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.rbox_halted               */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_MSB 10u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_LSB 10u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_WIDTH 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_FIELD_MASK 0x0000000000000400ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_HALTED_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.rbox_resume_ack           */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_MSB 9u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_LSB 9u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_WIDTH 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_FIELD_MASK 0x0000000000000200ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.rbox_reset_ack            */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_MSB 8u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_LSB 8u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_WIDTH 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_FIELD_MASK 0x0000000000000100ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.tbox_halted               */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_MSB 7u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_LSB 4u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_WIDTH 4u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_FIELD_MASK 0x00000000000000f0ull
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_HALTED_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: D_shire_other::tbox_rbox_dbg_rc.tbox_resume_ack           */
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_MSB 3u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_LSB 0u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_WIDTH 4u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_READ_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_FIELD_MASK 0x000000000000000full
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_GET(x) \
   ((x) & 0x000000000000000full)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_SET(x) \
   ((x) & 0x000000000000000full)
#define D_SHIRE_OTHER_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: D_shire_other::debug_clk_gate_ctrl                       */
/* Register template: D_shire_other::debug_clk_gate_ctrl                   */
/* Field member: D_shire_other::debug_clk_gate_ctrl.debug_clk_gate_ctrl    */
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_MSB 63u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_LSB 0u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_WIDTH 64u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_READ_ACCESS 1u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_FIELD_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_SHIRE_OTHER_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: D_shire_other::UC_Broadcast_Data_D                       */
/* Register template: D_shire_other::UC_Broadcast_Data_D                   */
/* Field member: D_shire_other::UC_Broadcast_Data_D.UCBroadcast_Data       */
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_MSB 63u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_LSB 0u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_WIDTH 64u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_READ_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_RESET 0x0000000000000000ull
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_FIELD_MASK 0xffffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_SHIRE_OTHER_UC_BROADCAST_DATA_D_UCBROADCAST_DATA_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: D_shire_other::UC_Broadcast_Ctrl_D                       */
/* Register template: D_shire_other::UC_Broadcast_Ctrl_D                   */
/* Field member: D_shire_other::UC_Broadcast_Ctrl_D.UCBroadcast_Ctrl       */
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_MSB 58u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_LSB 0u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_WIDTH 59u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_READ_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_WRITE_ACCESS 1u
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_RESET 0x000000000000000ull
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_FIELD_MASK 0x07ffffffffffffffull
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_GET(x) \
   ((x) & 0x07ffffffffffffffull)
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_SET(x) \
   ((x) & 0x07ffffffffffffffull)
#define D_SHIRE_OTHER_UC_BROADCAST_CTRL_D_UCBROADCAST_CTRL_MODIFY(r, x) \
   (((x) & 0x07ffffffffffffffull) | ((r) & 0xf800000000000000ull))

/* Addressmap type: D_memshire                                             */
/* Addressmap template: memshire_t                                         */
#define D_MEMSHIRE_SIZE 0x280u
#define D_MEMSHIRE_BYTE_SIZE 0x280u
/* Group member: memshire_t.memshire_esr                                   */
/* Group type referenced: D_memshire_esr                                   */
/* Group template referenced: D_memshire_esr                               */
#define D_MEMSHIRE_MEMSHIRE_ESR_OFFSET 0x0ul
#define D_MEMSHIRE_MEMSHIRE_ESR_BYTE_OFFSET 0x0ul
#define D_MEMSHIRE_MEMSHIRE_ESR_READ_ACCESS 1u
#define D_MEMSHIRE_MEMSHIRE_ESR_WRITE_ACCESS 1u
/* Group member: memshire_t.ddrc_esr                                       */
/* Group type referenced: D_ddr_controller                                 */
/* Group template referenced: D_ddr_controller                             */
#define D_MEMSHIRE_DDRC_ESR_OFFSET 0x200ul
#define D_MEMSHIRE_DDRC_ESR_BYTE_OFFSET 0x200ul
#define D_MEMSHIRE_DDRC_ESR_READ_ACCESS 1u
#define D_MEMSHIRE_DDRC_ESR_WRITE_ACCESS 1u

/* Group type: D_memshire_esr                                              */
/* Group template: D_memshire_esr                                          */
#define D_MEMSHIRE_ESR_SIZE 0x28u
#define D_MEMSHIRE_ESR_BYTE_SIZE 0x28u
/* Register member: D_memshire_esr.ms_mem_ctl                              */
/* Register type referenced: D_memshire_esr::ms_mem_ctl                    */
/* Register template referenced: D_memshire_esr::ms_mem_ctl                */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_OFFSET 0x0ul
#define D_MEMSHIRE_ESR_MS_MEM_CTL_BYTE_OFFSET 0x0ul
#define D_MEMSHIRE_ESR_MS_MEM_CTL_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_RESET_VALUE 0x0000000000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_RESET_MASK 0xfffc000000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_READ_MASK 0xffffffffffffffffull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_WRITE_MASK 0x0003ffffffffffffull
/* Register member: D_memshire_esr.ms_atomic_sm_ctl                        */
/* Register type referenced: D_memshire_esr::ms_atomic_sm_ctl              */
/* Register template referenced: D_memshire_esr::ms_atomic_sm_ctl          */
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_OFFSET 0x8ul
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_BYTE_OFFSET 0x8ul
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_RESET_VALUE 0x0000000000000000ull
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_RESET_MASK 0xffffffffffffff0eull
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_READ_MASK 0xffffffffffffffffull
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_WRITE_MASK 0x00000000000000f1ull
/* Register member: D_memshire_esr.ms_mem_revision_id                      */
/* Register type referenced: D_memshire_esr::ms_mem_revision_id            */
/* Register template referenced: D_memshire_esr::ms_mem_revision_id        */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_OFFSET 0x10ul
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_BYTE_OFFSET 0x10ul
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_RESET_VALUE 0x0000000000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_RESET_MASK 0xffff00ff00000000ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_READ_MASK 0xffffffffffffffffull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_WRITE_MASK 0x0000000000000000ull
/* Register member: D_memshire_esr.ms_clk_gate_ctl                         */
/* Register type referenced: D_memshire_esr::ms_clk_gate_ctl               */
/* Register template referenced: D_memshire_esr::ms_clk_gate_ctl           */
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_OFFSET 0x18ul
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_BYTE_OFFSET 0x18ul
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_RESET_VALUE 0x0000000000000000ull
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_RESET_MASK 0xfffffffffffffffeull
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_READ_MASK 0xffffffffffffffffull
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_WRITE_MASK 0x0000000000000001ull
/* Register member: D_memshire_esr.ms_mem_status                           */
/* Register type referenced: D_memshire_esr::ms_mem_status                 */
/* Register template referenced: D_memshire_esr::ms_mem_status             */
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_OFFSET 0x20ul
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_BYTE_OFFSET 0x20ul
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_RESET_VALUE 0x0000000000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_RESET_MASK 0xfffffffffffffffcull
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_READ_MASK 0xffffffffffffffffull
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_WRITE_MASK 0x0000000000000000ull

/* Register type: D_memshire_esr::ms_mem_ctl                               */
/* Register template: D_memshire_esr::ms_mem_ctl                           */
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_mc_en                   */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_MSB 49u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_LSB 48u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_WIDTH 2u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_FIELD_MASK 0x0003000000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_GET(x) \
   (((x) & 0x0003000000000000ull) >> 48)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_SET(x) \
   (((x) << 48) & 0x0003000000000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_MC_EN_MODIFY(r, x) \
   ((((x) << 48) & 0x0003000000000000ull) | ((r) & 0xfffcffffffffffffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_mask               */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_MSB 47u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_LSB 36u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_WIDTH 12u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_FIELD_MASK 0x0000fff000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_GET(x) \
   (((x) & 0x0000fff000000000ull) >> 36)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_SET(x) \
   (((x) << 36) & 0x0000fff000000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MASK_MODIFY(r, x) \
   ((((x) << 36) & 0x0000fff000000000ull) | ((r) & 0xffff000fffffffffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_debug_mc_bit_sel   */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_MSB 35u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_LSB 30u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_FIELD_MASK 0x0000000fc0000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_GET(x) \
   (((x) & 0x0000000fc0000000ull) >> 30)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_SET(x) \
   (((x) << 30) & 0x0000000fc0000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_mc_bit_sel         */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_MSB 29u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_LSB 24u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_FIELD_MASK 0x000000003f000000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_GET(x) \
   (((x) & 0x000000003f000000ull) >> 24)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_SET(x) \
   (((x) << 24) & 0x000000003f000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x000000003f000000ull) | ((r) & 0xffffffffc0ffffffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_remove_bit_sel3    */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_MSB 23u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_LSB 18u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_FIELD_MASK 0x0000000000fc0000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_GET(x) \
   (((x) & 0x0000000000fc0000ull) >> 18)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_SET(x) \
   (((x) << 18) & 0x0000000000fc0000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_remove_bit_sel2    */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_MSB 17u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_LSB 12u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_FIELD_MASK 0x000000000003f000ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_GET(x) \
   (((x) & 0x000000000003f000ull) >> 12)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_SET(x) \
   (((x) << 12) & 0x000000000003f000ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_remove_bit_sel1    */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_MSB 11u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_LSB 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_FIELD_MASK 0x0000000000000fc0ull
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_GET(x) \
   (((x) & 0x0000000000000fc0ull) >> 6)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_SET(x) \
   (((x) << 6) & 0x0000000000000fc0ull)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: D_memshire_esr::ms_mem_ctl.esr_ms_addr_remove_bit_sel0    */
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_MSB 5u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_LSB 0u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_WIDTH 6u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_FIELD_MASK 0x000000000000003full
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_GET(x) \
   ((x) & 0x000000000000003full)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_SET(x) \
   ((x) & 0x000000000000003full)
#define D_MEMSHIRE_ESR_MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: D_memshire_esr::ms_atomic_sm_ctl                         */
/* Register template: D_memshire_esr::ms_atomic_sm_ctl                     */
/* Field member: D_memshire_esr::ms_atomic_sm_ctl.esr_ms_atomic_state      */
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_MSB 7u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_LSB 4u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_WIDTH 4u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_FIELD_MASK 0x00000000000000f0ull
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: D_memshire_esr::ms_atomic_sm_ctl.esr_ms_atomic_evict_start */
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_MSB 0u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_LSB 0u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_WIDTH 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_FIELD_MASK 0x0000000000000001ull
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_memshire_esr::ms_mem_revision_id                       */
/* Register template: D_memshire_esr::ms_mem_revision_id                   */
/* Field member: D_memshire_esr::ms_mem_revision_id.memshire_id            */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_MSB 47u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_LSB 40u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_WIDTH 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_FIELD_MASK 0x0000ff0000000000ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_ID_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: D_memshire_esr::ms_mem_revision_id.memshire_revision_b3   */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_MSB 31u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_LSB 24u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_WIDTH 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_FIELD_MASK 0x00000000ff000000ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B3_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: D_memshire_esr::ms_mem_revision_id.memshire_revision_b2   */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_MSB 23u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_LSB 16u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_WIDTH 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_FIELD_MASK 0x0000000000ff0000ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B2_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: D_memshire_esr::ms_mem_revision_id.memshire_revision_b1   */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_MSB 15u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_LSB 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_WIDTH 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_FIELD_MASK 0x000000000000ff00ull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B1_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: D_memshire_esr::ms_mem_revision_id.memshire_revision_b0   */
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_MSB 7u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_LSB 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_WIDTH 8u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_FIELD_MASK 0x00000000000000ffull
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define D_MEMSHIRE_ESR_MS_MEM_REVISION_ID_MEMSHIRE_REVISION_B0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: D_memshire_esr::ms_clk_gate_ctl                          */
/* Register template: D_memshire_esr::ms_clk_gate_ctl                      */
/* Field member: D_memshire_esr::ms_clk_gate_ctl.debug_clock_disable       */
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_MSB 0u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_LSB 0u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_WIDTH 1u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_WRITE_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_FIELD_MASK 0x0000000000000001ull
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_CLK_GATE_CTL_DEBUG_CLOCK_DISABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_memshire_esr::ms_mem_status                            */
/* Register template: D_memshire_esr::ms_mem_status                        */
/* Field member: D_memshire_esr::ms_mem_status.pll_lock_lost               */
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_MSB 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_LSB 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_WIDTH 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_FIELD_MASK 0x0000000000000002ull
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_LOST_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_memshire_esr::ms_mem_status.pll_lock_detect             */
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_MSB 0u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_LSB 0u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_WIDTH 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_READ_ACCESS 1u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_WRITE_ACCESS 0u
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_FIELD_MASK 0x0000000000000001ull
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_MEMSHIRE_ESR_MS_MEM_STATUS_PLL_LOCK_DETECT_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Group type: D_ddr_controller                                            */
/* Group template: D_ddr_controller                                        */
#define D_DDR_CONTROLLER_SIZE 0x80u
#define D_DDR_CONTROLLER_BYTE_SIZE 0x80u
/* Register member: D_ddr_controller.ddrc_reset_ctl                        */
/* Register type referenced: D_ddr_controller::ddrc_reset_ctl              */
/* Register template referenced: D_ddr_controller::ddrc_reset_ctl          */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_OFFSET 0x0ul
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_BYTE_OFFSET 0x0ul
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_RESET_MASK 0xfffffffffffffef0ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_WRITE_MASK 0x000000000000010full
/* Register member: D_ddr_controller.ddrc_clock_ctl                        */
/* Register type referenced: D_ddr_controller::ddrc_clock_ctl              */
/* Register template referenced: D_ddr_controller::ddrc_clock_ctl          */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_OFFSET 0x8ul
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_BYTE_OFFSET 0x8ul
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_RESET_MASK 0xfffffffffffc0000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_WRITE_MASK 0x000000000003ffffull
/* Register member: D_ddr_controller.ddrc_main_ctl                         */
/* Register type referenced: D_ddr_controller::ddrc_main_ctl               */
/* Register template referenced: D_ddr_controller::ddrc_main_ctl           */
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_OFFSET 0x10ul
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_BYTE_OFFSET 0x10ul
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_RESET_MASK 0xfffffffffffffff0ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_WRITE_MASK 0x000000000000000full
/* Register member: D_ddr_controller.ddrc_scrub1                           */
/* Register type referenced: D_ddr_controller::ddrc_scrub1                 */
/* Register template referenced: D_ddr_controller::ddrc_scrub1             */
#define D_DDR_CONTROLLER_DDRC_SCRUB1_OFFSET 0x18ul
#define D_DDR_CONTROLLER_DDRC_SCRUB1_BYTE_OFFSET 0x18ul
#define D_DDR_CONTROLLER_DDRC_SCRUB1_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_SCRUB1_RESET_MASK 0xfffffff000000000ull
#define D_DDR_CONTROLLER_DDRC_SCRUB1_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_SCRUB1_WRITE_MASK 0x0000000fffffffffull
/* Register member: D_ddr_controller.ddrc_scrub2                           */
/* Register type referenced: D_ddr_controller::ddrc_scrub2                 */
/* Register template referenced: D_ddr_controller::ddrc_scrub2             */
#define D_DDR_CONTROLLER_DDRC_SCRUB2_OFFSET 0x20ul
#define D_DDR_CONTROLLER_DDRC_SCRUB2_BYTE_OFFSET 0x20ul
#define D_DDR_CONTROLLER_DDRC_SCRUB2_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_SCRUB2_RESET_MASK 0xfffffff000000000ull
#define D_DDR_CONTROLLER_DDRC_SCRUB2_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_SCRUB2_WRITE_MASK 0x0000000fffffffffull
/* Register member: D_ddr_controller.ddrc_u0_mrr_data                      */
/* Register type referenced: D_ddr_controller::ddrc_u0_mrr_data            */
/* Register template referenced: D_ddr_controller::ddrc_u0_mrr_data        */
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_OFFSET 0x28ul
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_BYTE_OFFSET 0x28ul
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_RESET_MASK 0xffffffffffff0000ull
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: D_ddr_controller.ddrc_u1_mrr_data                      */
/* Register type referenced: D_ddr_controller::ddrc_u1_mrr_data            */
/* Register template referenced: D_ddr_controller::ddrc_u1_mrr_data        */
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_OFFSET 0x30ul
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_BYTE_OFFSET 0x30ul
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_RESET_MASK 0xffffffffffff0000ull
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: D_ddr_controller.ddrc_mrr_status                       */
/* Register type referenced: D_ddr_controller::ddrc_mrr_status             */
/* Register template referenced: D_ddr_controller::ddrc_mrr_status         */
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_OFFSET 0x38ul
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_BYTE_OFFSET 0x38ul
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_RESET_MASK 0xfffffffffffffffcull
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_WRITE_MASK 0x0000000000000003ull
/* Register member: D_ddr_controller.ddrc_int_status                       */
/* Register type referenced: D_ddr_controller::ddrc_int_status             */
/* Register template referenced: D_ddr_controller::ddrc_int_status         */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_OFFSET 0x40ul
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_BYTE_OFFSET 0x40ul
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_RESET_MASK 0xffffffffffff0000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: D_ddr_controller.ddrc_int_critical_en                  */
/* Register type referenced: D_ddr_controller::ddrc_int_critical_en        */
/* Register template referenced: D_ddr_controller::ddrc_int_critical_en    */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_OFFSET 0x48ul
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_BYTE_OFFSET 0x48ul
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_RESET_MASK 0xffffffffffff0000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_WRITE_MASK 0x000000000000fff7ull
/* Register member: D_ddr_controller.ddrc_int_normal_en                    */
/* Register type referenced: D_ddr_controller::ddrc_int_normal_en          */
/* Register template referenced: D_ddr_controller::ddrc_int_normal_en      */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_OFFSET 0x50ul
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_BYTE_OFFSET 0x50ul
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_RESET_MASK 0xffffffffffff0000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_WRITE_MASK 0x000000000000ffffull
/* Register member: D_ddr_controller.ddrc_err_int_log                      */
/* Register type referenced: D_ddr_controller::ddrc_err_int_log            */
/* Register template referenced: D_ddr_controller::ddrc_err_int_log        */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_OFFSET 0x58ul
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_BYTE_OFFSET 0x58ul
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_RESET_MASK 0xffffffffffff0808ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_WRITE_MASK 0x000000000000f7f7ull
/* Register member: D_ddr_controller.ddrc_debug_sigs_mask0                 */
/* Register type referenced: D_ddr_controller::ddrc_debug_sigs_mask0       */
/* Register template referenced: D_ddr_controller::ddrc_debug_sigs_mask0   */
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_OFFSET 0x60ul
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_BYTE_OFFSET 0x60ul
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_WRITE_MASK 0xffffffffffffffffull
/* Register member: D_ddr_controller.ddrc_debug_sigs_mask1                 */
/* Register type referenced: D_ddr_controller::ddrc_debug_sigs_mask1       */
/* Register template referenced: D_ddr_controller::ddrc_debug_sigs_mask1   */
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_OFFSET 0x68ul
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_BYTE_OFFSET 0x68ul
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_WRITE_MASK 0xffffffffffffffffull
/* Register member: D_ddr_controller.ddrc_trace_ctl                        */
/* Register type referenced: D_ddr_controller::ddrc_trace_ctl              */
/* Register template referenced: D_ddr_controller::ddrc_trace_ctl          */
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_OFFSET 0x78ul
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_BYTE_OFFSET 0x78ul
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_RESET_VALUE 0x0000000000000000ull
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_RESET_MASK 0xffffffff000000feull
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_READ_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_WRITE_MASK 0x00000000ffffff01ull

/* Register type: D_ddr_controller::ddrc_reset_ctl                         */
/* Register template: D_ddr_controller::ddrc_reset_ctl                     */
/* Field member: D_ddr_controller::ddrc_reset_ctl.esr_ddrc_pll_clk_sel     */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MSB 8u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_LSB 8u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_reset_ctl.esr_ddrc_power_ok        */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MSB 3u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_LSB 3u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_reset_ctl.esr_ddrc_pub_reset       */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MSB 2u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_LSB 2u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_reset_ctl.esr_ddrc_apb_reset       */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MSB 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_LSB 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_reset_ctl.esr_ddrc_subsystem_reset */
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MSB 0u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_LSB 0u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_clock_ctl                         */
/* Register template: D_ddr_controller::ddrc_clock_ctl                     */
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysreq_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MSB 17u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_LSB 17u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_FIELD_MASK 0x0000000000020000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysack_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MSB 16u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_LSB 16u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_FIELD_MASK 0x0000000000010000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_cactive_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MSB 15u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_LSB 15u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_FIELD_MASK 0x0000000000008000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysreq_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MSB 14u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_LSB 14u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_FIELD_MASK 0x0000000000004000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysack_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MSB 13u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_LSB 13u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_FIELD_MASK 0x0000000000002000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_cactive_hi   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MSB 12u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_LSB 12u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_FIELD_MASK 0x0000000000001000ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysreq_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MSB 11u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_LSB 11u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_FIELD_MASK 0x0000000000000800ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysack_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MSB 10u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_LSB 10u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_FIELD_MASK 0x0000000000000400ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_cactive_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MSB 9u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_LSB 9u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_FIELD_MASK 0x0000000000000200ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysreq_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MSB 8u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_LSB 8u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysack_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MSB 7u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_LSB 7u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_FIELD_MASK 0x0000000000000080ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_cactive_lo   */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MSB 6u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_LSB 6u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_FIELD_MASK 0x0000000000000040ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysreq_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MSB 5u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_LSB 5u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_FIELD_MASK 0x0000000000000020ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_csysack_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MSB 4u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_LSB 4u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_FIELD_MASK 0x0000000000000010ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u1_cactive_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MSB 3u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_LSB 3u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysreq_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MSB 2u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_LSB 2u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_csysack_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MSB 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_LSB 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_clock_ctl.esr_ddrc_u0_cactive_ddrc */
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MSB 0u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_LSB 0u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_main_ctl                          */
/* Register template: D_ddr_controller::ddrc_main_ctl                      */
/* Field member: D_ddr_controller::ddrc_main_ctl.esr_ddrc_read_auto_precharge_hi */
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MSB 3u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_LSB 3u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_main_ctl.esr_ddrc_read_auto_precharge_lo */
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MSB 2u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_LSB 2u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_main_ctl.esr_ddrc_write_auto_precharge_hi */
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MSB 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_LSB 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_main_ctl.esr_ddrc_write_auto_precharge_lo */
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MSB 0u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_LSB 0u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_scrub1                            */
/* Register template: D_ddr_controller::ddrc_scrub1                        */
/* Field member: D_ddr_controller::ddrc_scrub1.esr_ddrc_scrub_addr_start_mask */
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MSB 35u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_LSB 0u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WIDTH 36u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_FIELD_MASK 0x0000000fffffffffull
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define D_DDR_CONTROLLER_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: D_ddr_controller::ddrc_scrub2                            */
/* Register template: D_ddr_controller::ddrc_scrub2                        */
/* Field member: D_ddr_controller::ddrc_scrub2.esr_ddrc_scrub_addr_range_mask */
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MSB 35u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_LSB 0u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WIDTH 36u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_FIELD_MASK 0x0000000fffffffffull
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define D_DDR_CONTROLLER_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: D_ddr_controller::ddrc_u0_mrr_data                       */
/* Register template: D_ddr_controller::ddrc_u0_mrr_data                   */
/* Field member: D_ddr_controller::ddrc_u0_mrr_data.esr_ddrc_u0_mrr_data   */
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MSB 15u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_LSB 0u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WIDTH 16u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_FIELD_MASK 0x000000000000ffffull
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define D_DDR_CONTROLLER_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: D_ddr_controller::ddrc_u1_mrr_data                       */
/* Register template: D_ddr_controller::ddrc_u1_mrr_data                   */
/* Field member: D_ddr_controller::ddrc_u1_mrr_data.esr_ddrc_u1_mrr_data   */
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MSB 15u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_LSB 0u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WIDTH 16u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_FIELD_MASK 0x000000000000ffffull
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define D_DDR_CONTROLLER_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: D_ddr_controller::ddrc_mrr_status                        */
/* Register template: D_ddr_controller::ddrc_mrr_status                    */
/* Field member: D_ddr_controller::ddrc_mrr_status.esr_ddrc_u1_mrr_data_valid */
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MSB 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_LSB 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_mrr_status.esr_ddrc_u0_mrr_data_valid */
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MSB 0u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_LSB 0u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_int_status                        */
/* Register template: D_ddr_controller::ddrc_int_status                    */
/* Field member: D_ddr_controller::ddrc_int_status.cyc_count_overflow_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_MSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_LSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_FIELD_MASK 0x0000000000008000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: D_ddr_controller::ddrc_int_status.perf_count1_overflow_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_MSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_LSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_FIELD_MASK 0x0000000000004000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: D_ddr_controller::ddrc_int_status.perf_count0_overflow_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_MSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_LSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_FIELD_MASK 0x0000000000002000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc1_derate_temp_limit_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_MSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_LSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x0000000000001000ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc0_derate_temp_limit_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_MSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_LSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x0000000000000800ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc1_sbr_done_intr       */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_MSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_LSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_FIELD_MASK 0x0000000000000400ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc0_sbr_done_intr       */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_MSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_LSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_FIELD_MASK 0x0000000000000200ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc1_ecc_corrected_err_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_MSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_LSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_int_status.mc0_ecc_corrected_err_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_MSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_LSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000080ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_ddr_controller::ddrc_int_status.ddrphy_intr             */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_MSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_LSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_FIELD_MASK 0x0000000000000040ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DDRPHY_INTR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_ddr_controller::ddrc_int_status.dfi1_err_intr           */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_MSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_LSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_FIELD_MASK 0x0000000000000020ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI1_ERR_INTR_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_ddr_controller::ddrc_int_status.dfi0_err_intr           */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_MSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_LSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_FIELD_MASK 0x0000000000000010ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_DFI0_ERR_INTR_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_ddr_controller::ddrc_int_status.mc1_dfi_alert_err_intr  */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_MSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_LSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_int_status.mc0_dfi_alert_err_intr  */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_MSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_LSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_int_status.mc1_ecc_uncorrected_err_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_MSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_LSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_int_status.mc0_ecc_uncorrected_err_intr */
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_MSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_LSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_int_critical_en                   */
/* Register template: D_ddr_controller::ddrc_int_critical_en               */
/* Field member: D_ddr_controller::ddrc_int_critical_en.cyc_count_overflow_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_MSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_LSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000008000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.perf_count1_overflow_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_MSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_LSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000004000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.perf_count0_overflow_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_MSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_LSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000002000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc1_derate_temp_limit_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_LSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x0000000000001000ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc0_derate_temp_limit_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_LSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x0000000000000800ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc1_sbr_done_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_MSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_LSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_FIELD_MASK 0x0000000000000400ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc0_sbr_done_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_MSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_LSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_FIELD_MASK 0x0000000000000200ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc1_ecc_corrected_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_MSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_LSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc0_ecc_corrected_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_MSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_LSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000080ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_ddr_controller::ddrc_int_critical_en.ddrphy_crit_en     */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_MSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_LSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_FIELD_MASK 0x0000000000000040ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.dfi1_err_crit_en   */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_MSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_LSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_FIELD_MASK 0x0000000000000020ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.dfi0_err_crit_en   */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_MSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_LSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_FIELD_MASK 0x0000000000000010ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc1_dfi_alert_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_MSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_LSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 0u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc0_dfi_alert_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_MSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_LSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc1_ecc_uncorrected_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_int_critical_en.mc0_ecc_uncorrected_err_crit_en */
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_int_normal_en                     */
/* Register template: D_ddr_controller::ddrc_int_normal_en                 */
/* Field member: D_ddr_controller::ddrc_int_normal_en.cyc_count_overflow_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_MSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_LSB 15u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000008000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.perf_count1_overflow_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_MSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_LSB 14u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000004000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.perf_count0_overflow_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_MSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_LSB 13u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000002000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc1_derate_temp_limit_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_MSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_LSB 12u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x0000000000001000ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc0_derate_temp_limit_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_MSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_LSB 11u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x0000000000000800ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc1_sbr_done_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_MSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_LSB 10u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_FIELD_MASK 0x0000000000000400ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc0_sbr_done_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_MSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_LSB 9u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_FIELD_MASK 0x0000000000000200ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc1_ecc_corrected_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_MSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_LSB 8u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc0_ecc_corrected_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_MSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_LSB 7u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000080ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: D_ddr_controller::ddrc_int_normal_en.ddrphy_norm_en       */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_MSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_LSB 6u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_FIELD_MASK 0x0000000000000040ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.dfi1_err_norm_en     */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_MSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_LSB 5u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_FIELD_MASK 0x0000000000000020ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.dfi0_err_norm_en     */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_MSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_LSB 4u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_FIELD_MASK 0x0000000000000010ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc1_dfi_alert_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_MSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_LSB 3u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0000000000000008ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc0_dfi_alert_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_MSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_LSB 2u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc1_ecc_uncorrected_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_LSB 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_int_normal_en.mc0_ecc_uncorrected_err_norm_en */
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_LSB 0u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_err_int_log                       */
/* Register template: D_ddr_controller::ddrc_err_int_log                   */
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi1_err_info          */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_MSB 15u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_LSB 12u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_WIDTH 4u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_FIELD_MASK 0x000000000000f000ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_GET(x) \
   (((x) & 0x000000000000f000ull) >> 12)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_SET(x) \
   (((x) << 12) & 0x000000000000f000ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi1_err_set           */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_MSB 10u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_LSB 10u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_FIELD_MASK 0x0000000000000400ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi1_err_clr           */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_MSB 9u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_LSB 9u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_FIELD_MASK 0x0000000000000200ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi1_err               */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_MSB 8u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_LSB 8u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_FIELD_MASK 0x0000000000000100ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI1_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi0_err_info          */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_MSB 7u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_LSB 4u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_WIDTH 4u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_FIELD_MASK 0x00000000000000f0ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi0_err_set           */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_MSB 2u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_LSB 2u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_FIELD_MASK 0x0000000000000004ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi0_err_clr           */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_MSB 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_LSB 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_FIELD_MASK 0x0000000000000002ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: D_ddr_controller::ddrc_err_int_log.dfi0_err               */
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_MSB 0u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_LSB 0u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_ERR_INT_LOG_DFI0_ERR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: D_ddr_controller::ddrc_debug_sigs_mask0                  */
/* Register template: D_ddr_controller::ddrc_debug_sigs_mask0              */
/* Field member: D_ddr_controller::ddrc_debug_sigs_mask0.ddrc_debug_sigs_mask0 */
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_MSB 63u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_LSB 0u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_WIDTH 64u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_FIELD_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: D_ddr_controller::ddrc_debug_sigs_mask1                  */
/* Register template: D_ddr_controller::ddrc_debug_sigs_mask1              */
/* Field member: D_ddr_controller::ddrc_debug_sigs_mask1.ddrc_debug_sigs_mask1 */
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_MSB 63u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_LSB 0u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_WIDTH 64u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_FIELD_MASK 0xffffffffffffffffull
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define D_DDR_CONTROLLER_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: D_ddr_controller::ddrc_trace_ctl                         */
/* Register template: D_ddr_controller::ddrc_trace_ctl                     */
/* Field member: D_ddr_controller::ddrc_trace_ctl.perf_op_sigs_mask        */
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_MSB 31u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_LSB 8u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_WIDTH 24u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_FIELD_MASK 0x00000000ffffff00ull
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_GET(x) \
   (((x) & 0x00000000ffffff00ull) >> 8)
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_SET(x) \
   (((x) << 8) & 0x00000000ffffff00ull)
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000000ffffff00ull) | ((r) & 0xffffffff000000ffull))
/* Field member: D_ddr_controller::ddrc_trace_ctl.trace_en                 */
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_MSB 0u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_LSB 0u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_WIDTH 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_READ_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_WRITE_ACCESS 1u
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_FIELD_MASK 0x0000000000000001ull
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define D_DDR_CONTROLLER_DDRC_TRACE_CTL_TRACE_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Addressmap type: D_ioshire                                              */
/* Addressmap template: ioshire_t                                          */
#define D_IOSHIRE_SIZE 0x360000ul
#define D_IOSHIRE_BYTE_SIZE 0x360000ul
/* Group member: ioshire_t.bank                                            */
/* Group type referenced: D_shire_bank                                     */
/* Group template referenced: D_shire_bank                                 */
#define D_IOSHIRE_BANK_OFFSET 0x300000ul
#define D_IOSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define D_IOSHIRE_BANK_READ_ACCESS 1u
#define D_IOSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: ioshire_t.bankB                                           */
/* Group type referenced: D_shire_bank                                     */
/* Group template referenced: D_shire_bank                                 */
#define D_IOSHIRE_BANKB_OFFSET 0x31e000ul
#define D_IOSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define D_IOSHIRE_BANKB_READ_ACCESS 1u
#define D_IOSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: ioshire_t.other                                           */
/* Group type referenced: D_shire_other                                    */
/* Group template referenced: D_shire_other                                */
#define D_IOSHIRE_OTHER_OFFSET 0x340000ul
#define D_IOSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define D_IOSHIRE_OTHER_READ_ACCESS 1u
#define D_IOSHIRE_OTHER_WRITE_ACCESS 1u

/* Addressmap type: M_minshire                                             */
/* Addressmap template: minshire_t                                         */
#define M_MINSHIRE_SIZE 0x3e0008ul
#define M_MINSHIRE_BYTE_SIZE 0x3e0008ul
/* Group member: minshire_t.neigh                                          */
/* Group type referenced: M_shire_neigh                                    */
/* Group template referenced: M_shire_neigh                                */
#define M_MINSHIRE_NEIGH_OFFSET 0x100000ul
#define M_MINSHIRE_NEIGH_BYTE_OFFSET 0x100000ul
#define M_MINSHIRE_NEIGH_READ_ACCESS 1u
#define M_MINSHIRE_NEIGH_WRITE_ACCESS 1u
/* Group member: minshire_t.neighB                                         */
/* Group type referenced: M_shire_neigh                                    */
/* Group template referenced: M_shire_neigh                                */
#define M_MINSHIRE_NEIGHB_OFFSET 0x1f0000ul
#define M_MINSHIRE_NEIGHB_BYTE_OFFSET 0x1f0000ul
#define M_MINSHIRE_NEIGHB_READ_ACCESS 1u
#define M_MINSHIRE_NEIGHB_WRITE_ACCESS 1u
/* Group member: minshire_t.bank                                           */
/* Group type referenced: M_shire_bank                                     */
/* Group template referenced: M_shire_bank                                 */
#define M_MINSHIRE_BANK_OFFSET 0x300000ul
#define M_MINSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define M_MINSHIRE_BANK_READ_ACCESS 1u
#define M_MINSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: minshire_t.bankB                                          */
/* Group type referenced: M_shire_bank                                     */
/* Group template referenced: M_shire_bank                                 */
#define M_MINSHIRE_BANKB_OFFSET 0x31e000ul
#define M_MINSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define M_MINSHIRE_BANKB_READ_ACCESS 1u
#define M_MINSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: minshire_t.other                                          */
/* Group type referenced: M_shire_other                                    */
/* Group template referenced: M_shire_other                                */
#define M_MINSHIRE_OTHER_OFFSET 0x340000ul
#define M_MINSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define M_MINSHIRE_OTHER_READ_ACCESS 1u
#define M_MINSHIRE_OTHER_WRITE_ACCESS 1u
/* Addressmap member: minshire_t.reserved_region                           */
/* Addressmap type referenced: shire_res                                   */
/* Addressmap template referenced: shire_res                               */
#define M_MINSHIRE_RESERVED_REGION_OFFSET 0x3e0000ul
#define M_MINSHIRE_RESERVED_REGION_BYTE_OFFSET 0x3e0000ul
#define M_MINSHIRE_RESERVED_REGION_READ_ACCESS 1u
#define M_MINSHIRE_RESERVED_REGION_WRITE_ACCESS 1u

/* Group type: M_shire_neigh                                               */
/* Group template: M_shire_neigh                                           */
#define M_SHIRE_NEIGH_SIZE 0x98u
#define M_SHIRE_NEIGH_BYTE_SIZE 0x98u
/* Register member: M_shire_neigh.minion_boot                              */
/* Register type referenced: M_shire_neigh::minion_boot                    */
/* Register template referenced: M_shire_neigh::minion_boot                */
#define M_SHIRE_NEIGH_MINION_BOOT_OFFSET 0x18ul
#define M_SHIRE_NEIGH_MINION_BOOT_BYTE_OFFSET 0x18ul
#define M_SHIRE_NEIGH_MINION_BOOT_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MINION_BOOT_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MINION_BOOT_RESET_VALUE 0x0000008000001000ull
#define M_SHIRE_NEIGH_MINION_BOOT_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_MINION_BOOT_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_MINION_BOOT_WRITE_MASK 0x0000ffffffffffffull
/* Register member: M_shire_neigh.mprot                                    */
/* Register type referenced: M_shire_neigh::mprot                          */
/* Register template referenced: M_shire_neigh::mprot                      */
#define M_SHIRE_NEIGH_MPROT_OFFSET 0x20ul
#define M_SHIRE_NEIGH_MPROT_BYTE_OFFSET 0x20ul
#define M_SHIRE_NEIGH_MPROT_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_RESET_VALUE 0x0000000000000003ull
#define M_SHIRE_NEIGH_MPROT_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_MPROT_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_MPROT_WRITE_MASK 0x000000000000007full
/* Register member: M_shire_neigh.vmspagesize                              */
/* Register type referenced: M_shire_neigh::vmspagesize                    */
/* Register template referenced: M_shire_neigh::vmspagesize                */
#define M_SHIRE_NEIGH_VMSPAGESIZE_OFFSET 0x38ul
#define M_SHIRE_NEIGH_VMSPAGESIZE_BYTE_OFFSET 0x38ul
#define M_SHIRE_NEIGH_VMSPAGESIZE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_VMSPAGESIZE_RESET_MASK 0xfffffffffffffffcull
#define M_SHIRE_NEIGH_VMSPAGESIZE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_VMSPAGESIZE_WRITE_MASK 0x0000000000000003ull
/* Register member: M_shire_neigh.pmu_ctrl                                 */
/* Register type referenced: M_shire_neigh::pmu_ctrl                       */
/* Register template referenced: M_shire_neigh::pmu_ctrl                   */
#define M_SHIRE_NEIGH_PMU_CTRL_OFFSET 0x68ul
#define M_SHIRE_NEIGH_PMU_CTRL_BYTE_OFFSET 0x68ul
#define M_SHIRE_NEIGH_PMU_CTRL_READ_ACCESS 1u
#define M_SHIRE_NEIGH_PMU_CTRL_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_PMU_CTRL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_PMU_CTRL_RESET_MASK 0xfffffffffffffffeull
#define M_SHIRE_NEIGH_PMU_CTRL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_PMU_CTRL_WRITE_MASK 0x0000000000000001ull
/* Register member: M_shire_neigh.neigh_chicken                            */
/* Register type referenced: M_shire_neigh::neigh_chicken                  */
/* Register template referenced: M_shire_neigh::neigh_chicken              */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_OFFSET 0x70ul
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYTE_OFFSET 0x70ul
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_RESET_MASK 0xffffffffffffff80ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_WRITE_MASK 0x000000000000007full
/* Register member: M_shire_neigh.icache_err_log_ctl                       */
/* Register type referenced: M_shire_neigh::icache_err_log_ctl             */
/* Register template referenced: M_shire_neigh::icache_err_log_ctl         */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_OFFSET 0x78ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_BYTE_OFFSET 0x78ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_RESET_MASK 0xfffffffffffffff0ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_WRITE_MASK 0x000000000000000full
/* Union member: M_shire_neigh.icache_err_log_info                         */
/* Union type referenced: M_shire_neigh::icache_err_log_info               */
/* Union template referenced: M_shire_neigh::icache_err_log_info           */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_OFFSET 0x80ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_BYTE_OFFSET 0x80ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_WRITE_ACCESS 1u
/* Register member: M_shire_neigh.icache_err_log_address                   */
/* Register type referenced: M_shire_neigh::icache_err_log_address         */
/* Register template referenced: M_shire_neigh::icache_err_log_address     */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_OFFSET 0x88ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_BYTE_OFFSET 0x88ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_neigh.icache_sbe_dbe_counts                    */
/* Register type referenced: M_shire_neigh::icache_sbe_dbe_counts          */
/* Register template referenced: M_shire_neigh::icache_sbe_dbe_counts      */
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_OFFSET 0x90ul
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_BYTE_OFFSET 0x90ul
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_RESET_MASK 0xfffffffffffff800ull
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_WRITE_MASK 0x00000000000007ffull

/* Register type: M_shire_neigh::minion_boot                               */
/* Register template: M_shire_neigh::minion_boot                           */
/* Field member: M_shire_neigh::minion_boot.minion_boot                    */
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_MSB 47u
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_LSB 0u
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_WIDTH 48u
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_RESET 0x008000001000ull
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_FIELD_MASK 0x0000ffffffffffffull
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_GET(x) \
   ((x) & 0x0000ffffffffffffull)
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_SET(x) \
   ((x) & 0x0000ffffffffffffull)
#define M_SHIRE_NEIGH_MINION_BOOT_MINION_BOOT_MODIFY(r, x) \
   (((x) & 0x0000ffffffffffffull) | ((r) & 0xffff000000000000ull))

/* Register type: M_shire_neigh::mprot                                     */
/* Register template: M_shire_neigh::mprot                                 */
/* Field member: M_shire_neigh::mprot.secure_memory                        */
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_MSB 6u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_LSB 6u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_WIDTH 1u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_RESET 0x0u
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_NEIGH_MPROT_SECURE_MEMORY_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_neigh::mprot.dram_size                            */
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_MSB 5u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_LSB 4u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_WIDTH 2u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_RESET 0x0u
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_FIELD_MASK 0x0000000000000030ull
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_GET(x) \
   (((x) & 0x0000000000000030ull) >> 4)
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_SET(x) \
   (((x) << 4) & 0x0000000000000030ull)
#define M_SHIRE_NEIGH_MPROT_DRAM_SIZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: M_shire_neigh::mprot.disable_osbox_access                 */
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_MSB 3u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_LSB 3u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_WIDTH 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_RESET 0x0u
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_NEIGH_MPROT_DISABLE_OSBOX_ACCESS_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_neigh::mprot.disable_pcie_access                  */
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_MSB 2u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_LSB 2u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_WIDTH 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_RESET 0x0u
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_NEIGH_MPROT_DISABLE_PCIE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_neigh::mprot.io_access_mode                       */
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_MSB 1u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_LSB 0u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_WIDTH 2u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_RESET 0x3u
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_FIELD_MASK 0x0000000000000003ull
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_GET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_SET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_NEIGH_MPROT_IO_ACCESS_MODE_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: M_shire_neigh::vmspagesize                               */
/* Register template: M_shire_neigh::vmspagesize                           */
/* Field member: M_shire_neigh::vmspagesize.vmspagesize                    */
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_MSB 1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_LSB 0u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_WIDTH 2u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_FIELD_MASK 0x0000000000000003ull
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_GET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_SET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_NEIGH_VMSPAGESIZE_VMSPAGESIZE_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: M_shire_neigh::pmu_ctrl                                  */
/* Register template: M_shire_neigh::pmu_ctrl                              */
/* Field member: M_shire_neigh::pmu_ctrl.disable_clock                     */
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_MSB 0u
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_LSB 0u
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_WIDTH 1u
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_READ_ACCESS 1u
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_PMU_CTRL_DISABLE_CLOCK_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_neigh::neigh_chicken                             */
/* Register template: M_shire_neigh::neigh_chicken                         */
/* Field member: M_shire_neigh::neigh_chicken.agent_forced                 */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_MSB 6u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_LSB 6u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_WIDTH 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_AGENT_FORCED_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_neigh::neigh_chicken.force_all_agents             */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_MSB 5u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_LSB 5u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_WIDTH 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_ALL_AGENTS_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_neigh::neigh_chicken.dest_fifo                    */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_MSB 4u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_LSB 3u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_WIDTH 2u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_FIELD_MASK 0x0000000000000018ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_GET(x) \
   (((x) & 0x0000000000000018ull) >> 3)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_SET(x) \
   (((x) << 3) & 0x0000000000000018ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_DEST_FIFO_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000018ull) | ((r) & 0xffffffffffffffe7ull))
/* Field member: M_shire_neigh::neigh_chicken.force_dest_fifo              */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_MSB 2u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_LSB 2u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_WIDTH 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_FORCE_DEST_FIFO_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_neigh::neigh_chicken.bypass_dcache                */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_MSB 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_LSB 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_WIDTH 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_DCACHE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_neigh::neigh_chicken.bypass_icache                */
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_MSB 0u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_LSB 0u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_WIDTH 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_NEIGH_CHICKEN_BYPASS_ICACHE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_neigh::icache_err_log_ctl                        */
/* Register template: M_shire_neigh::icache_err_log_ctl                    */
/* Field member: M_shire_neigh::icache_err_log_ctl.err_response_enable     */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_MSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_LSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_RESPONSE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_neigh::icache_err_log_ctl.err_interrupt_enable    */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_MSB 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_LSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_WIDTH 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_FIELD_MASK 0x0000000000000007ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_GET(x) \
   ((x) & 0x0000000000000007ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_SET(x) \
   ((x) & 0x0000000000000007ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_CTL_ERR_INTERRUPT_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Union type: M_shire_neigh::icache_err_log_info                          */
/* Union template: M_shire_neigh::icache_err_log_info                      */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SIZE 0x8u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_BYTE_SIZE 0x8u
/* Register member: M_shire_neigh::icache_err_log_info.SBE_DBE             */
/* Register type referenced: M_shire_neigh::icache_err_log_info::SBE_DBE   */
/* Register template referenced: M_shire_neigh::icache_err_log_info::SBE_DBE */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_OFFSET 0x0ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_BYTE_OFFSET 0x0ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_RESET_MASK 0xffff00fffffe0000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WRITE_MASK 0x0000ff000001ffffull
/* Register member: M_shire_neigh::icache_err_log_info.ECC_Saturation      */
/* Register type referenced: M_shire_neigh::icache_err_log_info::ECC_Saturation */
/* Register template referenced: M_shire_neigh::icache_err_log_info::ECC_Saturation */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_OFFSET 0x0ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_BYTE_OFFSET 0x0ul
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_RESET_MASK 0xffefffffffffff00ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_WRITE_MASK 0x00100000000000ffull

/* Register type: M_shire_neigh::icache_err_log_info::SBE_DBE              */
/* Register template: M_shire_neigh::icache_err_log_info::SBE_DBE          */
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.error_bits    */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_MSB 47u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_LSB 40u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_WIDTH 8u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_FIELD_MASK 0x0000ff0000000000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ERROR_BITS_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.way           */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_MSB 16u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_LSB 15u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_WIDTH 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_FIELD_MASK 0x0000000000018000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_GET(x) \
   (((x) & 0x0000000000018000ull) >> 15)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_SET(x) \
   (((x) << 15) & 0x0000000000018000ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_WAY_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000018000ull) | ((r) & 0xfffffffffffe7fffull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.set           */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_MSB 14u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_LSB 8u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_WIDTH 7u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_FIELD_MASK 0x0000000000007f00ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_GET(x) \
   (((x) & 0x0000000000007f00ull) >> 8)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_SET(x) \
   (((x) << 8) & 0x0000000000007f00ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_SET_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000007f00ull) | ((r) & 0xffffffffffff80ffull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.code          */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_MSB 7u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_LSB 4u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_WIDTH 4u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.imprecise     */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_MSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_LSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.enabled       */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_MSB 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_LSB 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_ENABLED_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.multiple      */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_MSB 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_LSB 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_neigh::icache_err_log_info::SBE_DBE.valid         */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_MSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_LSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_SBE_DBE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_neigh::icache_err_log_info::ECC_Saturation       */
/* Register template: M_shire_neigh::icache_err_log_info::ECC_Saturation   */
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.err_count */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_MSB 52u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_LSB 52u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_FIELD_MASK 0x0010000000000000ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_GET(x) \
   (((x) & 0x0010000000000000ull) >> 52)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_SET(x) \
   (((x) << 52) & 0x0010000000000000ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ERR_COUNT_MODIFY(r, x) \
   ((((x) << 52) & 0x0010000000000000ull) | ((r) & 0xffefffffffffffffull))
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.code   */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_MSB 7u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_LSB 4u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_WIDTH 4u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.imprecise */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_MSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_LSB 3u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.enabled */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_MSB 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_LSB 2u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_ENABLED_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.multiple */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_MSB 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_LSB 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_neigh::icache_err_log_info::ECC_Saturation.valid  */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_MSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_LSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_WIDTH 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_INFO_ECC_SATURATION_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_neigh::icache_err_log_address                    */
/* Register template: M_shire_neigh::icache_err_log_address                */
/* Field member: M_shire_neigh::icache_err_log_address.icache_err_log_address */
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_MSB 63u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_LSB 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_WIDTH 64u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_NEIGH_ICACHE_ERR_LOG_ADDRESS_ICACHE_ERR_LOG_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_neigh::icache_sbe_dbe_counts                     */
/* Register template: M_shire_neigh::icache_sbe_dbe_counts                 */
/* Field member: M_shire_neigh::icache_sbe_dbe_counts.dbe_counts           */
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_MSB 10u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_LSB 8u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_WIDTH 3u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_FIELD_MASK 0x0000000000000700ull
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_DBE_COUNTS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: M_shire_neigh::icache_sbe_dbe_counts.sbe_counts           */
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_MSB 7u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_LSB 0u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_WIDTH 8u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_READ_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_WRITE_ACCESS 1u
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_NEIGH_ICACHE_SBE_DBE_COUNTS_SBE_COUNTS_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Group type: M_shire_bank                                                */
/* Group template: M_shire_bank                                            */
#define M_SHIRE_BANK_SIZE 0xe8u
#define M_SHIRE_BANK_BYTE_SIZE 0xe8u
/* Register member: M_shire_bank.sc_l3_shire_swizzle_ctl                   */
/* Register type referenced: M_shire_bank::sc_l3_shire_swizzle_ctl         */
/* Register template referenced: M_shire_bank::sc_l3_shire_swizzle_ctl     */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_RESET_VALUE 0x0000987765543210ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_WRITE_MASK 0x0003ffffffffffffull
/* Register member: M_shire_bank.sc_reqq_ctl                               */
/* Register type referenced: M_shire_bank::sc_reqq_ctl                     */
/* Register template referenced: M_shire_bank::sc_reqq_ctl                 */
#define M_SHIRE_BANK_SC_REQQ_CTL_OFFSET 0x8ul
#define M_SHIRE_BANK_SC_REQQ_CTL_BYTE_OFFSET 0x8ul
#define M_SHIRE_BANK_SC_REQQ_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_RESET_VALUE 0x0000000000038a80ull
#define M_SHIRE_BANK_SC_REQQ_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_CTL_WRITE_MASK 0x000000003fffffffull
/* Register member: M_shire_bank.sc_pipe_ctl                               */
/* Register type referenced: M_shire_bank::sc_pipe_ctl                     */
/* Register template referenced: M_shire_bank::sc_pipe_ctl                 */
#define M_SHIRE_BANK_SC_PIPE_CTL_OFFSET 0x10ul
#define M_SHIRE_BANK_SC_PIPE_CTL_BYTE_OFFSET 0x10ul
#define M_SHIRE_BANK_SC_PIPE_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_RESET_VALUE 0x0000045cffffffffull
#define M_SHIRE_BANK_SC_PIPE_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PIPE_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PIPE_CTL_WRITE_MASK 0x000007ffffffffffull
/* Register member: M_shire_bank.sc_l2_cache_ctl                           */
/* Register type referenced: M_shire_bank::sc_l2_cache_ctl                 */
/* Register template referenced: M_shire_bank::sc_l2_cache_ctl             */
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_OFFSET 0x18ul
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_BYTE_OFFSET 0x18ul
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_RESET_VALUE 0x02800080007f007full
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_WRITE_MASK 0x0fff1fff0fff0fffull
/* Register member: M_shire_bank.sc_l3_cache_ctl                           */
/* Register type referenced: M_shire_bank::sc_l3_cache_ctl                 */
/* Register template referenced: M_shire_bank::sc_l3_cache_ctl             */
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_OFFSET 0x20ul
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_BYTE_OFFSET 0x20ul
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_RESET_VALUE 0x0300010000ff00ffull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_WRITE_MASK 0x0fff1fff0fff0fffull
/* Register member: M_shire_bank.sc_scp_cache_ctl                          */
/* Register type referenced: M_shire_bank::sc_scp_cache_ctl                */
/* Register template referenced: M_shire_bank::sc_scp_cache_ctl            */
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_OFFSET 0x28ul
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_BYTE_OFFSET 0x28ul
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_RESET_VALUE 0x0000028003ff01ffull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_WRITE_MASK 0x0fff1fff0fff0fffull
/* Register member: M_shire_bank.sc_idx_cop_sm_ctl                         */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_ctl               */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_ctl           */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OFFSET 0x30ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_BYTE_OFFSET 0x30ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_RESET_MASK 0xffffffff00ff10fcull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_WRITE_MASK 0x00000000ff00ef03ull
/* Register member: M_shire_bank.sc_idx_cop_sm_physical_index              */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_physical_index    */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_physical_index */
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_OFFSET 0x38ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_OFFSET 0x38ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_RESET_MASK 0xffff0000fffcf8fcull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WRITE_MASK 0x0000ffff00030703ull
/* Union member: M_shire_bank.sc_idx_cop_sm_data0                          */
/* Union type referenced: M_shire_bank::sc_idx_cop_sm_data0                */
/* Union template referenced: M_shire_bank::sc_idx_cop_sm_data0            */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_OFFSET 0x40ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_BYTE_OFFSET 0x40ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_WRITE_ACCESS 1u
/* Union member: M_shire_bank.sc_idx_cop_sm_data1                          */
/* Union type referenced: M_shire_bank::sc_idx_cop_sm_data1                */
/* Union template referenced: M_shire_bank::sc_idx_cop_sm_data1            */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_OFFSET 0x48ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_BYTE_OFFSET 0x48ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_WRITE_ACCESS 1u
/* Union member: M_shire_bank.sc_idx_cop_sm_ecc                            */
/* Union type referenced: M_shire_bank::sc_idx_cop_sm_ecc                  */
/* Union template referenced: M_shire_bank::sc_idx_cop_sm_ecc              */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_OFFSET 0x50ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_BYTE_OFFSET 0x50ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_WRITE_ACCESS 1u
/* Register member: M_shire_bank.sc_err_log_ctl                            */
/* Register type referenced: M_shire_bank::sc_err_log_ctl                  */
/* Register template referenced: M_shire_bank::sc_err_log_ctl              */
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_OFFSET 0x58ul
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_BYTE_OFFSET 0x58ul
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_RESET_VALUE 0x00000000000001feull
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_WRITE_MASK 0x00000000000001ffull
/* Union member: M_shire_bank.sc_err_log_info                              */
/* Union type referenced: M_shire_bank::sc_err_log_info                    */
/* Union template referenced: M_shire_bank::sc_err_log_info                */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_OFFSET 0x60ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_BYTE_OFFSET 0x60ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_WRITE_ACCESS 1u
/* Register member: M_shire_bank.sc_err_log_address                        */
/* Register type referenced: M_shire_bank::sc_err_log_address              */
/* Register template referenced: M_shire_bank::sc_err_log_address          */
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_OFFSET 0x68ul
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_BYTE_OFFSET 0x68ul
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_bank.sc_sbe_dbe_counts                         */
/* Register type referenced: M_shire_bank::sc_sbe_dbe_counts               */
/* Register template referenced: M_shire_bank::sc_sbe_dbe_counts           */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_OFFSET 0x70ul
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_BYTE_OFFSET 0x70ul
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_RESET_MASK 0xfffffffe00000000ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_WRITE_MASK 0x00000001ffffffffull
/* Register member: M_shire_bank.sc_reqq_debug_ctl                         */
/* Register type referenced: M_shire_bank::sc_reqq_debug_ctl               */
/* Register template referenced: M_shire_bank::sc_reqq_debug_ctl           */
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_OFFSET 0x78ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_BYTE_OFFSET 0x78ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_bank.sc_reqq_debug0                            */
/* Register type referenced: M_shire_bank::sc_reqq_debug0                  */
/* Register template referenced: M_shire_bank::sc_reqq_debug0              */
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_OFFSET 0x80ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_BYTE_OFFSET 0x80ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_bank.sc_reqq_debug1                            */
/* Register type referenced: M_shire_bank::sc_reqq_debug1                  */
/* Register template referenced: M_shire_bank::sc_reqq_debug1              */
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_OFFSET 0x88ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_BYTE_OFFSET 0x88ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_bank.sc_reqq_debug2                            */
/* Register type referenced: M_shire_bank::sc_reqq_debug2                  */
/* Register template referenced: M_shire_bank::sc_reqq_debug2              */
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_OFFSET 0x90ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_BYTE_OFFSET 0x90ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_bank.sc_reqq_debug3                            */
/* Register type referenced: M_shire_bank::sc_reqq_debug3                  */
/* Register template referenced: M_shire_bank::sc_reqq_debug3              */
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_OFFSET 0x98ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_BYTE_OFFSET 0x98ul
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_bank.sc_eco_ctl                                */
/* Register type referenced: M_shire_bank::sc_eco_ctl                      */
/* Register template referenced: M_shire_bank::sc_eco_ctl                  */
#define M_SHIRE_BANK_SC_ECO_CTL_OFFSET 0xa0ul
#define M_SHIRE_BANK_SC_ECO_CTL_BYTE_OFFSET 0xa0ul
#define M_SHIRE_BANK_SC_ECO_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ECO_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ECO_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_ECO_CTL_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ECO_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ECO_CTL_WRITE_MASK 0x00000000000000ffull
/* Register member: M_shire_bank.sc_perfmon_ctl_status                     */
/* Register type referenced: M_shire_bank::sc_perfmon_ctl_status           */
/* Register template referenced: M_shire_bank::sc_perfmon_ctl_status       */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_OFFSET 0xb8ul
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_BYTE_OFFSET 0xb8ul
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_RESET_MASK 0xffffffc080000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_WRITE_MASK 0x0000003f7fffffffull
/* Register member: M_shire_bank.sc_perfmon_cyc_cntr                       */
/* Register type referenced: M_shire_bank::sc_perfmon_cyc_cntr             */
/* Register template referenced: M_shire_bank::sc_perfmon_cyc_cntr         */
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_OFFSET 0xc0ul
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_BYTE_OFFSET 0xc0ul
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: M_shire_bank.sc_perfmon_p0_cntr                        */
/* Register type referenced: M_shire_bank::sc_perfmon_p0_cntr              */
/* Register template referenced: M_shire_bank::sc_perfmon_p0_cntr          */
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_OFFSET 0xc8ul
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_BYTE_OFFSET 0xc8ul
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: M_shire_bank.sc_perfmon_p1_cntr                        */
/* Register type referenced: M_shire_bank::sc_perfmon_p1_cntr              */
/* Register template referenced: M_shire_bank::sc_perfmon_p1_cntr          */
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_OFFSET 0xd0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_BYTE_OFFSET 0xd0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Union member: M_shire_bank.sc_perfmon_p0_qual                           */
/* Union type referenced: M_shire_bank::sc_perfmon_p0_qual                 */
/* Union template referenced: M_shire_bank::sc_perfmon_p0_qual             */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_OFFSET 0xd8ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_BYTE_OFFSET 0xd8ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_WRITE_ACCESS 1u
/* Union member: M_shire_bank.sc_perfmon_p1_qual                           */
/* Union type referenced: M_shire_bank::sc_perfmon_p1_qual                 */
/* Union template referenced: M_shire_bank::sc_perfmon_p1_qual             */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_OFFSET 0xe0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_BYTE_OFFSET 0xe0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_WRITE_ACCESS 1u

/* Register type: M_shire_bank::sc_l3_shire_swizzle_ctl                    */
/* Register template: M_shire_bank::sc_l3_shire_swizzle_ctl                */
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_two_shire_aliasing_use_shire_lsb */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_MSB 49u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_LSB 49u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_WIDTH 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_RESET 0x0u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_FIELD_MASK 0x0002000000000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_GET(x) \
   (((x) & 0x0002000000000000ull) >> 49)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_SET(x) \
   (((x) << 49) & 0x0002000000000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_USE_SHIRE_LSB_MODIFY(r, x) \
   ((((x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_all_shire_aliasing */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_MSB 48u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_LSB 48u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_WIDTH 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_RESET 0x0u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_FIELD_MASK 0x0001000000000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_GET(x) \
   (((x) & 0x0001000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_SET(x) \
   (((x) << 48) & 0x0001000000000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_MODIFY(r, x) \
   ((((x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b2 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_MSB 47u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_LSB 44u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_RESET 0x9u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_FIELD_MASK 0x0000f00000000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_GET(x) \
   (((x) & 0x0000f00000000000ull) >> 44)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_SET(x) \
   (((x) << 44) & 0x0000f00000000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_MODIFY(r, x) \
   ((((x) << 44) & 0x0000f00000000000ull) | ((r) & 0xffff0fffffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b1 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_MSB 43u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_LSB 40u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_RESET 0x8u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_FIELD_MASK 0x00000f0000000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_GET(x) \
   (((x) & 0x00000f0000000000ull) >> 40)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_SET(x) \
   (((x) << 40) & 0x00000f0000000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_MODIFY(r, x) \
   ((((x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b0 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_MSB 39u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_LSB 36u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_RESET 0x7u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_FIELD_MASK 0x000000f000000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_GET(x) \
   (((x) & 0x000000f000000000ull) >> 36)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_SET(x) \
   (((x) << 36) & 0x000000f000000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_MODIFY(r, x) \
   ((((x) << 36) & 0x000000f000000000ull) | ((r) & 0xffffff0fffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b2  */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_MSB 35u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_LSB 32u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_RESET 0x7u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_FIELD_MASK 0x0000000f00000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_GET(x) \
   (((x) & 0x0000000f00000000ull) >> 32)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_SET(x) \
   (((x) << 32) & 0x0000000f00000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000f00000000ull) | ((r) & 0xfffffff0ffffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b1  */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_MSB 31u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_LSB 28u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_RESET 0x6u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_FIELD_MASK 0x00000000f0000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_GET(x) \
   (((x) & 0x00000000f0000000ull) >> 28)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_SET(x) \
   (((x) << 28) & 0x00000000f0000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_MODIFY(r, x) \
   ((((x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b0  */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_MSB 27u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_LSB 24u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_RESET 0x5u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_FIELD_MASK 0x000000000f000000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_GET(x) \
   (((x) & 0x000000000f000000ull) >> 24)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_SET(x) \
   (((x) << 24) & 0x000000000f000000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_MODIFY(r, x) \
   ((((x) << 24) & 0x000000000f000000ull) | ((r) & 0xfffffffff0ffffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b5 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_MSB 23u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_LSB 20u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_RESET 0x5u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_FIELD_MASK 0x0000000000f00000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_GET(x) \
   (((x) & 0x0000000000f00000ull) >> 20)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_SET(x) \
   (((x) << 20) & 0x0000000000f00000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000f00000ull) | ((r) & 0xffffffffff0fffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b4 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_MSB 19u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_LSB 16u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_RESET 0x4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_FIELD_MASK 0x00000000000f0000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_GET(x) \
   (((x) & 0x00000000000f0000ull) >> 16)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_SET(x) \
   (((x) << 16) & 0x00000000000f0000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000000f0000ull) | ((r) & 0xfffffffffff0ffffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b3 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_MSB 15u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_LSB 12u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_RESET 0x3u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_FIELD_MASK 0x000000000000f000ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_GET(x) \
   (((x) & 0x000000000000f000ull) >> 12)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_SET(x) \
   (((x) << 12) & 0x000000000000f000ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b2 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_MSB 11u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_LSB 8u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_RESET 0x2u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_FIELD_MASK 0x0000000000000f00ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_GET(x) \
   (((x) & 0x0000000000000f00ull) >> 8)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_SET(x) \
   (((x) << 8) & 0x0000000000000f00ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b1 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_MSB 7u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_LSB 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_RESET 0x1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_bank::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b0 */
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_MSB 3u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_LSB 0u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_WIDTH 4u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_RESET 0x0u
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_FIELD_MASK 0x000000000000000full
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_GET(x) \
   ((x) & 0x000000000000000full)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_SET(x) \
   ((x) & 0x000000000000000full)
#define M_SHIRE_BANK_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: M_shire_bank::sc_reqq_ctl                                */
/* Register template: M_shire_bank::sc_reqq_ctl                            */
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_clk_gate_disable         */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_MSB 29u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_LSB 22u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_WIDTH 8u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_RESET 0x00u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_FIELD_MASK 0x000000003fc00000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_GET(x) \
   (((x) & 0x000000003fc00000ull) >> 22)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_SET(x) \
   (((x) << 22) & 0x000000003fc00000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_axi_qos                  */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_MSB 21u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_LSB 18u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_WIDTH 4u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_RESET 0x0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_FIELD_MASK 0x00000000003c0000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_GET(x) \
   (((x) & 0x00000000003c0000ull) >> 18)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_SET(x) \
   (((x) << 18) & 0x00000000003c0000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_AXI_QOS_MODIFY(r, x) \
   ((((x) << 18) & 0x00000000003c0000ull) | ((r) & 0xffffffffffc3ffffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_cbuf_enable              */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_MSB 17u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_LSB 17u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_remote_l3_enable         */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_MSB 16u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_LSB 16u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_remote_scp_enable        */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_MSB 15u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_LSB 15u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_FIELD_MASK 0x0000000000008000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_l2_bypass                */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_MSB 14u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_LSB 14u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_RESET 0x0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L2_BYPASS_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_l3_bypass                */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_MSB 13u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_LSB 13u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_RESET 0x0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_BYPASS_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_num_l3_reqq_entries      */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_MSB 12u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_LSB 7u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_WIDTH 6u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_RESET 0x15u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_FIELD_MASK 0x0000000000001f80ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_GET(x) \
   (((x) & 0x0000000000001f80ull) >> 7)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_SET(x) \
   (((x) << 7) & 0x0000000000001f80ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000001f80ull) | ((r) & 0xffffffffffffe07full))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_reqq_no_link_list        */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_MSB 6u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_LSB 6u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_RESET 0x0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_ecc_scrub_enable         */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_MSB 5u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_LSB 5u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_RESET 0x0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_bank::sc_reqq_ctl.esr_sc_l3_yield_priority        */
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_MSB 4u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_WIDTH 5u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_RESET 0x00u
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_FIELD_MASK 0x000000000000001full
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_GET(x) \
   ((x) & 0x000000000000001full)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_SET(x) \
   ((x) & 0x000000000000001full)
#define M_SHIRE_BANK_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: M_shire_bank::sc_pipe_ctl                                */
/* Register template: M_shire_bank::sc_pipe_ctl                            */
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_idx_cop_sm_ctl_user_en   */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_MSB 42u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_LSB 42u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_RESET 0x1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_FIELD_MASK 0x0000040000000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_GET(x) \
   (((x) & 0x0000040000000000ull) >> 42)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_SET(x) \
   (((x) << 42) & 0x0000040000000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_MODIFY(r, x) \
   ((((x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_ram_deep_sleep           */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_MSB 41u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_LSB 41u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_RESET 0x0u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_FIELD_MASK 0x0000020000000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_GET(x) \
   (((x) & 0x0000020000000000ull) >> 41)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_SET(x) \
   (((x) << 41) & 0x0000020000000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_MODIFY(r, x) \
   ((((x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_ram_shut_down            */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_MSB 40u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_LSB 40u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_RESET 0x0u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_FIELD_MASK 0x0000010000000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_GET(x) \
   (((x) & 0x0000010000000000ull) >> 40)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_SET(x) \
   (((x) << 40) & 0x0000010000000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_MODIFY(r, x) \
   ((((x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_ram_delay                */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_MSB 39u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_LSB 37u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_WIDTH 3u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_RESET 0x2u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_FIELD_MASK 0x000000e000000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_GET(x) \
   (((x) & 0x000000e000000000ull) >> 37)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_SET(x) \
   (((x) << 37) & 0x000000e000000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_RAM_DELAY_MODIFY(r, x) \
   ((((x) << 37) & 0x000000e000000000ull) | ((r) & 0xffffff1fffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_l2_rbuf_enable           */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_MSB 36u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_LSB 36u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_FIELD_MASK 0x0000001000000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_scp_rbuf_enable          */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_MSB 35u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_LSB 35u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_FIELD_MASK 0x0000000800000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_zero_state_enable        */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_MSB 34u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_LSB 34u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_FIELD_MASK 0x0000000400000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_allow_only_1_req_per_sub_bank */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_MSB 33u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_LSB 33u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_RESET 0x0u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_FIELD_MASK 0x0000000200000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_allow_only_1_req_per_bank */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_MSB 32u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_LSB 32u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_WIDTH 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_RESET 0x0u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_bank::sc_pipe_ctl.esr_sc_cbuf_entry_enable        */
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_MSB 31u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_LSB 0u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_WIDTH 32u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_RESET 0xfffffffful
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_BANK_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_bank::sc_l2_cache_ctl                            */
/* Register template: M_shire_bank::sc_l2_cache_ctl                        */
/* Field member: M_shire_bank::sc_l2_cache_ctl.esr_sc_l2_set_base          */
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_MSB 59u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_LSB 48u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_WIDTH 12u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RESET 0x280u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_GET(x) \
   (((x) & 0x0fff000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_SET(x) \
   (((x) << 48) & 0x0fff000000000000ull)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_MODIFY(r, x) \
   ((((x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: M_shire_bank::sc_l2_cache_ctl.esr_sc_l2_set_size          */
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_MSB 44u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_LSB 32u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_WIDTH 13u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RESET 0x0080u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_GET(x) \
   (((x) & 0x00001fff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_SET(x) \
   (((x) << 32) & 0x00001fff00000000ull)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_MODIFY(r, x) \
   ((((x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: M_shire_bank::sc_l2_cache_ctl.esr_sc_l2_set_mask          */
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_MSB 27u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_LSB 16u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RESET 0x07fu
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_GET(x) \
   (((x) & 0x000000000fff0000ull) >> 16)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_SET(x) \
   (((x) << 16) & 0x000000000fff0000ull)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: M_shire_bank::sc_l2_cache_ctl.esr_sc_l2_tag_mask          */
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_MSB 11u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_LSB 0u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RESET 0x07fu
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: M_shire_bank::sc_l3_cache_ctl                            */
/* Register template: M_shire_bank::sc_l3_cache_ctl                        */
/* Field member: M_shire_bank::sc_l3_cache_ctl.esr_sc_l3_set_base          */
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_MSB 59u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_LSB 48u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_WIDTH 12u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RESET 0x300u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_GET(x) \
   (((x) & 0x0fff000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_SET(x) \
   (((x) << 48) & 0x0fff000000000000ull)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_MODIFY(r, x) \
   ((((x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: M_shire_bank::sc_l3_cache_ctl.esr_sc_l3_set_size          */
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_MSB 44u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_LSB 32u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_WIDTH 13u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RESET 0x0100u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_GET(x) \
   (((x) & 0x00001fff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_SET(x) \
   (((x) << 32) & 0x00001fff00000000ull)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_MODIFY(r, x) \
   ((((x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: M_shire_bank::sc_l3_cache_ctl.esr_sc_l3_set_mask          */
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_MSB 27u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_LSB 16u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RESET 0x0ffu
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_GET(x) \
   (((x) & 0x000000000fff0000ull) >> 16)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_SET(x) \
   (((x) << 16) & 0x000000000fff0000ull)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: M_shire_bank::sc_l3_cache_ctl.esr_sc_l3_tag_mask          */
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_MSB 11u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_LSB 0u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RESET 0x0ffu
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: M_shire_bank::sc_scp_cache_ctl                           */
/* Register template: M_shire_bank::sc_scp_cache_ctl                       */
/* Field member: M_shire_bank::sc_scp_cache_ctl.esr_sc_scp_set_base        */
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_MSB 59u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_LSB 48u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_WIDTH 12u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RESET 0x000u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_GET(x) \
   (((x) & 0x0fff000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_SET(x) \
   (((x) << 48) & 0x0fff000000000000ull)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_MODIFY(r, x) \
   ((((x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: M_shire_bank::sc_scp_cache_ctl.esr_sc_scp_set_size        */
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_MSB 44u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_LSB 32u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_WIDTH 13u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RESET 0x0280u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_GET(x) \
   (((x) & 0x00001fff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_SET(x) \
   (((x) << 32) & 0x00001fff00000000ull)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_MODIFY(r, x) \
   ((((x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: M_shire_bank::sc_scp_cache_ctl.esr_sc_scp_set_mask        */
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_MSB 27u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_LSB 16u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RESET 0x3ffu
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_GET(x) \
   (((x) & 0x000000000fff0000ull) >> 16)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_SET(x) \
   (((x) << 16) & 0x000000000fff0000ull)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_MODIFY(r, x) \
   ((((x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: M_shire_bank::sc_scp_cache_ctl.esr_sc_scp_tag_mask        */
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_MSB 11u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_LSB 0u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_WIDTH 12u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RESET 0x1ffu
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define M_SHIRE_BANK_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_ctl                          */
/* Register template: M_shire_bank::sc_idx_cop_sm_ctl                      */
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.idx_cop_sm_state          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_MSB 31u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_LSB 24u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_WIDTH 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_FIELD_MASK 0x00000000ff000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.logical_ram               */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_MSB 15u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LSB 14u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_WIDTH 2u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_FIELD_MASK 0x000000000000c000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_GET(x) \
   (((x) & 0x000000000000c000ull) >> 14)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_SET(x) \
   (((x) << 14) & 0x000000000000c000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_LOGICAL_RAM_MODIFY(r, x) \
   ((((x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.ecc_wr_en                 */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_MSB 13u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_LSB 13u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ECC_WR_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.opcode                    */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_MSB 11u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_LSB 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_WIDTH 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_FIELD_MASK 0x0000000000000f00ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_GET(x) \
   (((x) & 0x0000000000000f00ull) >> 8)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_SET(x) \
   (((x) << 8) & 0x0000000000000f00ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_OPCODE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.abort                     */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_MSB 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_LSB 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_ABORT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ctl.go                        */
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_MSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_CTL_GO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_idx_cop_sm_physical_index               */
/* Register template: M_shire_bank::sc_idx_cop_sm_physical_index           */
/* Field member: M_shire_bank::sc_idx_cop_sm_physical_index.physical_set   */
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_MSB 47u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_LSB 32u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_WIDTH 16u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_physical_index.way            */
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_MSB 17u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_LSB 16u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_WIDTH 2u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_FIELD_MASK 0x0000000000030000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_GET(x) \
   (((x) & 0x0000000000030000ull) >> 16)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_SET(x) \
   (((x) << 16) & 0x0000000000030000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000030000ull) | ((r) & 0xfffffffffffcffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_physical_index.sbank          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_MSB 10u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_LSB 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_WIDTH 3u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_FIELD_MASK 0x0000000000000700ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_physical_index.qw             */
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_MSB 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_WIDTH 2u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_FIELD_MASK 0x0000000000000003ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_GET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_SET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Union type: M_shire_bank::sc_idx_cop_sm_data0                           */
/* Union template: M_shire_bank::sc_idx_cop_sm_data0                       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_SIZE 0x8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_idx_cop_sm_data0.Tag_State            */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_data0::Tag_State  */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_data0::Tag_State */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_RESET_MASK 0xfffff8fe00000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_WRITE_MASK 0x00000701ffffffffull
/* Register member: M_shire_bank::sc_idx_cop_sm_data0.Tag_RAM              */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM    */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_RESET_MASK 0xff800000ff800000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_WRITE_MASK 0x007fffff007fffffull
/* Register member: M_shire_bank::sc_idx_cop_sm_data0.Data_RAM             */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_data0::Data_RAM   */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_data0::Data_RAM */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_WRITE_MASK 0xffffffffffffffffull

/* Register type: M_shire_bank::sc_idx_cop_sm_data0::Tag_State             */
/* Register template: M_shire_bank::sc_idx_cop_sm_data0::Tag_State         */
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.space        */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_MSB 42u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_LSB 40u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_WIDTH 3u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_FIELD_MASK 0x0000070000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_GET(x) \
   (((x) & 0x0000070000000000ull) >> 40)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SET(x) \
   (((x) << 40) & 0x0000070000000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_MODIFY(r, x) \
   ((((x) << 40) & 0x0000070000000000ull) | ((r) & 0xfffff8ffffffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.v_3          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_MSB 32u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_LSB 32u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.l_3          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_MSB 31u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_LSB 31u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_FIELD_MASK 0x0000000080000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_GET(x) \
   (((x) & 0x0000000080000000ull) >> 31)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.z_3          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_MSB 30u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_LSB 30u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_FIELD_MASK 0x0000000040000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.qwen_3       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_MSB 29u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_LSB 26u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_WIDTH 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_FIELD_MASK 0x000000003c000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_GET(x) \
   (((x) & 0x000000003c000000ull) >> 26)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_SET(x) \
   (((x) << 26) & 0x000000003c000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_MODIFY(r, x) \
   ((((x) << 26) & 0x000000003c000000ull) | ((r) & 0xffffffffc3ffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.v_2          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_MSB 25u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_LSB 25u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_FIELD_MASK 0x0000000002000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_GET(x) \
   (((x) & 0x0000000002000000ull) >> 25)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_SET(x) \
   (((x) << 25) & 0x0000000002000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_MODIFY(r, x) \
   ((((x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.l_2          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_MSB 24u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_LSB 24u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_FIELD_MASK 0x0000000001000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_GET(x) \
   (((x) & 0x0000000001000000ull) >> 24)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_SET(x) \
   (((x) << 24) & 0x0000000001000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_MODIFY(r, x) \
   ((((x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.z_2          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_MSB 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_LSB 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_FIELD_MASK 0x0000000000800000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_GET(x) \
   (((x) & 0x0000000000800000ull) >> 23)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_SET(x) \
   (((x) << 23) & 0x0000000000800000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_MODIFY(r, x) \
   ((((x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.qwen_2       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_MSB 22u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_LSB 19u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_WIDTH 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_FIELD_MASK 0x0000000000780000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_GET(x) \
   (((x) & 0x0000000000780000ull) >> 19)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_SET(x) \
   (((x) << 19) & 0x0000000000780000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.v_1          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_MSB 18u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_LSB 18u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.l_1          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_MSB 17u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_LSB 17u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.z_1          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_MSB 16u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_LSB 16u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.qwen_1       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_MSB 15u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_LSB 12u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_WIDTH 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_FIELD_MASK 0x000000000000f000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_GET(x) \
   (((x) & 0x000000000000f000ull) >> 12)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_SET(x) \
   (((x) << 12) & 0x000000000000f000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.v_0          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_MSB 11u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_LSB 11u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_FIELD_MASK 0x0000000000000800ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.l_0          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_MSB 10u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_LSB 10u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.z_0          */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_MSB 9u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_LSB 9u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_WIDTH 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.qwen_0       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_MSB 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_LSB 5u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_WIDTH 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_FIELD_MASK 0x00000000000001e0ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_GET(x) \
   (((x) & 0x00000000000001e0ull) >> 5)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_SET(x) \
   (((x) << 5) & 0x00000000000001e0ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_MODIFY(r, x) \
   ((((x) << 5) & 0x00000000000001e0ull) | ((r) & 0xfffffffffffffe1full))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_State.lru_state    */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_MSB 4u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_WIDTH 5u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_FIELD_MASK 0x000000000000001full
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_GET(x) \
   ((x) & 0x000000000000001full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_SET(x) \
   ((x) & 0x000000000000001full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM               */
/* Register template: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM           */
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM.tag_way1       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_MSB 54u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_LSB 32u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_WIDTH 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_FIELD_MASK 0x007fffff00000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_GET(x) \
   (((x) & 0x007fffff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_SET(x) \
   (((x) << 32) & 0x007fffff00000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_MODIFY(r, x) \
   ((((x) << 32) & 0x007fffff00000000ull) | ((r) & 0xff800000ffffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Tag_RAM.tag_way0       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_MSB 22u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_WIDTH 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_FIELD_MASK 0x00000000007fffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_GET(x) \
   ((x) & 0x00000000007fffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_SET(x) \
   ((x) & 0x00000000007fffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_MODIFY(r, x) \
   (((x) & 0x00000000007fffffull) | ((r) & 0xffffffffff800000ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_data0::Data_RAM              */
/* Register template: M_shire_bank::sc_idx_cop_sm_data0::Data_RAM          */
/* Field member: M_shire_bank::sc_idx_cop_sm_data0::Data_RAM.data_qwX_dw0  */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_MSB 63u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_WIDTH 64u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Union type: M_shire_bank::sc_idx_cop_sm_data1                           */
/* Union template: M_shire_bank::sc_idx_cop_sm_data1                       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_SIZE 0x8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_idx_cop_sm_data1.Tag_RAM              */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM    */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_RESET_MASK 0xff800000ff800000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_WRITE_MASK 0x007fffff007fffffull
/* Register member: M_shire_bank::sc_idx_cop_sm_data1.Data_RAM             */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_data1::Data_RAM   */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_data1::Data_RAM */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_WRITE_MASK 0xffffffffffffffffull

/* Register type: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM               */
/* Register template: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM           */
/* Field member: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM.tag_way3       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_MSB 54u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_LSB 32u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_WIDTH 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_FIELD_MASK 0x007fffff00000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_GET(x) \
   (((x) & 0x007fffff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_SET(x) \
   (((x) << 32) & 0x007fffff00000000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_MODIFY(r, x) \
   ((((x) << 32) & 0x007fffff00000000ull) | ((r) & 0xff800000ffffffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_data1::Tag_RAM.tag_way2       */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_MSB 22u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_WIDTH 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_FIELD_MASK 0x00000000007fffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_GET(x) \
   ((x) & 0x00000000007fffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_SET(x) \
   ((x) & 0x00000000007fffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_MODIFY(r, x) \
   (((x) & 0x00000000007fffffull) | ((r) & 0xffffffffff800000ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_data1::Data_RAM              */
/* Register template: M_shire_bank::sc_idx_cop_sm_data1::Data_RAM          */
/* Field member: M_shire_bank::sc_idx_cop_sm_data1::Data_RAM.data_qwX_dw1  */
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_MSB 63u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_WIDTH 64u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Union type: M_shire_bank::sc_idx_cop_sm_ecc                             */
/* Union template: M_shire_bank::sc_idx_cop_sm_ecc                         */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_SIZE 0x8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_idx_cop_sm_ecc.Tag_State              */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_ecc::Tag_State    */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_ecc::Tag_State */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_RESET_MASK 0xffffffffffffff80ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_WRITE_MASK 0x000000000000007full
/* Register member: M_shire_bank::sc_idx_cop_sm_ecc.Tag_RAM                */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM      */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM  */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_RESET_MASK 0xffffffffff000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_WRITE_MASK 0x0000000000ffffffull
/* Register member: M_shire_bank::sc_idx_cop_sm_ecc.Data_RAM               */
/* Register type referenced: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM     */
/* Register template referenced: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_RESET_MASK 0xffffffffffff0000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_WRITE_MASK 0x000000000000ffffull

/* Register type: M_shire_bank::sc_idx_cop_sm_ecc::Tag_State               */
/* Register template: M_shire_bank::sc_idx_cop_sm_ecc::Tag_State           */
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Tag_State.lru_state      */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_MSB 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_WIDTH 7u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_FIELD_MASK 0x000000000000007full
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_GET(x) \
   ((x) & 0x000000000000007full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_SET(x) \
   ((x) & 0x000000000000007full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_MODIFY(r, x) \
   (((x) & 0x000000000000007full) | ((r) & 0xffffffffffffff80ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM                 */
/* Register template: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM             */
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM.tag_way3_ecc     */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_MSB 23u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_LSB 18u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_WIDTH 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_FIELD_MASK 0x0000000000fc0000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_GET(x) \
   (((x) & 0x0000000000fc0000ull) >> 18)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_SET(x) \
   (((x) << 18) & 0x0000000000fc0000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM.tag_way2_ecc     */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_MSB 17u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_LSB 12u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_WIDTH 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_FIELD_MASK 0x000000000003f000ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_GET(x) \
   (((x) & 0x000000000003f000ull) >> 12)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_SET(x) \
   (((x) << 12) & 0x000000000003f000ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM.tag_way1_ecc     */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_MSB 11u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_LSB 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_WIDTH 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_FIELD_MASK 0x0000000000000fc0ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_GET(x) \
   (((x) & 0x0000000000000fc0ull) >> 6)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_SET(x) \
   (((x) << 6) & 0x0000000000000fc0ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Tag_RAM.tag_way0_ecc     */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_MSB 5u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_WIDTH 6u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_FIELD_MASK 0x000000000000003full
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_GET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_SET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM                */
/* Register template: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM            */
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM.data_qwX_dw1_ecc */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_MSB 15u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_LSB 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_WIDTH 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_FIELD_MASK 0x000000000000ff00ull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: M_shire_bank::sc_idx_cop_sm_ecc::Data_RAM.data_qwX_dw0_ecc */
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_MSB 7u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_LSB 0u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_WIDTH 8u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_bank::sc_err_log_ctl                             */
/* Register template: M_shire_bank::sc_err_log_ctl                         */
/* Field member: M_shire_bank::sc_err_log_ctl.esr_sc_err_rsp_enable        */
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_MSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_LSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_RESET 0x1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_bank::sc_err_log_ctl.esr_sc_err_interrupt_enable  */
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_MSB 7u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_WIDTH 8u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_RESET 0xfeu
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Union type: M_shire_bank::sc_err_log_info                               */
/* Union template: M_shire_bank::sc_err_log_info                           */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_SIZE 0x8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_err_log_info.ECC_single_double        */
/* Register type referenced: M_shire_bank::sc_err_log_info::ECC_single_double */
/* Register template referenced: M_shire_bank::sc_err_log_info::ECC_single_double */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RESET_MASK 0xfff0000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_WRITE_MASK 0x000fffffffffffffull
/* Register member: M_shire_bank::sc_err_log_info.ECC_counter_sat          */
/* Register type referenced: M_shire_bank::sc_err_log_info::ECC_counter_sat */
/* Register template referenced: M_shire_bank::sc_err_log_info::ECC_counter_sat */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RESET_MASK 0xf7f0ffffffffff00ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_WRITE_MASK 0x080f0000000000ffull
/* Register member: M_shire_bank::sc_err_log_info.ECC_decode_slave         */
/* Register type referenced: M_shire_bank::sc_err_log_info::ECC_decode_slave */
/* Register template referenced: M_shire_bank::sc_err_log_info::ECC_decode_slave */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_RESET_MASK 0xf000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_WRITE_MASK 0x0fffffffffffffffull
/* Register member: M_shire_bank::sc_err_log_info.ECC_perf_count           */
/* Register type referenced: M_shire_bank::sc_err_log_info::ECC_perf_count */
/* Register template referenced: M_shire_bank::sc_err_log_info::ECC_perf_count */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESET_MASK 0xf000000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_WRITE_MASK 0x0fffffffffffffffull

/* Register type: M_shire_bank::sc_err_log_info::ECC_single_double         */
/* Register template: M_shire_bank::sc_err_log_info::ECC_single_double     */
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.ram      */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_MSB 51u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LSB 48u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_FIELD_MASK 0x000f000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_GET(x) \
   (((x) & 0x000f000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_SET(x) \
   (((x) << 48) & 0x000f000000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_MODIFY(r, x) \
   ((((x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.error_bits */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_MSB 47u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_LSB 40u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_WIDTH 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_FIELD_MASK 0x0000ff0000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.index    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_MSB 39u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_LSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_WIDTH 32u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_FIELD_MASK 0x000000ffffffff00ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_GET(x) \
   (((x) & 0x000000ffffffff00ull) >> 8)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_SET(x) \
   (((x) << 8) & 0x000000ffffffff00ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_MODIFY(r, x) \
   ((((x) << 8) & 0x000000ffffffff00ull) | ((r) & 0xffffff00000000ffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.code     */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_MSB 7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_LSB 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.imprecise */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_MSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_LSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.enable   */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_MSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_LSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.multiple */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_MSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_LSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_single_double.valid    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_MSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_err_log_info::ECC_counter_sat           */
/* Register template: M_shire_bank::sc_err_log_info::ECC_counter_sat       */
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.double     */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_MSB 59u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_LSB 59u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_FIELD_MASK 0x0800000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_GET(x) \
   (((x) & 0x0800000000000000ull) >> 59)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_SET(x) \
   (((x) << 59) & 0x0800000000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_MODIFY(r, x) \
   ((((x) << 59) & 0x0800000000000000ull) | ((r) & 0xf7ffffffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.ram        */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_MSB 51u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LSB 48u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_FIELD_MASK 0x000f000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_GET(x) \
   (((x) & 0x000f000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_SET(x) \
   (((x) << 48) & 0x000f000000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_MODIFY(r, x) \
   ((((x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.code       */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_MSB 7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_LSB 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.imprecise  */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_MSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_LSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.enable     */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_MSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_LSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.multiple   */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_MSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_LSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_counter_sat.valid      */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_MSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_err_log_info::ECC_decode_slave          */
/* Register template: M_shire_bank::sc_err_log_info::ECC_decode_slave      */
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.et_link_port */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_MSB 59u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_LSB 56u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_FIELD_MASK 0x0f00000000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_GET(x) \
   (((x) & 0x0f00000000000000ull) >> 56)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_SET(x) \
   (((x) << 56) & 0x0f00000000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_MODIFY(r, x) \
   ((((x) << 56) & 0x0f00000000000000ull) | ((r) & 0xf0ffffffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.et_link_source */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_MSB 55u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_LSB 44u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_WIDTH 12u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_FIELD_MASK 0x00fff00000000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_GET(x) \
   (((x) & 0x00fff00000000000ull) >> 44)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_SET(x) \
   (((x) << 44) & 0x00fff00000000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_MODIFY(r, x) \
   ((((x) << 44) & 0x00fff00000000000ull) | ((r) & 0xff000fffffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.et_link_tag_id */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_MSB 43u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_LSB 32u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_WIDTH 12u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_FIELD_MASK 0x00000fff00000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_GET(x) \
   (((x) & 0x00000fff00000000ull) >> 32)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_SET(x) \
   (((x) << 32) & 0x00000fff00000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_MODIFY(r, x) \
   ((((x) << 32) & 0x00000fff00000000ull) | ((r) & 0xfffff000ffffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.reqq_id   */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_MSB 31u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_LSB 24u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_WIDTH 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_FIELD_MASK 0x00000000ff000000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.src       */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_MSB 23u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_LSB 22u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_WIDTH 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_FIELD_MASK 0x0000000000c00000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_GET(x) \
   (((x) & 0x0000000000c00000ull) >> 22)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SET(x) \
   (((x) << 22) & 0x0000000000c00000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_MODIFY(r, x) \
   ((((x) << 22) & 0x0000000000c00000ull) | ((r) & 0xffffffffff3fffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.opcode    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_MSB 21u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_LSB 16u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_WIDTH 6u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_FIELD_MASK 0x00000000003f0000ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_GET(x) \
   (((x) & 0x00000000003f0000ull) >> 16)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_SET(x) \
   (((x) << 16) & 0x00000000003f0000ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000003f0000ull) | ((r) & 0xffffffffffc0ffffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.type      */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_MSB 15u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_LSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_WIDTH 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_FIELD_MASK 0x000000000000ff00ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.code      */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_MSB 7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_LSB 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.imprecise */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_MSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_LSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.enable    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_MSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_LSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.multiple  */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_MSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_LSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_decode_slave.valid     */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_MSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_err_log_info::ECC_perf_count            */
/* Register template: M_shire_bank::sc_err_log_info::ECC_perf_count        */
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.Reserved    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_MSB 59u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_LSB 11u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_WIDTH 49u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_FIELD_MASK 0x0ffffffffffff800ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_GET(x) \
   (((x) & 0x0ffffffffffff800ull) >> 11)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_SET(x) \
   (((x) << 11) & 0x0ffffffffffff800ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_MODIFY(r, x) \
   ((((x) << 11) & 0x0ffffffffffff800ull) | ((r) & 0xf0000000000007ffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.P1_counter_overflow */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_MSB 10u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_LSB 10u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.P0_counter_overflow */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_MSB 9u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_LSB 9u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.cycle_counter_overflow */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_MSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_LSB 8u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.code        */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_MSB 7u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_LSB 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_WIDTH 4u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_FIELD_MASK 0x00000000000000f0ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.imprecise   */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_MSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_LSB 3u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.enable      */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_MSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_LSB 2u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.multiple    */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_MSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_LSB 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_err_log_info::ECC_perf_count.valid       */
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_MSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_WIDTH 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_err_log_address                         */
/* Register template: M_shire_bank::sc_err_log_address                     */
/* Field member: M_shire_bank::sc_err_log_address.sc_err_log_address       */
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_MSB 63u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_LSB 0u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_WIDTH 64u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_sbe_dbe_counts                          */
/* Register template: M_shire_bank::sc_sbe_dbe_counts                      */
/* Field member: M_shire_bank::sc_sbe_dbe_counts.data_ram_dbe              */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_MSB 32u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_LSB 30u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_WIDTH 3u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_FIELD_MASK 0x00000001c0000000ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_GET(x) \
   (((x) & 0x00000001c0000000ull) >> 30)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_SET(x) \
   (((x) << 30) & 0x00000001c0000000ull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_MODIFY(r, x) \
   ((((x) << 30) & 0x00000001c0000000ull) | ((r) & 0xfffffffe3fffffffull))
/* Field member: M_shire_bank::sc_sbe_dbe_counts.data_ram_sbe              */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_MSB 29u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_LSB 22u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_WIDTH 8u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_FIELD_MASK 0x000000003fc00000ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_GET(x) \
   (((x) & 0x000000003fc00000ull) >> 22)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_SET(x) \
   (((x) << 22) & 0x000000003fc00000ull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_MODIFY(r, x) \
   ((((x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: M_shire_bank::sc_sbe_dbe_counts.tag_ram_dbe               */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_MSB 21u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_LSB 19u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_WIDTH 3u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_FIELD_MASK 0x0000000000380000ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_GET(x) \
   (((x) & 0x0000000000380000ull) >> 19)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_SET(x) \
   (((x) << 19) & 0x0000000000380000ull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: M_shire_bank::sc_sbe_dbe_counts.tag_ram_sbe               */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_MSB 18u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_LSB 11u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_WIDTH 8u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_FIELD_MASK 0x000000000007f800ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_GET(x) \
   (((x) & 0x000000000007f800ull) >> 11)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_SET(x) \
   (((x) << 11) & 0x000000000007f800ull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_MODIFY(r, x) \
   ((((x) << 11) & 0x000000000007f800ull) | ((r) & 0xfffffffffff807ffull))
/* Field member: M_shire_bank::sc_sbe_dbe_counts.tag_state_dbe             */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_MSB 10u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_LSB 8u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_WIDTH 3u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_FIELD_MASK 0x0000000000000700ull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_GET(x) \
   (((x) & 0x0000000000000700ull) >> 8)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_SET(x) \
   (((x) << 8) & 0x0000000000000700ull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: M_shire_bank::sc_sbe_dbe_counts.tag_state_sbe             */
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_MSB 7u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_LSB 0u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_WIDTH 8u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_bank::sc_reqq_debug_ctl                          */
/* Register template: M_shire_bank::sc_reqq_debug_ctl                      */
/* Field member: M_shire_bank::sc_reqq_debug_ctl.sc_reqq_debug_ctl         */
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_MSB 63u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_WIDTH 64u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_reqq_debug0                             */
/* Register template: M_shire_bank::sc_reqq_debug0                         */
/* Field member: M_shire_bank::sc_reqq_debug0.sc_reqq_debug0               */
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_MSB 63u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_WIDTH 64u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_reqq_debug1                             */
/* Register template: M_shire_bank::sc_reqq_debug1                         */
/* Field member: M_shire_bank::sc_reqq_debug1.sc_reqq_debug1               */
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_MSB 63u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_WIDTH 64u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_reqq_debug2                             */
/* Register template: M_shire_bank::sc_reqq_debug2                         */
/* Field member: M_shire_bank::sc_reqq_debug2.sc_reqq_debug2               */
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_MSB 63u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_WIDTH 64u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_reqq_debug3                             */
/* Register template: M_shire_bank::sc_reqq_debug3                         */
/* Field member: M_shire_bank::sc_reqq_debug3.sc_reqq_debug3               */
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_MSB 63u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_LSB 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_WIDTH 64u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_WRITE_ACCESS 0u
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_BANK_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_bank::sc_eco_ctl                                 */
/* Register template: M_shire_bank::sc_eco_ctl                             */
/* Field member: M_shire_bank::sc_eco_ctl.sc_eco_ctl                       */
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_MSB 7u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_LSB 0u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_WIDTH 8u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_RESET 0x00u
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_ECO_CTL_SC_ECO_CTL_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_bank::sc_perfmon_ctl_status                      */
/* Register template: M_shire_bank::sc_perfmon_ctl_status                  */
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_so                 */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_MSB 37u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_LSB 37u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK 0x0000002000000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_GET(x) \
   (((x) & 0x0000002000000000ull) >> 37)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_SET(x) \
   (((x) << 37) & 0x0000002000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SO_MODIFY(r, x) \
   ((((x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_sa                 */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_MSB 36u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_LSB 36u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK 0x0000001000000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_SA_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_so                 */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_MSB 35u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_LSB 35u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK 0x0000000800000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SO_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_sa                 */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_MSB 34u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_LSB 34u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK 0x0000000400000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_SA_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_so                  */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_MSB 33u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_LSB 33u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_FIELD_MASK 0x0000000200000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SO_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_sa                  */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_MSB 32u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_LSB 32u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_SA_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.ao                    */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_MSB 30u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_LSB 30u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_FIELD_MASK 0x0000000040000000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_AO_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_mode               */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_MSB 29u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_LSB 22u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK 0x000000003fc00000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_GET(x) \
   (((x) & 0x000000003fc00000ull) >> 22)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_SET(x) \
   (((x) << 22) & 0x000000003fc00000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_MODE_MODIFY(r, x) \
   ((((x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_event              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_MSB 21u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_LSB 21u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_FIELD_MASK 0x0000000000200000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_GET(x) \
   (((x) & 0x0000000000200000ull) >> 21)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_SET(x) \
   (((x) << 21) & 0x0000000000200000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_EVENT_MODIFY(r, x) \
   ((((x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_interrupt          */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_MSB 20u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_LSB 20u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_FIELD_MASK 0x0000000000100000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_overflow           */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_MSB 19u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_LSB 19u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_FIELD_MASK 0x0000000000080000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_reset              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_MSB 18u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_LSB 18u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_RESET_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p1_start              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_MSB 17u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_LSB 17u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P1_START_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_mode               */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_MSB 16u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_LSB 9u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK 0x000000000001fe00ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_GET(x) \
   (((x) & 0x000000000001fe00ull) >> 9)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_SET(x) \
   (((x) << 9) & 0x000000000001fe00ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_MODE_MODIFY(r, x) \
   ((((x) << 9) & 0x000000000001fe00ull) | ((r) & 0xfffffffffffe01ffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_event              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_MSB 8u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_LSB 8u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_EVENT_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_interrupt          */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_MSB 7u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_LSB 7u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_FIELD_MASK 0x0000000000000080ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_overflow           */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_MSB 6u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_LSB 6u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_reset              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_MSB 5u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_LSB 5u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_RESET_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.p0_start              */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_MSB 4u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_LSB 4u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_P0_START_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_interrupt           */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_MSB 3u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_LSB 3u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_overflow            */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_MSB 2u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_LSB 2u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_OVERFLOW_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_reset               */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_MSB 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_LSB 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_RESET_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_bank::sc_perfmon_ctl_status.c_start               */
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_MSB 0u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_BANK_SC_PERFMON_CTL_STATUS_C_START_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_bank::sc_perfmon_cyc_cntr                        */
/* Register template: M_shire_bank::sc_perfmon_cyc_cntr                    */
/* Field member: M_shire_bank::sc_perfmon_cyc_cntr.sc_perfmon_cyc_cntr     */
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_MSB 39u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_WIDTH 40u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: M_shire_bank::sc_perfmon_p0_cntr                         */
/* Register template: M_shire_bank::sc_perfmon_p0_cntr                     */
/* Field member: M_shire_bank::sc_perfmon_p0_cntr.sc_perfmon_p0_cntr       */
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_MSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_WIDTH 40u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: M_shire_bank::sc_perfmon_p1_cntr                         */
/* Register template: M_shire_bank::sc_perfmon_p1_cntr                     */
/* Field member: M_shire_bank::sc_perfmon_p1_cntr.sc_perfmon_p1_cntr       */
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_MSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_WIDTH 40u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_SHIRE_BANK_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Union type: M_shire_bank::sc_perfmon_p0_qual                            */
/* Union template: M_shire_bank::sc_perfmon_p0_qual                        */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_SIZE 0x8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_perfmon_p0_qual.p0_resource_counter   */
/* Register type referenced: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter */
/* Register template referenced: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESET_MASK 0xfff8000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_WRITE_MASK 0x0007ffffffffffffull
/* Register member: M_shire_bank::sc_perfmon_p0_qual.p0_event_counter      */
/* Register type referenced: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter */
/* Register template referenced: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RESET_MASK 0xfff8000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_WRITE_MASK 0x0007ffffffffffffull

/* Register type: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter    */
/* Register template: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter */
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter.Reserved */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_MSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_LSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_WIDTH 27u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_FIELD_MASK 0x0007ffffff000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_GET(x) \
   (((x) & 0x0007ffffff000000ull) >> 24)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_SET(x) \
   (((x) << 24) & 0x0007ffffff000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_MODIFY(r, x) \
   ((((x) << 24) & 0x0007ffffff000000ull) | ((r) & 0xfff8000000ffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter.p0_max */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_MSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_LSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_FIELD_MASK 0x0000000000ff0000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter.p0_min */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_MSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_LSB 8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_FIELD_MASK 0x000000000000ff00ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_resource_counter.p0_op */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_MSB 7u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter       */
/* Register template: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter   */
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_evict */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK 0x0004000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_GET(x) \
   (((x) & 0x0004000000000000ull) >> 50)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_SET(x) \
   (((x) << 50) & 0x0004000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_MODIFY(r, x) \
   ((((x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_flush */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB 49u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB 49u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK 0x0002000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET(x) \
   (((x) & 0x0002000000000000ull) >> 49)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET(x) \
   (((x) << 49) & 0x0002000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_MODIFY(r, x) \
   ((((x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_inv */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_MSB 48u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_LSB 48u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK 0x0001000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_GET(x) \
   (((x) & 0x0001000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_SET(x) \
   (((x) << 48) & 0x0001000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_MODIFY(r, x) \
   ((((x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_evict */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_MSB 47u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_LSB 47u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK 0x0000800000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_GET(x) \
   (((x) & 0x0000800000000000ull) >> 47)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_SET(x) \
   (((x) << 47) & 0x0000800000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_MODIFY(r, x) \
   ((((x) << 47) & 0x0000800000000000ull) | ((r) & 0xffff7fffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L2_flush */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB 46u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB 46u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK 0x0000400000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET(x) \
   (((x) & 0x0000400000000000ull) >> 46)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET(x) \
   (((x) << 46) & 0x0000400000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_MODIFY(r, x) \
   ((((x) << 46) & 0x0000400000000000ull) | ((r) & 0xffffbfffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L2_inv */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_MSB 45u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_LSB 45u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK 0x0000200000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_GET(x) \
   (((x) & 0x0000200000000000ull) >> 45)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_SET(x) \
   (((x) << 45) & 0x0000200000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_MODIFY(r, x) \
   ((((x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_all_inv */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_MSB 44u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_LSB 44u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK 0x0000100000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_GET(x) \
   (((x) & 0x0000100000000000ull) >> 44)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_SET(x) \
   (((x) << 44) & 0x0000100000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_MODIFY(r, x) \
   ((((x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_write */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_MSB 43u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_LSB 43u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK 0x0000080000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_GET(x) \
   (((x) & 0x0000080000000000ull) >> 43)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_SET(x) \
   (((x) << 43) & 0x0000080000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_MODIFY(r, x) \
   ((((x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_idx_read */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_MSB 42u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_LSB 42u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK 0x0000040000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_GET(x) \
   (((x) & 0x0000040000000000ull) >> 42)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_SET(x) \
   (((x) << 42) & 0x0000040000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_MODIFY(r, x) \
   ((((x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_MSB 41u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_LSB 41u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK 0x0000020000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_GET(x) \
   (((x) & 0x0000020000000000ull) >> 41)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_SET(x) \
   (((x) << 41) & 0x0000020000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_MODIFY(r, x) \
   ((((x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_zero */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_MSB 40u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_LSB 40u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK 0x0000010000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_GET(x) \
   (((x) & 0x0000010000000000ull) >> 40)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_SET(x) \
   (((x) << 40) & 0x0000010000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_MODIFY(r, x) \
   ((((x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_MSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_LSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK 0x0000008000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_GET(x) \
   (((x) & 0x0000008000000000ull) >> 39)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_SET(x) \
   (((x) << 39) & 0x0000008000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_MODIFY(r, x) \
   ((((x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_fill */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_MSB 38u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_LSB 38u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK 0x0000004000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_GET(x) \
   (((x) & 0x0000004000000000ull) >> 38)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_SET(x) \
   (((x) << 38) & 0x0000004000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_MODIFY(r, x) \
   ((((x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_write */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_MSB 37u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_LSB 37u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK 0x0000002000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_GET(x) \
   (((x) & 0x0000002000000000ull) >> 37)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_SET(x) \
   (((x) << 37) & 0x0000002000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_MODIFY(r, x) \
   ((((x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_scp_read */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_MSB 36u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_LSB 36u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK 0x0000001000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_MSB 35u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_LSB 35u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK 0x0000000800000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_fill */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_MSB 34u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_LSB 34u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK 0x0000000400000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_MSB 33u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_LSB 33u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK 0x0000000200000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_prefetch */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_MSB 32u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_LSB 32u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_evictWData */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB 31u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB 31u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK 0x0000000080000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_GET(x) \
   (((x) & 0x0000000080000000ull) >> 31)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_evict */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_MSB 30u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_LSB 30u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK 0x0000000040000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_FlushWData */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB 29u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB 29u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK 0x0000000020000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET(x) \
   (((x) & 0x0000000020000000ull) >> 29)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET(x) \
   (((x) << 29) & 0x0000000020000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_MODIFY(r, x) \
   ((((x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_flush */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_MSB 28u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_LSB 28u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK 0x0000000010000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_GET(x) \
   (((x) & 0x0000000010000000ull) >> 28)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_SET(x) \
   (((x) << 28) & 0x0000000010000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_MODIFY(r, x) \
   ((((x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_write */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_MSB 27u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_LSB 27u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK 0x0000000008000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_GET(x) \
   (((x) & 0x0000000008000000ull) >> 27)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_SET(x) \
   (((x) << 27) & 0x0000000008000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_MODIFY(r, x) \
   ((((x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l3_read */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_MSB 26u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_LSB 26u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_FIELD_MASK 0x0000000004000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_GET(x) \
   (((x) & 0x0000000004000000ull) >> 26)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_SET(x) \
   (((x) << 26) & 0x0000000004000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_MODIFY(r, x) \
   ((((x) << 26) & 0x0000000004000000ull) | ((r) & 0xfffffffffbffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_MSB 25u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_LSB 25u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK 0x0000000002000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_GET(x) \
   (((x) & 0x0000000002000000ull) >> 25)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_SET(x) \
   (((x) << 25) & 0x0000000002000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_MODIFY(r, x) \
   ((((x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_fill */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_MSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_LSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK 0x0000000001000000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_GET(x) \
   (((x) & 0x0000000001000000ull) >> 24)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_SET(x) \
   (((x) << 24) & 0x0000000001000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_MODIFY(r, x) \
   ((((x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_MSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_LSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK 0x0000000000800000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_GET(x) \
   (((x) & 0x0000000000800000ull) >> 23)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_SET(x) \
   (((x) << 23) & 0x0000000000800000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_MODIFY(r, x) \
   ((((x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_prefetch */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_MSB 22u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_LSB 22u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK 0x0000000000400000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_GET(x) \
   (((x) & 0x0000000000400000ull) >> 22)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_SET(x) \
   (((x) << 22) & 0x0000000000400000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_MODIFY(r, x) \
   ((((x) << 22) & 0x0000000000400000ull) | ((r) & 0xffffffffffbfffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_evict */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_MSB 21u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_LSB 21u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK 0x0000000000200000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_GET(x) \
   (((x) & 0x0000000000200000ull) >> 21)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_SET(x) \
   (((x) << 21) & 0x0000000000200000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_MODIFY(r, x) \
   ((((x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_flush */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_MSB 20u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_LSB 20u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK 0x0000000000100000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_unlockinv */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB 19u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB 19u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK 0x0000000000080000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_unlock */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_MSB 18u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_LSB 18u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_lock */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_MSB 17u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_LSB 17u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_writearound */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_write */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_MSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_LSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK 0x0000000000008000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.sc_l2_read */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_MSB 14u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_LSB 14u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.tc_qw  */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_MSB 13u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_LSB 9u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_WIDTH 5u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_FIELD_MASK 0x0000000000003e00ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_GET(x) \
   (((x) & 0x0000000000003e00ull) >> 9)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_SET(x) \
   (((x) << 9) & 0x0000000000003e00ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000003e00ull) | ((r) & 0xffffffffffffc1ffull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.tc_wa_victim */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_MSB 8u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_LSB 6u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_WIDTH 3u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK 0x00000000000001c0ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_GET(x) \
   (((x) & 0x00000000000001c0ull) >> 6)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_SET(x) \
   (((x) << 6) & 0x00000000000001c0ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000001c0ull) | ((r) & 0xfffffffffffffe3full))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.tc_hit_miss */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_MSB 5u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_LSB 4u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_WIDTH 2u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK 0x0000000000000030ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_GET(x) \
   (((x) & 0x0000000000000030ull) >> 4)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_SET(x) \
   (((x) << 4) & 0x0000000000000030ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.tc_bubble */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_MSB 3u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_LSB 3u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.msg_send */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_MSB 2u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_LSB 2u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_perfmon_p0_qual::p0_event_counter.rd_buf */
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_MSB 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_WIDTH 2u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_FIELD_MASK 0x0000000000000003ull
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_GET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_SET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Union type: M_shire_bank::sc_perfmon_p1_qual                            */
/* Union template: M_shire_bank::sc_perfmon_p1_qual                        */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_SIZE 0x8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_BYTE_SIZE 0x8u
/* Register member: M_shire_bank::sc_perfmon_p1_qual.p1_resource_counter   */
/* Register type referenced: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter */
/* Register template referenced: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESET_MASK 0xfff8000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_WRITE_MASK 0x0007ffffffffffffull
/* Register member: M_shire_bank::sc_perfmon_p1_qual.p1_event_counter      */
/* Register type referenced: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter */
/* Register template referenced: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_OFFSET 0x0ul
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RESET_MASK 0xfff8000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_WRITE_MASK 0x0007ffffffffffffull

/* Register type: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter    */
/* Register template: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter */
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter.Reserved */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_MSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_LSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_WIDTH 27u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_FIELD_MASK 0x0007ffffff000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_GET(x) \
   (((x) & 0x0007ffffff000000ull) >> 24)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_SET(x) \
   (((x) << 24) & 0x0007ffffff000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_MODIFY(r, x) \
   ((((x) << 24) & 0x0007ffffff000000ull) | ((r) & 0xfff8000000ffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter.p1_max */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_MSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_LSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_FIELD_MASK 0x0000000000ff0000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter.p1_min */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_MSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_LSB 8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_FIELD_MASK 0x000000000000ff00ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_resource_counter.p1_op */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_MSB 7u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_WIDTH 8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter       */
/* Register template: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter   */
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_evict */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB 50u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK 0x0004000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_GET(x) \
   (((x) & 0x0004000000000000ull) >> 50)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_SET(x) \
   (((x) << 50) & 0x0004000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_MODIFY(r, x) \
   ((((x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_flush */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB 49u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB 49u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK 0x0002000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET(x) \
   (((x) & 0x0002000000000000ull) >> 49)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET(x) \
   (((x) << 49) & 0x0002000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_MODIFY(r, x) \
   ((((x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_inv */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_MSB 48u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_LSB 48u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK 0x0001000000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_GET(x) \
   (((x) & 0x0001000000000000ull) >> 48)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_SET(x) \
   (((x) << 48) & 0x0001000000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_MODIFY(r, x) \
   ((((x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_evict */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_MSB 47u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_LSB 47u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK 0x0000800000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_GET(x) \
   (((x) & 0x0000800000000000ull) >> 47)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_SET(x) \
   (((x) << 47) & 0x0000800000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_MODIFY(r, x) \
   ((((x) << 47) & 0x0000800000000000ull) | ((r) & 0xffff7fffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L2_flush */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB 46u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB 46u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK 0x0000400000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET(x) \
   (((x) & 0x0000400000000000ull) >> 46)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET(x) \
   (((x) << 46) & 0x0000400000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_MODIFY(r, x) \
   ((((x) << 46) & 0x0000400000000000ull) | ((r) & 0xffffbfffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L2_inv */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_MSB 45u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_LSB 45u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK 0x0000200000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_GET(x) \
   (((x) & 0x0000200000000000ull) >> 45)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_SET(x) \
   (((x) << 45) & 0x0000200000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_MODIFY(r, x) \
   ((((x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_all_inv */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_MSB 44u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_LSB 44u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK 0x0000100000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_GET(x) \
   (((x) & 0x0000100000000000ull) >> 44)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_SET(x) \
   (((x) << 44) & 0x0000100000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_MODIFY(r, x) \
   ((((x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_write */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_MSB 43u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_LSB 43u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK 0x0000080000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_GET(x) \
   (((x) & 0x0000080000000000ull) >> 43)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_SET(x) \
   (((x) << 43) & 0x0000080000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_MODIFY(r, x) \
   ((((x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_idx_read */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_MSB 42u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_LSB 42u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK 0x0000040000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_GET(x) \
   (((x) & 0x0000040000000000ull) >> 42)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_SET(x) \
   (((x) << 42) & 0x0000040000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_MODIFY(r, x) \
   ((((x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_MSB 41u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_LSB 41u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK 0x0000020000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_GET(x) \
   (((x) & 0x0000020000000000ull) >> 41)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_SET(x) \
   (((x) << 41) & 0x0000020000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_MODIFY(r, x) \
   ((((x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_zero */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_MSB 40u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_LSB 40u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK 0x0000010000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_GET(x) \
   (((x) & 0x0000010000000000ull) >> 40)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_SET(x) \
   (((x) << 40) & 0x0000010000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_MODIFY(r, x) \
   ((((x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_MSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_LSB 39u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK 0x0000008000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_GET(x) \
   (((x) & 0x0000008000000000ull) >> 39)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_SET(x) \
   (((x) << 39) & 0x0000008000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_MODIFY(r, x) \
   ((((x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_fill */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_MSB 38u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_LSB 38u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK 0x0000004000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_GET(x) \
   (((x) & 0x0000004000000000ull) >> 38)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_SET(x) \
   (((x) << 38) & 0x0000004000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_MODIFY(r, x) \
   ((((x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_write */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_MSB 37u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_LSB 37u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK 0x0000002000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_GET(x) \
   (((x) & 0x0000002000000000ull) >> 37)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_SET(x) \
   (((x) << 37) & 0x0000002000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_MODIFY(r, x) \
   ((((x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_scp_read */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_MSB 36u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_LSB 36u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK 0x0000001000000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_MSB 35u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_LSB 35u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK 0x0000000800000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_fill */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_MSB 34u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_LSB 34u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK 0x0000000400000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_MSB 33u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_LSB 33u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK 0x0000000200000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_prefetch */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_MSB 32u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_LSB 32u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_evictWData */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB 31u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB 31u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK 0x0000000080000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_GET(x) \
   (((x) & 0x0000000080000000ull) >> 31)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_evict */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_MSB 30u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_LSB 30u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK 0x0000000040000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_FlushWData */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB 29u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB 29u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK 0x0000000020000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET(x) \
   (((x) & 0x0000000020000000ull) >> 29)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET(x) \
   (((x) << 29) & 0x0000000020000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_MODIFY(r, x) \
   ((((x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_flush */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_MSB 28u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_LSB 28u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK 0x0000000010000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_GET(x) \
   (((x) & 0x0000000010000000ull) >> 28)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_SET(x) \
   (((x) << 28) & 0x0000000010000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_MODIFY(r, x) \
   ((((x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_write */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_MSB 27u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_LSB 27u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK 0x0000000008000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_GET(x) \
   (((x) & 0x0000000008000000ull) >> 27)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_SET(x) \
   (((x) << 27) & 0x0000000008000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_MODIFY(r, x) \
   ((((x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l3_read */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_MSB 26u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_LSB 26u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_FIELD_MASK 0x0000000004000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_GET(x) \
   (((x) & 0x0000000004000000ull) >> 26)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_SET(x) \
   (((x) << 26) & 0x0000000004000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_MODIFY(r, x) \
   ((((x) << 26) & 0x0000000004000000ull) | ((r) & 0xfffffffffbffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_scrub */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_MSB 25u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_LSB 25u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK 0x0000000002000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_GET(x) \
   (((x) & 0x0000000002000000ull) >> 25)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_SET(x) \
   (((x) << 25) & 0x0000000002000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_MODIFY(r, x) \
   ((((x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_fill */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_MSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_LSB 24u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK 0x0000000001000000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_GET(x) \
   (((x) & 0x0000000001000000ull) >> 24)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_SET(x) \
   (((x) << 24) & 0x0000000001000000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_MODIFY(r, x) \
   ((((x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_atomic */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_MSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_LSB 23u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK 0x0000000000800000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_GET(x) \
   (((x) & 0x0000000000800000ull) >> 23)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_SET(x) \
   (((x) << 23) & 0x0000000000800000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_MODIFY(r, x) \
   ((((x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_prefetch */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_MSB 22u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_LSB 22u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK 0x0000000000400000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_GET(x) \
   (((x) & 0x0000000000400000ull) >> 22)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_SET(x) \
   (((x) << 22) & 0x0000000000400000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_MODIFY(r, x) \
   ((((x) << 22) & 0x0000000000400000ull) | ((r) & 0xffffffffffbfffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_evict */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_MSB 21u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_LSB 21u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK 0x0000000000200000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_GET(x) \
   (((x) & 0x0000000000200000ull) >> 21)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_SET(x) \
   (((x) << 21) & 0x0000000000200000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_MODIFY(r, x) \
   ((((x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_flush */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_MSB 20u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_LSB 20u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK 0x0000000000100000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_unlockinv */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB 19u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB 19u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK 0x0000000000080000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_unlock */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_MSB 18u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_LSB 18u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_lock */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_MSB 17u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_LSB 17u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_writearound */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB 16u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_write */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_MSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_LSB 15u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK 0x0000000000008000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.sc_l2_read */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_MSB 14u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_LSB 14u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.tc_qw  */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_MSB 13u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_LSB 9u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_WIDTH 5u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_FIELD_MASK 0x0000000000003e00ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_GET(x) \
   (((x) & 0x0000000000003e00ull) >> 9)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_SET(x) \
   (((x) << 9) & 0x0000000000003e00ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000003e00ull) | ((r) & 0xffffffffffffc1ffull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.tc_wa_victim */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_MSB 8u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_LSB 6u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_WIDTH 3u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK 0x00000000000001c0ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_GET(x) \
   (((x) & 0x00000000000001c0ull) >> 6)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_SET(x) \
   (((x) << 6) & 0x00000000000001c0ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000001c0ull) | ((r) & 0xfffffffffffffe3full))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.tc_hit_miss */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_MSB 5u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_LSB 4u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_WIDTH 2u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK 0x0000000000000030ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_GET(x) \
   (((x) & 0x0000000000000030ull) >> 4)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_SET(x) \
   (((x) << 4) & 0x0000000000000030ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.tc_bubble */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_MSB 3u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_LSB 3u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.msg_send */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_MSB 2u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_LSB 2u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_WIDTH 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_bank::sc_perfmon_p1_qual::p1_event_counter.rd_buf */
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_MSB 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_LSB 0u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_WIDTH 2u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_READ_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_WRITE_ACCESS 1u
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_FIELD_MASK 0x0000000000000003ull
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_GET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_SET(x) \
   ((x) & 0x0000000000000003ull)
#define M_SHIRE_BANK_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Group type: M_shire_other                                               */
/* Group template: M_shire_other                                           */
#define M_SHIRE_OTHER_SIZE 0x20000ul
#define M_SHIRE_OTHER_BYTE_SIZE 0x20000ul
/* Register member: M_shire_other.minion_feature                           */
/* Register type referenced: M_shire_other::minion_feature                 */
/* Register template referenced: M_shire_other::minion_feature             */
#define M_SHIRE_OTHER_MINION_FEATURE_OFFSET 0x0ul
#define M_SHIRE_OTHER_MINION_FEATURE_BYTE_OFFSET 0x0ul
#define M_SHIRE_OTHER_MINION_FEATURE_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_MINION_FEATURE_RESET_MASK 0xffffffffffffffc0ull
#define M_SHIRE_OTHER_MINION_FEATURE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_MINION_FEATURE_WRITE_MASK 0x000000000000003full
/* Register member: M_shire_other.shire_config                             */
/* Register type referenced: M_shire_other::shire_config                   */
/* Register template referenced: M_shire_other::shire_config               */
#define M_SHIRE_OTHER_SHIRE_CONFIG_OFFSET 0x8ul
#define M_SHIRE_OTHER_SHIRE_CONFIG_BYTE_OFFSET 0x8ul
#define M_SHIRE_OTHER_SHIRE_CONFIG_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RESET_VALUE 0x000000000392a000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CONFIG_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CONFIG_WRITE_MASK 0x0000000003ffe0ffull
/* Register member: M_shire_other.thread1_disable                          */
/* Register type referenced: M_shire_other::thread1_disable                */
/* Register template referenced: M_shire_other::thread1_disable            */
#define M_SHIRE_OTHER_THREAD1_DISABLE_OFFSET 0x10ul
#define M_SHIRE_OTHER_THREAD1_DISABLE_BYTE_OFFSET 0x10ul
#define M_SHIRE_OTHER_THREAD1_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_THREAD1_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_THREAD1_DISABLE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_THREAD1_DISABLE_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_THREAD1_DISABLE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_THREAD1_DISABLE_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_shire_other.shire_cache_build_config                 */
/* Register type referenced: M_shire_other::shire_cache_build_config       */
/* Register template referenced: M_shire_other::shire_cache_build_config   */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_OFFSET 0x18ul
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_BYTE_OFFSET 0x18ul
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.shire_cache_revision_id                  */
/* Register type referenced: M_shire_other::shire_cache_revision_id        */
/* Register template referenced: M_shire_other::shire_cache_revision_id    */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_OFFSET 0x20ul
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_BYTE_OFFSET 0x20ul
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_RESET_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.ipi_redirect_filter                      */
/* Register type referenced: M_shire_other::ipi_redirect_filter            */
/* Register template referenced: M_shire_other::ipi_redirect_filter        */
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_OFFSET 0x88ul
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_BYTE_OFFSET 0x88ul
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.ipi_trigger                              */
/* Register type referenced: M_shire_other::ipi_trigger                    */
/* Register template referenced: M_shire_other::ipi_trigger                */
#define M_SHIRE_OTHER_IPI_TRIGGER_OFFSET 0x90ul
#define M_SHIRE_OTHER_IPI_TRIGGER_BYTE_OFFSET 0x90ul
#define M_SHIRE_OTHER_IPI_TRIGGER_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_TRIGGER_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.ipi_trigger_clear                        */
/* Register type referenced: M_shire_other::ipi_trigger_clear              */
/* Register template referenced: M_shire_other::ipi_trigger_clear          */
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_OFFSET 0x98ul
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_BYTE_OFFSET 0x98ul
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.mtime_local_target                       */
/* Register type referenced: M_shire_other::mtime_local_target             */
/* Register template referenced: M_shire_other::mtime_local_target         */
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_OFFSET 0x218ul
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_BYTE_OFFSET 0x218ul
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_READ_ACCESS 1u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_shire_other.shire_power_ctrl                         */
/* Register type referenced: M_shire_other::shire_power_ctrl               */
/* Register template referenced: M_shire_other::shire_power_ctrl           */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_OFFSET 0x220ul
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_BYTE_OFFSET 0x220ul
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_RESET_MASK 0xfffffffffffff000ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_WRITE_MASK 0x0000000000000fffull
/* Register member: M_shire_other.power_ctrl_neigh_nsleepin                */
/* Register type referenced: M_shire_other::power_ctrl_neigh_nsleepin      */
/* Register template referenced: M_shire_other::power_ctrl_neigh_nsleepin  */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_OFFSET 0x228ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_OFFSET 0x228ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_shire_other.power_ctrl_neigh_isolation               */
/* Register type referenced: M_shire_other::power_ctrl_neigh_isolation     */
/* Register template referenced: M_shire_other::power_ctrl_neigh_isolation */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_OFFSET 0x230ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_BYTE_OFFSET 0x230ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_shire_other.power_ctrl_neigh_nsleepout               */
/* Register type referenced: M_shire_other::power_ctrl_neigh_nsleepout     */
/* Register template referenced: M_shire_other::power_ctrl_neigh_nsleepout */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_OFFSET 0x238ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_OFFSET 0x238ul
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.thread0_disable                          */
/* Register type referenced: M_shire_other::thread0_disable                */
/* Register template referenced: M_shire_other::thread0_disable            */
#define M_SHIRE_OTHER_THREAD0_DISABLE_OFFSET 0x240ul
#define M_SHIRE_OTHER_THREAD0_DISABLE_BYTE_OFFSET 0x240ul
#define M_SHIRE_OTHER_THREAD0_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_THREAD0_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_THREAD0_DISABLE_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_THREAD0_DISABLE_RESET_MASK 0xffffffff00000000ull
#define M_SHIRE_OTHER_THREAD0_DISABLE_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_THREAD0_DISABLE_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_shire_other.shire_error_log                          */
/* Register type referenced: M_shire_other::shire_error_log                */
/* Register template referenced: M_shire_other::shire_error_log            */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_OFFSET 0x248ul
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_BYTE_OFFSET 0x248ul
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_RESET_MASK 0xffffffffffff0000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.shire_pll_auto_config                    */
/* Register type referenced: M_shire_other::shire_pll_auto_config          */
/* Register template referenced: M_shire_other::shire_pll_auto_config      */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_OFFSET 0x250ul
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_BYTE_OFFSET 0x250ul
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_MASK 0xfffffffffffe0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_MASK 0x000000000001ffffull
/* Register member: M_shire_other.shire_pll_config_data_0                  */
/* Register type referenced: M_shire_other::shire_pll_config_data_0        */
/* Register template referenced: M_shire_other::shire_pll_config_data_0    */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_OFFSET 0x258ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_BYTE_OFFSET 0x258ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_pll_config_data_1                  */
/* Register type referenced: M_shire_other::shire_pll_config_data_1        */
/* Register template referenced: M_shire_other::shire_pll_config_data_1    */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_OFFSET 0x260ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_BYTE_OFFSET 0x260ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_pll_config_data_2                  */
/* Register type referenced: M_shire_other::shire_pll_config_data_2        */
/* Register template referenced: M_shire_other::shire_pll_config_data_2    */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_OFFSET 0x268ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_BYTE_OFFSET 0x268ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_pll_config_data_3                  */
/* Register type referenced: M_shire_other::shire_pll_config_data_3        */
/* Register template referenced: M_shire_other::shire_pll_config_data_3    */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_OFFSET 0x270ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_BYTE_OFFSET 0x270ul
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_pll_read_data                      */
/* Register type referenced: M_shire_other::shire_pll_read_data            */
/* Register template referenced: M_shire_other::shire_pll_read_data        */
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_OFFSET 0x288ul
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BYTE_OFFSET 0x288ul
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_RESET_MASK 0xfffffffffffc0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.shire_ctrl_clockmux                      */
/* Register type referenced: M_shire_other::shire_ctrl_clockmux            */
/* Register template referenced: M_shire_other::shire_ctrl_clockmux        */
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_OFFSET 0x298ul
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_BYTE_OFFSET 0x298ul
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_RESET_MASK 0xfffffffffffffff0ull
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_WRITE_MASK 0x000000000000000full
/* Register member: M_shire_other.shire_cache_ram_cfg1                     */
/* Register type referenced: M_shire_other::shire_cache_ram_cfg1           */
/* Register template referenced: M_shire_other::shire_cache_ram_cfg1       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_OFFSET 0x2a0ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_BYTE_OFFSET 0x2a0ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_RESET_MASK 0xfffffff000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_WRITE_MASK 0x0000000fffffffffull
/* Register member: M_shire_other.shire_cache_ram_cfg2                     */
/* Register type referenced: M_shire_other::shire_cache_ram_cfg2           */
/* Register template referenced: M_shire_other::shire_cache_ram_cfg2       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_OFFSET 0x2a8ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_BYTE_OFFSET 0x2a8ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_RESET_MASK 0xfffffffffffc0000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_WRITE_MASK 0x000000000003ffffull
/* Register member: M_shire_other.shire_cache_ram_cfg3                     */
/* Register type referenced: M_shire_other::shire_cache_ram_cfg3           */
/* Register template referenced: M_shire_other::shire_cache_ram_cfg3       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_OFFSET 0x2b0ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_BYTE_OFFSET 0x2b0ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_cache_ram_cfg4                     */
/* Register type referenced: M_shire_other::shire_cache_ram_cfg4           */
/* Register template referenced: M_shire_other::shire_cache_ram_cfg4       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_OFFSET 0x2b8ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_BYTE_OFFSET 0x2b8ul
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_RESET_MASK 0xffc0000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_WRITE_MASK 0x003fffffffffffffull
/* Register member: M_shire_other.shire_noc_interrupt_status               */
/* Register type referenced: M_shire_other::shire_noc_interrupt_status     */
/* Register template referenced: M_shire_other::shire_noc_interrupt_status */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_OFFSET 0x2c0ul
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_BYTE_OFFSET 0x2c0ul
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_RESET_MASK 0xffffffffffe00000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.shire_dll_auto_config                    */
/* Register type referenced: M_shire_other::shire_dll_auto_config          */
/* Register template referenced: M_shire_other::shire_dll_auto_config      */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_OFFSET 0x2c8ul
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_BYTE_OFFSET 0x2c8ul
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_MASK 0xffffffffffffc000ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_MASK 0x0000000000003fffull
/* Register member: M_shire_other.shire_dll_config_data_0                  */
/* Register type referenced: M_shire_other::shire_dll_config_data_0        */
/* Register template referenced: M_shire_other::shire_dll_config_data_0    */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_OFFSET 0x2d0ul
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_BYTE_OFFSET 0x2d0ul
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_dll_config_data_1                  */
/* Register type referenced: M_shire_other::shire_dll_config_data_1        */
/* Register template referenced: M_shire_other::shire_dll_config_data_1    */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_OFFSET 0x2d8ul
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_BYTE_OFFSET 0x2d8ul
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.shire_dll_read_data                      */
/* Register type referenced: M_shire_other::shire_dll_read_data            */
/* Register template referenced: M_shire_other::shire_dll_read_data        */
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_OFFSET 0x2e0ul
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BYTE_OFFSET 0x2e0ul
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_RESET_MASK 0xfffffffffffc0000ull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: M_shire_other.icache_mprefetch                         */
/* Register type referenced: M_shire_other::icache_mprefetch               */
/* Register template referenced: M_shire_other::icache_mprefetch           */
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_OFFSET 0x308ul
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_BYTE_OFFSET 0x308ul
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_READ_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_RESET_MASK 0xfff0000000000000ull
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: M_shire_other.clk_gate_ctrl                            */
/* Register type referenced: M_shire_other::clk_gate_ctrl                  */
/* Register template referenced: M_shire_other::clk_gate_ctrl              */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_OFFSET 0x310ul
#define M_SHIRE_OTHER_CLK_GATE_CTRL_BYTE_OFFSET 0x310ul
#define M_SHIRE_OTHER_CLK_GATE_CTRL_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_RESET_MASK 0xfffffffffffff800ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_WRITE_MASK 0x00000000000007ffull
/* Register member: M_shire_other.shire_channel_eco_ctl                    */
/* Register type referenced: M_shire_other::shire_channel_eco_ctl          */
/* Register template referenced: M_shire_other::shire_channel_eco_ctl      */
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_OFFSET 0x340ul
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_BYTE_OFFSET 0x340ul
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_RESET_MASK 0xffffffffffffff00ull
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_WRITE_MASK 0x00000000000000ffull
/* Register member: M_shire_other.esr_clk_dly_ctl                          */
/* Register type referenced: M_shire_other::esr_clk_dly_ctl                */
/* Register template referenced: M_shire_other::esr_clk_dly_ctl            */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_OFFSET 0x348ul
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_BYTE_OFFSET 0x348ul
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_RESET_MASK 0xfffffff000000000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_WRITE_MASK 0x0000000fffffffffull
/* Register member: M_shire_other.esr_dll_dly_est_ctl                      */
/* Register type referenced: M_shire_other::esr_dll_dly_est_ctl            */
/* Register template referenced: M_shire_other::esr_dll_dly_est_ctl        */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_OFFSET 0x350ul
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_BYTE_OFFSET 0x350ul
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_RESET_MASK 0xfffffffffffff800ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_WRITE_MASK 0x00000000000007ffull
/* Register member: M_shire_other.esr_dll_dly_est_sts                      */
/* Register type referenced: M_shire_other::esr_dll_dly_est_sts            */
/* Register template referenced: M_shire_other::esr_dll_dly_est_sts        */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_OFFSET 0x358ul
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_BYTE_OFFSET 0x358ul
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_RESET_MASK 0xfffffff000000000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_WRITE_MASK 0x0000000fffffffffull
/* Register member: M_shire_other.UC_Broadcast_Data_M                      */
/* Register type referenced: M_shire_other::UC_Broadcast_Data_M            */
/* Register template referenced: M_shire_other::UC_Broadcast_Data_M        */
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_OFFSET 0x1fff0ul
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_BYTE_OFFSET 0x1fff0ul
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_shire_other.UC_Broadcast_Ctrl_M                      */
/* Register type referenced: M_shire_other::UC_Broadcast_Ctrl_M            */
/* Register template referenced: M_shire_other::UC_Broadcast_Ctrl_M        */
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_OFFSET 0x1fff8ul
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_BYTE_OFFSET 0x1fff8ul
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_RESET_VALUE 0x0000000000000000ull
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_RESET_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_READ_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_WRITE_MASK 0x07ffffffffffffffull

/* Register type: M_shire_other::minion_feature                            */
/* Register template: M_shire_other::minion_feature                        */
/* Field member: M_shire_other::minion_feature.disable_lock_unlock         */
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_MSB 5u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_LSB 5u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_LOCK_UNLOCK_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_other::minion_feature.disable_multithreading      */
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_MSB 4u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_LSB 4u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_OTHER_MINION_FEATURE_DISABLE_MULTITHREADING_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_other::minion_feature.trap_on_u_scp               */
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_MSB 3u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_LSB 3u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_SCP_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::minion_feature.trap_on_u_cacheops          */
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_MSB 2u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_LSB 2u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_U_CACHEOPS_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::minion_feature.trap_on_ml                  */
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_MSB 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_LSB 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_ML_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::minion_feature.trap_on_gfx                 */
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_MSB 0u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_LSB 0u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_WIDTH 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_READ_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_MINION_FEATURE_TRAP_ON_GFX_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_config                              */
/* Register template: M_shire_other::shire_config                          */
/* Field member: M_shire_other::shire_config.tbox3_id                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_MSB 25u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_LSB 24u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_RESET 0x3u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_FIELD_MASK 0x0000000003000000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_GET(x) \
   (((x) & 0x0000000003000000ull) >> 24)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_SET(x) \
   (((x) << 24) & 0x0000000003000000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX3_ID_MODIFY(r, x) \
   ((((x) << 24) & 0x0000000003000000ull) | ((r) & 0xfffffffffcffffffull))
/* Field member: M_shire_other::shire_config.tbox2_id                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_MSB 23u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_LSB 22u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_RESET 0x2u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_FIELD_MASK 0x0000000000c00000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_GET(x) \
   (((x) & 0x0000000000c00000ull) >> 22)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_SET(x) \
   (((x) << 22) & 0x0000000000c00000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX2_ID_MODIFY(r, x) \
   ((((x) << 22) & 0x0000000000c00000ull) | ((r) & 0xffffffffff3fffffull))
/* Field member: M_shire_other::shire_config.tbox1_id                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_MSB 21u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_LSB 20u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_RESET 0x1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_FIELD_MASK 0x0000000000300000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_GET(x) \
   (((x) & 0x0000000000300000ull) >> 20)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_SET(x) \
   (((x) << 20) & 0x0000000000300000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX1_ID_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000300000ull) | ((r) & 0xffffffffffcfffffull))
/* Field member: M_shire_other::shire_config.tbox0_id                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_MSB 19u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_LSB 18u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_RESET 0x0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_FIELD_MASK 0x00000000000c0000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_GET(x) \
   (((x) & 0x00000000000c0000ull) >> 18)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_SET(x) \
   (((x) << 18) & 0x00000000000c0000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX0_ID_MODIFY(r, x) \
   ((((x) << 18) & 0x00000000000c0000ull) | ((r) & 0xfffffffffff3ffffull))
/* Field member: M_shire_other::shire_config.rbox_en                       */
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_MSB 17u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_LSB 17u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_RESET 0x1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_RBOX_EN_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_other::shire_config.tbox_en                       */
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_MSB 16u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_LSB 13u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_RESET 0x5u
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_FIELD_MASK 0x000000000001e000ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_GET(x) \
   (((x) & 0x000000000001e000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_SET(x) \
   (((x) << 13) & 0x000000000001e000ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_TBOX_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x000000000001e000ull) | ((r) & 0xfffffffffffe1fffull))
/* Field member: M_shire_other::shire_config.neigh_en                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_MSB 12u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_LSB 9u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_RESET 0x0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_FIELD_MASK 0x0000000000001e00ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_GET(x) \
   (((x) & 0x0000000000001e00ull) >> 9)
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_SET(x) \
   (((x) << 9) & 0x0000000000001e00ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_NEIGH_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000001e00ull) | ((r) & 0xffffffffffffe1ffull))
/* Field member: M_shire_other::shire_config.cache_en                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_MSB 8u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_LSB 8u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_RESET 0x0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_CACHE_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_other::shire_config.shire_id                      */
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_MSB 7u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_RESET 0x00u
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CONFIG_SHIRE_ID_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_other::thread1_disable                           */
/* Register template: M_shire_other::thread1_disable                       */
/* Field member: M_shire_other::thread1_disable.thread1_disable            */
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_MSB 31u
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_LSB 0u
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_WIDTH 32u
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_THREAD1_DISABLE_THREAD1_DISABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::shire_cache_build_config                  */
/* Register template: M_shire_other::shire_cache_build_config              */
/* Field member: M_shire_other::shire_cache_build_config.sc_l3_shires      */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_MSB 63u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_LSB 56u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_FIELD_MASK 0xff00000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_GET(x) \
   (((x) & 0xff00000000000000ull) >> 56)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_SET(x) \
   (((x) << 56) & 0xff00000000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_MODIFY(r, x) \
   ((((x) << 56) & 0xff00000000000000ull) | ((r) & 0x00ffffffffffffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_reqq_depth     */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_MSB 55u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_LSB 48u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_FIELD_MASK 0x00ff000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_GET(x) \
   (((x) & 0x00ff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_SET(x) \
   (((x) << 48) & 0x00ff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_MODIFY(r, x) \
   ((((x) << 48) & 0x00ff000000000000ull) | ((r) & 0xff00ffffffffffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_size_in_mb     */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_MSB 47u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_LSB 40u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_FIELD_MASK 0x0000ff0000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_banks          */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_MSB 39u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_LSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_FIELD_MASK 0x000000ff00000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_GET(x) \
   (((x) & 0x000000ff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_SET(x) \
   (((x) << 32) & 0x000000ff00000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_MODIFY(r, x) \
   ((((x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_sub_banks      */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_MSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_LSB 24u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_FIELD_MASK 0x00000000ff000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_ways           */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_MSB 23u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_LSB 16u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_FIELD_MASK 0x0000000000ff0000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: M_shire_other::shire_cache_build_config.sc_sets_per_sub_bank */
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_MSB 15u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_cache_revision_id                   */
/* Register template: M_shire_other::shire_cache_revision_id               */
/* Field member: M_shire_other::shire_cache_revision_id.sc_id              */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_MSB 47u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_LSB 40u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_FIELD_MASK 0x0000ff0000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_ID_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: M_shire_other::shire_cache_revision_id.sc_phy_id          */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_MSB 39u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_LSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_FIELD_MASK 0x000000ff00000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_GET(x) \
   (((x) & 0x000000ff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_SET(x) \
   (((x) << 32) & 0x000000ff00000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_MODIFY(r, x) \
   ((((x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: M_shire_other::shire_cache_revision_id.sc_revision_id_bank_3 */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_MSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_LSB 24u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_FIELD_MASK 0x00000000ff000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: M_shire_other::shire_cache_revision_id.sc_revision_id_bank_2 */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_MSB 23u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_LSB 16u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_FIELD_MASK 0x0000000000ff0000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: M_shire_other::shire_cache_revision_id.sc_revision_id_bank_1 */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_MSB 15u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_LSB 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_FIELD_MASK 0x000000000000ff00ull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: M_shire_other::shire_cache_revision_id.sc_revision_id_bank_0 */
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_MSB 7u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_other::ipi_redirect_filter                       */
/* Register template: M_shire_other::ipi_redirect_filter                   */
/* Field member: M_shire_other::ipi_redirect_filter.ipi_redirect_filter    */
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_MSB 63u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_LSB 0u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_WIDTH 64u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_other::ipi_trigger                               */
/* Register template: M_shire_other::ipi_trigger                           */
/* Field member: M_shire_other::ipi_trigger.ipi_trigger                    */
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_MSB 63u
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_LSB 0u
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_WIDTH 64u
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_TRIGGER_IPI_TRIGGER_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_other::ipi_trigger_clear                         */
/* Register template: M_shire_other::ipi_trigger_clear                     */
/* Field member: M_shire_other::ipi_trigger_clear.ipi_trigger_clear        */
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_MSB 63u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_LSB 0u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_WIDTH 64u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_READ_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_other::mtime_local_target                        */
/* Register template: M_shire_other::mtime_local_target                    */
/* Field member: M_shire_other::mtime_local_target.mtime_local_target      */
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_MSB 31u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_LSB 0u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_WIDTH 32u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_READ_ACCESS 1u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::shire_power_ctrl                          */
/* Register template: M_shire_other::shire_power_ctrl                      */
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_nsleep_neigh3 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_MSB 11u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_LSB 11u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_FIELD_MASK 0x0000000000000800ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_nsleep_neigh2 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_MSB 10u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_LSB 10u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_nsleep_neigh1 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_MSB 9u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_LSB 9u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_nsleep_neigh0 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_MSB 8u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_LSB 8u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_iso_neigh3 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_MSB 7u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_LSB 7u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_FIELD_MASK 0x0000000000000080ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_iso_neigh2 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_MSB 6u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_LSB 6u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_iso_neigh1 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_MSB 5u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_LSB 5u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_iso_neigh0 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_MSB 4u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_LSB 4u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_on_off_neigh3 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_MSB 3u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_LSB 3u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_on_off_neigh2 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_MSB 2u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_LSB 2u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_on_off_neigh1 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_MSB 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_LSB 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::shire_power_ctrl.shire_power_ctrl_on_off_neigh0 */
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_MSB 0u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_LSB 0u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::power_ctrl_neigh_nsleepin                 */
/* Register template: M_shire_other::power_ctrl_neigh_nsleepin             */
/* Field member: M_shire_other::power_ctrl_neigh_nsleepin.power_ctrl_neigh_nsleepin */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_MSB 31u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_LSB 0u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_WIDTH 32u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::power_ctrl_neigh_isolation                */
/* Register template: M_shire_other::power_ctrl_neigh_isolation            */
/* Field member: M_shire_other::power_ctrl_neigh_isolation.power_ctrl_neigh_isolation */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_MSB 31u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_LSB 0u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_WIDTH 32u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::power_ctrl_neigh_nsleepout                */
/* Register template: M_shire_other::power_ctrl_neigh_nsleepout            */
/* Field member: M_shire_other::power_ctrl_neigh_nsleepout.power_ctrl_neigh_nsleepout */
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_MSB 31u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_LSB 0u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_WIDTH 32u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_READ_ACCESS 1u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::thread0_disable                           */
/* Register template: M_shire_other::thread0_disable                       */
/* Field member: M_shire_other::thread0_disable.thread0_disable            */
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_MSB 31u
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_LSB 0u
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_WIDTH 32u
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_FIELD_MASK 0x00000000ffffffffull
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_SHIRE_OTHER_THREAD0_DISABLE_THREAD0_DISABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_shire_other::shire_error_log                           */
/* Register template: M_shire_other::shire_error_log                       */
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_logged3       */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_MSB 15u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_LSB 15u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_FIELD_MASK 0x0000000000008000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_logged2       */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_MSB 14u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_LSB 14u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_logged1       */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_MSB 13u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_LSB 13u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_logged0       */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_MSB 12u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_LSB 12u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_FIELD_MASK 0x0000000000001000ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_logged3        */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_MSB 11u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_LSB 11u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_FIELD_MASK 0x0000000000000800ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_logged2        */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_MSB 10u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_LSB 10u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_logged1        */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_MSB 9u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_LSB 9u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_logged0        */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_MSB 8u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_LSB 8u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_detected3     */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_MSB 7u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_LSB 7u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_FIELD_MASK 0x0000000000000080ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_detected2     */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_MSB 6u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_LSB 6u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_detected1     */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_MSB 5u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_LSB 5u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_other::shire_error_log.neigh_sc_err_detected0     */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_MSB 4u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_LSB 4u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_detected3      */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_MSB 3u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_LSB 3u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_detected2      */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_MSB 2u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_LSB 2u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_detected1      */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_MSB 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_LSB 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::shire_error_log.sc_bank_err_detected0      */
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_MSB 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_LSB 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_pll_auto_config                     */
/* Register template: M_shire_other::shire_pll_auto_config                 */
/* Field member: M_shire_other::shire_pll_auto_config.pclk_sel             */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_MSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_LSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK 0x0000000000018000ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_GET(x) \
   (((x) & 0x0000000000018000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_SET(x) \
   (((x) << 15) & 0x0000000000018000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000018000ull) | ((r) & 0xfffffffffffe7fffull))
/* Field member: M_shire_other::shire_pll_auto_config.lock_reset_disable   */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB 14u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB 14u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_pll_auto_config.reg_num              */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_MSB 13u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_LSB 10u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_FIELD_MASK 0x0000000000003c00ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_GET(x) \
   (((x) & 0x0000000000003c00ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_SET(x) \
   (((x) << 10) & 0x0000000000003c00ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_NUM_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000003c00ull) | ((r) & 0xffffffffffffc3ffull))
/* Field member: M_shire_other::shire_pll_auto_config.reg_first            */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_MSB 9u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_LSB 4u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_WIDTH 6u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK 0x00000000000003f0ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_GET(x) \
   (((x) & 0x00000000000003f0ull) >> 4)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_SET(x) \
   (((x) << 4) & 0x00000000000003f0ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000003f0ull) | ((r) & 0xfffffffffffffc0full))
/* Field member: M_shire_other::shire_pll_auto_config.write                */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_MSB 3u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_LSB 3u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_WRITE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_pll_auto_config.run                  */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_MSB 2u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_LSB 2u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::shire_pll_auto_config.enable               */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_MSB 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_LSB 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::shire_pll_auto_config.reset                */
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_MSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_PLL_AUTO_CONFIG_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_pll_config_data_0                   */
/* Register template: M_shire_other::shire_pll_config_data_0               */
/* Field member: M_shire_other::shire_pll_config_data_0.data3              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_MSB 63u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_LSB 48u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA3_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_0.data2              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_MSB 47u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_LSB 32u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA2_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_0.data1              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_MSB 31u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_LSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA1_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_pll_config_data_0.data0              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_MSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_0_DATA0_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_pll_config_data_1                   */
/* Register template: M_shire_other::shire_pll_config_data_1               */
/* Field member: M_shire_other::shire_pll_config_data_1.data7              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_MSB 63u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_LSB 48u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA7_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_1.data6              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_MSB 47u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_LSB 32u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA6_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_1.data5              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_MSB 31u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_LSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA5_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_pll_config_data_1.data4              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_MSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_1_DATA4_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_pll_config_data_2                   */
/* Register template: M_shire_other::shire_pll_config_data_2               */
/* Field member: M_shire_other::shire_pll_config_data_2.data11             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_MSB 63u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_LSB 48u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA11_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_2.data10             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_MSB 47u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_LSB 32u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA10_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_2.data9              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_MSB 31u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_LSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA9_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_pll_config_data_2.data8              */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_MSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_2_DATA8_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_pll_config_data_3                   */
/* Register template: M_shire_other::shire_pll_config_data_3               */
/* Field member: M_shire_other::shire_pll_config_data_3.data15             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_MSB 63u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_LSB 48u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA15_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_3.data14             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_MSB 47u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_LSB 32u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA14_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_pll_config_data_3.data13             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_MSB 31u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_LSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA13_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_pll_config_data_3.data12             */
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_MSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_CONFIG_DATA_3_DATA12_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_pll_read_data                       */
/* Register template: M_shire_other::shire_pll_read_data                   */
/* Field member: M_shire_other::shire_pll_read_data.locked                 */
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_MSB 17u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_LSB 17u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_LOCKED_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_other::shire_pll_read_data.busy                   */
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_MSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_LSB 16u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_BUSY_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_other::shire_pll_read_data.read_data              */
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_MSB 15u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_LSB 0u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_PLL_READ_DATA_READ_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_ctrl_clockmux                       */
/* Register template: M_shire_other::shire_ctrl_clockmux                   */
/* Field member: M_shire_other::shire_ctrl_clockmux.dll_muxsel             */
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_MSB 3u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_LSB 3u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_ctrl_clockmux.muxsel                 */
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_MSB 2u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_FIELD_MASK 0x0000000000000007ull
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_GET(x) \
   ((x) & 0x0000000000000007ull)
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_SET(x) \
   ((x) & 0x0000000000000007ull)
#define M_SHIRE_OTHER_SHIRE_CTRL_CLOCKMUX_MUXSEL_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: M_shire_other::shire_cache_ram_cfg1                      */
/* Register template: M_shire_other::shire_cache_ram_cfg1                  */
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_bc             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_MSB 35u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_LSB 33u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_FIELD_MASK 0x0000000e00000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_GET(x) \
   (((x) & 0x0000000e00000000ull) >> 33)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_SET(x) \
   (((x) << 33) & 0x0000000e00000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000e00000000ull) | ((r) & 0xfffffff1ffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_test_rnm       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_MSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_LSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_test1          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_MSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_LSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_FIELD_MASK 0x0000000080000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_GET(x) \
   (((x) & 0x0000000080000000ull) >> 31)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_wpulse         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_MSB 30u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_LSB 28u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_FIELD_MASK 0x0000000070000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_GET(x) \
   (((x) & 0x0000000070000000ull) >> 28)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_SET(x) \
   (((x) << 28) & 0x0000000070000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_MODIFY(r, x) \
   ((((x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_wa             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_MSB 27u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_LSB 25u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_FIELD_MASK 0x000000000e000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_GET(x) \
   (((x) & 0x000000000e000000ull) >> 25)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_SET(x) \
   (((x) << 25) & 0x000000000e000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_MODIFY(r, x) \
   ((((x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_ra             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_MSB 24u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_LSB 23u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_FIELD_MASK 0x0000000001800000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_GET(x) \
   (((x) & 0x0000000001800000ull) >> 23)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_SET(x) \
   (((x) << 23) & 0x0000000001800000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_MODIFY(r, x) \
   ((((x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_rm             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_MSB 22u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_LSB 19u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_FIELD_MASK 0x0000000000780000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_GET(x) \
   (((x) & 0x0000000000780000ull) >> 19)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_SET(x) \
   (((x) << 19) & 0x0000000000780000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbt_rme            */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_MSB 18u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_LSB 18u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_bc             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_MSB 17u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_LSB 15u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_FIELD_MASK 0x0000000000038000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_GET(x) \
   (((x) & 0x0000000000038000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_SET(x) \
   (((x) << 15) & 0x0000000000038000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_test_rnm       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_MSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_LSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_test1          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_MSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_LSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_wpulse         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_MSB 12u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_LSB 10u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_GET(x) \
   (((x) & 0x0000000000001c00ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_SET(x) \
   (((x) << 10) & 0x0000000000001c00ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_wa             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_MSB 9u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_LSB 7u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_FIELD_MASK 0x0000000000000380ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_GET(x) \
   (((x) & 0x0000000000000380ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_SET(x) \
   (((x) << 7) & 0x0000000000000380ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_ra             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_MSB 6u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_LSB 5u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_FIELD_MASK 0x0000000000000060ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_GET(x) \
   (((x) & 0x0000000000000060ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_SET(x) \
   (((x) << 5) & 0x0000000000000060ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_rm             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_MSB 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_LSB 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_FIELD_MASK 0x000000000000001eull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_GET(x) \
   (((x) & 0x000000000000001eull) >> 1)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_SET(x) \
   (((x) << 1) & 0x000000000000001eull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_MODIFY(r, x) \
   ((((x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: M_shire_other::shire_cache_ram_cfg1.sc_mbs_rme            */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_MSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_cache_ram_cfg2                      */
/* Register template: M_shire_other::shire_cache_ram_cfg2                  */
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_bc             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_MSB 17u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_LSB 15u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_FIELD_MASK 0x0000000000038000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_GET(x) \
   (((x) & 0x0000000000038000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_SET(x) \
   (((x) << 15) & 0x0000000000038000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_test_rnm       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_MSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_LSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_test1          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_MSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_LSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_wpulse         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_MSB 12u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_LSB 10u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_GET(x) \
   (((x) & 0x0000000000001c00ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_SET(x) \
   (((x) << 10) & 0x0000000000001c00ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_wa             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_MSB 9u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_LSB 7u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_FIELD_MASK 0x0000000000000380ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_GET(x) \
   (((x) & 0x0000000000000380ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_SET(x) \
   (((x) << 7) & 0x0000000000000380ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_ra             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_MSB 6u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_LSB 5u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_FIELD_MASK 0x0000000000000060ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_GET(x) \
   (((x) & 0x0000000000000060ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_SET(x) \
   (((x) << 5) & 0x0000000000000060ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_rm             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_MSB 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_LSB 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_FIELD_MASK 0x000000000000001eull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_GET(x) \
   (((x) & 0x000000000000001eull) >> 1)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_SET(x) \
   (((x) << 1) & 0x000000000000001eull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_MODIFY(r, x) \
   ((((x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: M_shire_other::shire_cache_ram_cfg2.sc_mbd_rme            */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_MSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_cache_ram_cfg3                      */
/* Register template: M_shire_other::shire_cache_ram_cfg3                  */
/* Field member: M_shire_other::shire_cache_ram_cfg3.shire_cache_ram_cfg3  */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_MSB 63u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_WIDTH 64u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_other::shire_cache_ram_cfg4                      */
/* Register template: M_shire_other::shire_cache_ram_cfg4                  */
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_bc          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_MSB 53u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_LSB 51u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_FIELD_MASK 0x0038000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_GET(x) \
   (((x) & 0x0038000000000000ull) >> 51)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_SET(x) \
   (((x) << 51) & 0x0038000000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_MODIFY(r, x) \
   ((((x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_test_rnm    */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_MSB 50u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_LSB 50u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_FIELD_MASK 0x0004000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_GET(x) \
   (((x) & 0x0004000000000000ull) >> 50)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_SET(x) \
   (((x) << 50) & 0x0004000000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_MODIFY(r, x) \
   ((((x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_test1       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_MSB 49u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_LSB 49u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_FIELD_MASK 0x0002000000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_GET(x) \
   (((x) & 0x0002000000000000ull) >> 49)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_SET(x) \
   (((x) << 49) & 0x0002000000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_MODIFY(r, x) \
   ((((x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_wpulse      */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_MSB 48u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_LSB 46u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_FIELD_MASK 0x0001c00000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_GET(x) \
   (((x) & 0x0001c00000000000ull) >> 46)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_SET(x) \
   (((x) << 46) & 0x0001c00000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_MODIFY(r, x) \
   ((((x) << 46) & 0x0001c00000000000ull) | ((r) & 0xfffe3fffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_wa          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_MSB 45u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_LSB 43u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_FIELD_MASK 0x0000380000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_GET(x) \
   (((x) & 0x0000380000000000ull) >> 43)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_SET(x) \
   (((x) << 43) & 0x0000380000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_MODIFY(r, x) \
   ((((x) << 43) & 0x0000380000000000ull) | ((r) & 0xffffc7ffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_ra          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_MSB 42u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_LSB 41u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_FIELD_MASK 0x0000060000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_GET(x) \
   (((x) & 0x0000060000000000ull) >> 41)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_SET(x) \
   (((x) << 41) & 0x0000060000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_MODIFY(r, x) \
   ((((x) << 41) & 0x0000060000000000ull) | ((r) & 0xfffff9ffffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_1p_rm          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_MSB 40u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_LSB 37u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_FIELD_MASK 0x000001e000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_GET(x) \
   (((x) & 0x000001e000000000ull) >> 37)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_SET(x) \
   (((x) << 37) & 0x000001e000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_MODIFY(r, x) \
   ((((x) << 37) & 0x000001e000000000ull) | ((r) & 0xfffffe1fffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbt_1p_rme         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_MSB 36u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_LSB 36u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_FIELD_MASK 0x0000001000000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_bc          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_MSB 35u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_LSB 33u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_FIELD_MASK 0x0000000e00000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_GET(x) \
   (((x) & 0x0000000e00000000ull) >> 33)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_SET(x) \
   (((x) << 33) & 0x0000000e00000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000e00000000ull) | ((r) & 0xfffffff1ffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_test_rnm    */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_MSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_LSB 32u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_FIELD_MASK 0x0000000100000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_test1       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_MSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_LSB 31u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_FIELD_MASK 0x0000000080000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_GET(x) \
   (((x) & 0x0000000080000000ull) >> 31)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_wpulse      */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_MSB 30u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_LSB 28u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_FIELD_MASK 0x0000000070000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_GET(x) \
   (((x) & 0x0000000070000000ull) >> 28)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_SET(x) \
   (((x) << 28) & 0x0000000070000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_MODIFY(r, x) \
   ((((x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_wa          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_MSB 27u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_LSB 25u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_FIELD_MASK 0x000000000e000000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_GET(x) \
   (((x) & 0x000000000e000000ull) >> 25)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_SET(x) \
   (((x) << 25) & 0x000000000e000000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_MODIFY(r, x) \
   ((((x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_ra          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_MSB 24u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_LSB 23u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_FIELD_MASK 0x0000000001800000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_GET(x) \
   (((x) & 0x0000000001800000ull) >> 23)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_SET(x) \
   (((x) << 23) & 0x0000000001800000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_MODIFY(r, x) \
   ((((x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbr_2p_rm          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_MSB 22u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_LSB 19u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_FIELD_MASK 0x0000000000780000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_GET(x) \
   (((x) & 0x0000000000780000ull) >> 19)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_SET(x) \
   (((x) << 19) & 0x0000000000780000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbt_2p_rme         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_MSB 18u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_LSB 18u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_bc             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_MSB 17u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_LSB 15u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_FIELD_MASK 0x0000000000038000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_GET(x) \
   (((x) & 0x0000000000038000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_SET(x) \
   (((x) << 15) & 0x0000000000038000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_test_rnm       */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_MSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_LSB 14u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_test1          */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_MSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_LSB 13u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_wpulse         */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_MSB 12u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_LSB 10u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_GET(x) \
   (((x) & 0x0000000000001c00ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_SET(x) \
   (((x) << 10) & 0x0000000000001c00ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_wa             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_MSB 9u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_LSB 7u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_FIELD_MASK 0x0000000000000380ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_GET(x) \
   (((x) & 0x0000000000000380ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_SET(x) \
   (((x) << 7) & 0x0000000000000380ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_ra             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_MSB 6u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_LSB 5u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_FIELD_MASK 0x0000000000000060ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_GET(x) \
   (((x) & 0x0000000000000060ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_SET(x) \
   (((x) << 5) & 0x0000000000000060ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_rm             */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_MSB 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_LSB 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_WIDTH 4u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_FIELD_MASK 0x000000000000001eull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_GET(x) \
   (((x) & 0x000000000000001eull) >> 1)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_SET(x) \
   (((x) << 1) & 0x000000000000001eull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_MODIFY(r, x) \
   ((((x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: M_shire_other::shire_cache_ram_cfg4.sc_mbi_rme            */
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_MSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_noc_interrupt_status                */
/* Register template: M_shire_other::shire_noc_interrupt_status            */
/* Field member: M_shire_other::shire_noc_interrupt_status.dbg_noc_ns_utsoc_interrupt_defer_sho_dn */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_MSB 20u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_LSB 20u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_FIELD_MASK 0x0000000000100000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.dbg_noc_ns_utsoc_interrupt_defer_15_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_MSB 19u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_LSB 19u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_FIELD_MASK 0x0000000000080000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sib_tosys_sh0_m */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_MSB 18u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_LSB 18u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_FIELD_MASK 0x0000000000040000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sib_tol3_sh0_m */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_MSB 17u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_LSB 17u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_sb_s */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_MSB 16u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_LSB 16u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3d_s */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_MSB 15u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_LSB 15u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_FIELD_MASK 0x0000000000008000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_GET(x) \
   (((x) & 0x0000000000008000ull) >> 15)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_SET(x) \
   (((x) << 15) & 0x0000000000008000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_MODIFY(r, x) \
   ((((x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3c_s */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_MSB 14u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_LSB 14u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_FIELD_MASK 0x0000000000004000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_GET(x) \
   (((x) & 0x0000000000004000ull) >> 14)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_SET(x) \
   (((x) << 14) & 0x0000000000004000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_MODIFY(r, x) \
   ((((x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3b_s */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_MSB 13u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_LSB 13u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3_s */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_MSB 12u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_LSB 12u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_FIELD_MASK 0x0000000000001000ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_GET(x) \
   (((x) & 0x0000000000001000ull) >> 12)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_SET(x) \
   (((x) << 12) & 0x0000000000001000ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_MODIFY(r, x) \
   ((((x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3d_m */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_MSB 11u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_LSB 11u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_FIELD_MASK 0x0000000000000800ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_GET(x) \
   (((x) & 0x0000000000000800ull) >> 11)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_SET(x) \
   (((x) << 11) & 0x0000000000000800ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3c_m */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_MSB 10u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_LSB 10u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3b_m */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_MSB 9u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_LSB 9u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_8_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_MSB 8u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_LSB 8u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_7_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_MSB 7u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_LSB 7u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_FIELD_MASK 0x0000000000000080ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_6_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_MSB 6u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_LSB 6u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_5_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_MSB 5u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_LSB 5u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_4_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_MSB 4u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_LSB 4u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_3_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_MSB 3u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_LSB 3u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_2_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_MSB 2u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_LSB 2u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_1_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_MSB 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_LSB 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::shire_noc_interrupt_status.noc_ns_interrupt_defer_0_9 */
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_MSB 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_LSB 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_dll_auto_config                     */
/* Register template: M_shire_other::shire_dll_auto_config                 */
/* Field member: M_shire_other::shire_dll_auto_config.dll_enable           */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_MSB 13u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_LSB 13u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_FIELD_MASK 0x0000000000002000ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_GET(x) \
   (((x) & 0x0000000000002000ull) >> 13)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_SET(x) \
   (((x) << 13) & 0x0000000000002000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: M_shire_other::shire_dll_auto_config.pclk_sel             */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_MSB 12u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_LSB 11u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_WIDTH 2u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK 0x0000000000001800ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_GET(x) \
   (((x) & 0x0000000000001800ull) >> 11)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_SET(x) \
   (((x) << 11) & 0x0000000000001800ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_MODIFY(r, x) \
   ((((x) << 11) & 0x0000000000001800ull) | ((r) & 0xffffffffffffe7ffull))
/* Field member: M_shire_other::shire_dll_auto_config.lock_reset_disable   */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB 10u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB 10u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_other::shire_dll_auto_config.reg_num              */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_MSB 9u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_LSB 7u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_FIELD_MASK 0x0000000000000380ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_GET(x) \
   (((x) & 0x0000000000000380ull) >> 7)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_SET(x) \
   (((x) << 7) & 0x0000000000000380ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_NUM_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: M_shire_other::shire_dll_auto_config.reg_first            */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_MSB 6u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_LSB 4u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_WIDTH 3u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK 0x0000000000000070ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_GET(x) \
   (((x) & 0x0000000000000070ull) >> 4)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_SET(x) \
   (((x) << 4) & 0x0000000000000070ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: M_shire_other::shire_dll_auto_config.write                */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_MSB 3u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_LSB 3u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_WRITE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::shire_dll_auto_config.run                  */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_MSB 2u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_LSB 2u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::shire_dll_auto_config.enable               */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_MSB 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_LSB 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::shire_dll_auto_config.reset                */
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_MSB 0u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_LSB 0u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_SHIRE_DLL_AUTO_CONFIG_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_dll_config_data_0                   */
/* Register template: M_shire_other::shire_dll_config_data_0               */
/* Field member: M_shire_other::shire_dll_config_data_0.data3              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_MSB 63u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_LSB 48u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA3_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_dll_config_data_0.data2              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_MSB 47u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_LSB 32u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA2_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_dll_config_data_0.data1              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_MSB 31u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_LSB 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA1_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_dll_config_data_0.data0              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_MSB 15u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_LSB 0u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_0_DATA0_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_dll_config_data_1                   */
/* Register template: M_shire_other::shire_dll_config_data_1               */
/* Field member: M_shire_other::shire_dll_config_data_1.data7              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_MSB 63u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_LSB 48u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_FIELD_MASK 0xffff000000000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_GET(x) \
   (((x) & 0xffff000000000000ull) >> 48)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_SET(x) \
   (((x) << 48) & 0xffff000000000000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA7_MODIFY(r, x) \
   ((((x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: M_shire_other::shire_dll_config_data_1.data6              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_MSB 47u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_LSB 32u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_FIELD_MASK 0x0000ffff00000000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA6_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: M_shire_other::shire_dll_config_data_1.data5              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_MSB 31u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_LSB 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_FIELD_MASK 0x00000000ffff0000ull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA5_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: M_shire_other::shire_dll_config_data_1.data4              */
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_MSB 15u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_LSB 0u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_CONFIG_DATA_1_DATA4_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::shire_dll_read_data                       */
/* Register template: M_shire_other::shire_dll_read_data                   */
/* Field member: M_shire_other::shire_dll_read_data.locked                 */
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_MSB 17u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_LSB 17u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_FIELD_MASK 0x0000000000020000ull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_LOCKED_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_shire_other::shire_dll_read_data.busy                   */
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_MSB 16u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_LSB 16u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_WIDTH 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_FIELD_MASK 0x0000000000010000ull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_GET(x) \
   (((x) & 0x0000000000010000ull) >> 16)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_SET(x) \
   (((x) << 16) & 0x0000000000010000ull)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_BUSY_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: M_shire_other::shire_dll_read_data.read_data              */
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_MSB 15u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_LSB 0u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_WIDTH 16u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_WRITE_ACCESS 0u
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_FIELD_MASK 0x000000000000ffffull
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define M_SHIRE_OTHER_SHIRE_DLL_READ_DATA_READ_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: M_shire_other::icache_mprefetch                          */
/* Register template: M_shire_other::icache_mprefetch                      */
/* Field member: M_shire_other::icache_mprefetch.en_mmask                  */
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_MSB 51u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_LSB 48u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_WIDTH 4u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_READ_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_FIELD_MASK 0x000f000000000000ull
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_GET(x) \
   (((x) & 0x000f000000000000ull) >> 48)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_SET(x) \
   (((x) << 48) & 0x000f000000000000ull)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_EN_MMASK_MODIFY(r, x) \
   ((((x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: M_shire_other::icache_mprefetch.start_maddr               */
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_MSB 47u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_LSB 6u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_WIDTH 42u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_READ_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_START_MADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: M_shire_other::icache_mprefetch.num_mlines                */
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_MSB 5u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_LSB 0u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_WIDTH 6u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_READ_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_FIELD_MASK 0x000000000000003full
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_GET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_SET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_OTHER_ICACHE_MPREFETCH_NUM_MLINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: M_shire_other::clk_gate_ctrl                             */
/* Register template: M_shire_other::clk_gate_ctrl                         */
/* Field member: M_shire_other::clk_gate_ctrl.neighs_clock_gate_disable    */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_MSB 10u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_LSB 7u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_WIDTH 4u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000780ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000780ull) >> 7)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 7) & 0x0000000000000780ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000780ull) | ((r) & 0xfffffffffffff87full))
/* Field member: M_shire_other::clk_gate_ctrl.min_frontend_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_MSB 6u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_LSB 6u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000040ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_shire_other::clk_gate_ctrl.min_rbox_clock_gate_disable  */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_MSB 5u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_LSB 5u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000020ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_shire_other::clk_gate_ctrl.min_dcache_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_MSB 4u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_LSB 4u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000010ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_shire_other::clk_gate_ctrl.min_vputrans_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_MSB 3u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_LSB 3u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::clk_gate_ctrl.min_vputima_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_MSB 2u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_LSB 2u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::clk_gate_ctrl.min_vpulane_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_MSB 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_LSB 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::clk_gate_ctrl.min_intpipe_clock_gate_disable */
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_MSB 0u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_LSB 0u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_WIDTH 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::shire_channel_eco_ctl                     */
/* Register template: M_shire_other::shire_channel_eco_ctl                 */
/* Field member: M_shire_other::shire_channel_eco_ctl.shire_channel_eco_ctl */
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_MSB 7u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_LSB 0u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_WIDTH 8u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_READ_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_other::esr_clk_dly_ctl                           */
/* Register template: M_shire_other::esr_clk_dly_ctl                       */
/* Field member: M_shire_other::esr_clk_dly_ctl.sel_taps_feedback_shire    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_MSB 35u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_LSB 30u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_FIELD_MASK 0x0000000fc0000000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_GET(x) \
   (((x) & 0x0000000fc0000000ull) >> 30)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_SET(x) \
   (((x) << 30) & 0x0000000fc0000000ull)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: M_shire_other::esr_clk_dly_ctl.sel_taps_feedback_neigh    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_MSB 29u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_LSB 24u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_FIELD_MASK 0x000000003f000000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_GET(x) \
   (((x) & 0x000000003f000000ull) >> 24)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_SET(x) \
   (((x) << 24) & 0x000000003f000000ull)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_MODIFY(r, x) \
   ((((x) << 24) & 0x000000003f000000ull) | ((r) & 0xffffffffc0ffffffull))
/* Field member: M_shire_other::esr_clk_dly_ctl.neigh_3                    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_MSB 23u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_LSB 18u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_FIELD_MASK 0x0000000000fc0000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_GET(x) \
   (((x) & 0x0000000000fc0000ull) >> 18)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_SET(x) \
   (((x) << 18) & 0x0000000000fc0000ull)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_3_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: M_shire_other::esr_clk_dly_ctl.neigh_2                    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_MSB 17u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_LSB 12u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_FIELD_MASK 0x000000000003f000ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_GET(x) \
   (((x) & 0x000000000003f000ull) >> 12)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_SET(x) \
   (((x) << 12) & 0x000000000003f000ull)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_2_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: M_shire_other::esr_clk_dly_ctl.neigh_1                    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_MSB 11u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_LSB 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_FIELD_MASK 0x0000000000000fc0ull
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_GET(x) \
   (((x) & 0x0000000000000fc0ull) >> 6)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_SET(x) \
   (((x) << 6) & 0x0000000000000fc0ull)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_1_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: M_shire_other::esr_clk_dly_ctl.neigh_0                    */
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_MSB 5u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_LSB 0u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_WIDTH 6u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_FIELD_MASK 0x000000000000003full
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_GET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_SET(x) \
   ((x) & 0x000000000000003full)
#define M_SHIRE_OTHER_ESR_CLK_DLY_CTL_NEIGH_0_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: M_shire_other::esr_dll_dly_est_ctl                       */
/* Register template: M_shire_other::esr_dll_dly_est_ctl                   */
/* Field member: M_shire_other::esr_dll_dly_est_ctl.enable                 */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_MSB 10u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_LSB 10u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_FIELD_MASK 0x0000000000000400ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_GET(x) \
   (((x) & 0x0000000000000400ull) >> 10)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_SET(x) \
   (((x) << 10) & 0x0000000000000400ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: M_shire_other::esr_dll_dly_est_ctl.init                   */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_MSB 9u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_LSB 9u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_FIELD_MASK 0x0000000000000200ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_INIT_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: M_shire_other::esr_dll_dly_est_ctl.start                  */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_MSB 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_LSB 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_FIELD_MASK 0x0000000000000100ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_START_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_shire_other::esr_dll_dly_est_ctl.txn                    */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_MSB 7u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_LSB 0u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_WIDTH 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_FIELD_MASK 0x00000000000000ffull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_GET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_SET(x) \
   ((x) & 0x00000000000000ffull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_CTL_TXN_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: M_shire_other::esr_dll_dly_est_sts                       */
/* Register template: M_shire_other::esr_dll_dly_est_sts                   */
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_3_err            */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_MSB 35u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_LSB 28u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_WIDTH 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_FIELD_MASK 0x0000000ff0000000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_GET(x) \
   (((x) & 0x0000000ff0000000ull) >> 28)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_SET(x) \
   (((x) << 28) & 0x0000000ff0000000ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_MODIFY(r, x) \
   ((((x) << 28) & 0x0000000ff0000000ull) | ((r) & 0xfffffff00fffffffull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_2_err            */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_MSB 27u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_LSB 20u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_WIDTH 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_FIELD_MASK 0x000000000ff00000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_GET(x) \
   (((x) & 0x000000000ff00000ull) >> 20)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_SET(x) \
   (((x) << 20) & 0x000000000ff00000ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_MODIFY(r, x) \
   ((((x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_1_err            */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_MSB 19u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_LSB 12u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_WIDTH 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_FIELD_MASK 0x00000000000ff000ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_GET(x) \
   (((x) & 0x00000000000ff000ull) >> 12)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_SET(x) \
   (((x) << 12) & 0x00000000000ff000ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00000000000ff000ull) | ((r) & 0xfffffffffff00fffull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_0_err            */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_MSB 11u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_LSB 4u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_WIDTH 8u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_FIELD_MASK 0x0000000000000ff0ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_GET(x) \
   (((x) & 0x0000000000000ff0ull) >> 4)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_SET(x) \
   (((x) << 4) & 0x0000000000000ff0ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000ff0ull) | ((r) & 0xfffffffffffff00full))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_3_done           */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_MSB 3u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_LSB 3u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_FIELD_MASK 0x0000000000000008ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_2_done           */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_MSB 2u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_LSB 2u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_FIELD_MASK 0x0000000000000004ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_1_done           */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_MSB 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_LSB 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_FIELD_MASK 0x0000000000000002ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_shire_other::esr_dll_dly_est_sts.neigh_0_done           */
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_MSB 0u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_LSB 0u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_WIDTH 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_READ_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_FIELD_MASK 0x0000000000000001ull
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_SHIRE_OTHER_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_shire_other::UC_Broadcast_Data_M                       */
/* Register template: M_shire_other::UC_Broadcast_Data_M                   */
/* Field member: M_shire_other::UC_Broadcast_Data_M.UCBroadcast_Data       */
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_MSB 63u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_LSB 0u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_WIDTH 64u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_READ_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_RESET 0x0000000000000000ull
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_FIELD_MASK 0xffffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_SHIRE_OTHER_UC_BROADCAST_DATA_M_UCBROADCAST_DATA_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_shire_other::UC_Broadcast_Ctrl_M                       */
/* Register template: M_shire_other::UC_Broadcast_Ctrl_M                   */
/* Field member: M_shire_other::UC_Broadcast_Ctrl_M.UCBroadcast_Ctrl       */
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_MSB 58u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_LSB 0u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_WIDTH 59u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_READ_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_WRITE_ACCESS 1u
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_RESET 0x000000000000000ull
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_FIELD_MASK 0x07ffffffffffffffull
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_GET(x) \
   ((x) & 0x07ffffffffffffffull)
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_SET(x) \
   ((x) & 0x07ffffffffffffffull)
#define M_SHIRE_OTHER_UC_BROADCAST_CTRL_M_UCBROADCAST_CTRL_MODIFY(r, x) \
   (((x) & 0x07ffffffffffffffull) | ((r) & 0xf800000000000000ull))

/* Addressmap type: M_memshire                                             */
/* Addressmap template: memshire_t                                         */
#define M_MEMSHIRE_SIZE 0x2c0u
#define M_MEMSHIRE_BYTE_SIZE 0x2c0u
/* Group member: memshire_t.ddrc_esr                                       */
/* Group type referenced: M_ddr_controller                                 */
/* Group template referenced: M_ddr_controller                             */
#define M_MEMSHIRE_DDRC_ESR_OFFSET 0x200ul
#define M_MEMSHIRE_DDRC_ESR_BYTE_OFFSET 0x200ul
#define M_MEMSHIRE_DDRC_ESR_READ_ACCESS 1u
#define M_MEMSHIRE_DDRC_ESR_WRITE_ACCESS 1u

/* Group type: M_ddr_controller                                            */
/* Group template: M_ddr_controller                                        */
#define M_DDR_CONTROLLER_SIZE 0xc0u
#define M_DDR_CONTROLLER_BYTE_SIZE 0xc0u
/* Register member: M_ddr_controller.ddrc_scratch                          */
/* Register type referenced: M_ddr_controller::ddrc_scratch                */
/* Register template referenced: M_ddr_controller::ddrc_scratch            */
#define M_DDR_CONTROLLER_DDRC_SCRATCH_OFFSET 0x70ul
#define M_DDR_CONTROLLER_DDRC_SCRATCH_BYTE_OFFSET 0x70ul
#define M_DDR_CONTROLLER_DDRC_SCRATCH_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_SCRATCH_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_ctl_status               */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_ctl_status     */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_ctl_status */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_OFFSET 0x80ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_BYTE_OFFSET 0x80ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_RESET_MASK 0xffffffc080000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_WRITE_MASK 0x0000003f7fffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_cyc_cntr                 */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_cyc_cntr       */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_cyc_cntr   */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_OFFSET 0x88ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_BYTE_OFFSET 0x88ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p0_cntr                  */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p0_cntr        */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p0_cntr    */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_OFFSET 0x90ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_BYTE_OFFSET 0x90ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p1_cntr                  */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p1_cntr        */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p1_cntr    */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_OFFSET 0x98ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_BYTE_OFFSET 0x98ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_RESET_MASK 0xffffff0000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p0_qual                  */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p0_qual        */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p0_qual    */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_OFFSET 0xa0ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_BYTE_OFFSET 0xa0ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p1_qual                  */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p1_qual        */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p1_qual    */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_OFFSET 0xa8ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_BYTE_OFFSET 0xa8ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p0_qual2                 */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p0_qual2       */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p0_qual2   */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_OFFSET 0xb0ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_BYTE_OFFSET 0xb0ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_RESET_MASK 0xffffffff00000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_WRITE_MASK 0x00000000ffffffffull
/* Register member: M_ddr_controller.ddrc_perfmon_p1_qual2                 */
/* Register type referenced: M_ddr_controller::ddrc_perfmon_p1_qual2       */
/* Register template referenced: M_ddr_controller::ddrc_perfmon_p1_qual2   */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_OFFSET 0xb8ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_BYTE_OFFSET 0xb8ul
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_RESET_VALUE 0x0000000000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_RESET_MASK 0xffffffff00000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_READ_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_WRITE_MASK 0x00000000ffffffffull

/* Register type: M_ddr_controller::ddrc_scratch                           */
/* Register template: M_ddr_controller::ddrc_scratch                       */
/* Field member: M_ddr_controller::ddrc_scratch.ddrc_scratch               */
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_MSB 63u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_LSB 0u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_WIDTH 64u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_FIELD_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_SCRATCH_DDRC_SCRATCH_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_ddr_controller::ddrc_perfmon_ctl_status                */
/* Register template: M_ddr_controller::ddrc_perfmon_ctl_status            */
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_so           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_MSB 37u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_LSB 37u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK 0x0000002000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_GET(x) \
   (((x) & 0x0000002000000000ull) >> 37)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_SET(x) \
   (((x) << 37) & 0x0000002000000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SO_MODIFY(r, x) \
   ((((x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_sa           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_MSB 36u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_LSB 36u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK 0x0000001000000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_SA_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_so           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_MSB 35u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_LSB 35u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK 0x0000000800000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SO_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_sa           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_MSB 34u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_LSB 34u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK 0x0000000400000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_SA_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_so          */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_MSB 33u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_LSB 33u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_FIELD_MASK 0x0000000200000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SO_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_sa          */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_MSB 32u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_LSB 32u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_FIELD_MASK 0x0000000100000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_SA_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.ao              */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_MSB 30u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_LSB 30u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_FIELD_MASK 0x0000000040000000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_AO_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_mode         */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_MSB 29u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_LSB 22u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_WIDTH 8u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK 0x000000003fc00000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_GET(x) \
   (((x) & 0x000000003fc00000ull) >> 22)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_SET(x) \
   (((x) << 22) & 0x000000003fc00000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_MODE_MODIFY(r, x) \
   ((((x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_e            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_MSB 21u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_LSB 21u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_FIELD_MASK 0x0000000000200000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_GET(x) \
   (((x) & 0x0000000000200000ull) >> 21)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_SET(x) \
   (((x) << 21) & 0x0000000000200000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_E_MODIFY(r, x) \
   ((((x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_i            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_MSB 20u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_LSB 20u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_FIELD_MASK 0x0000000000100000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_I_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_ocycl        */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_MSB 19u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_LSB 19u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_FIELD_MASK 0x0000000000080000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_r            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_MSB 18u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_LSB 18u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_FIELD_MASK 0x0000000000040000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_R_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p1_s            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_MSB 17u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_LSB 17u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_FIELD_MASK 0x0000000000020000ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P1_S_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_mode         */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_MSB 16u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_LSB 9u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_WIDTH 8u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK 0x000000000001fe00ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_GET(x) \
   (((x) & 0x000000000001fe00ull) >> 9)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_SET(x) \
   (((x) << 9) & 0x000000000001fe00ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_MODE_MODIFY(r, x) \
   ((((x) << 9) & 0x000000000001fe00ull) | ((r) & 0xfffffffffffe01ffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_e            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_MSB 8u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_LSB 8u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_FIELD_MASK 0x0000000000000100ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_E_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_i            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_MSB 7u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_LSB 7u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_FIELD_MASK 0x0000000000000080ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_I_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_ocycl        */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_MSB 6u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_LSB 6u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_FIELD_MASK 0x0000000000000040ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_r            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_MSB 5u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_LSB 5u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_FIELD_MASK 0x0000000000000020ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_R_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.p0_s            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_MSB 4u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_LSB 4u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_FIELD_MASK 0x0000000000000010ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_P0_S_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_i           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_MSB 3u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_LSB 3u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_FIELD_MASK 0x0000000000000008ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_I_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_ocycl       */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_MSB 2u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_LSB 2u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_FIELD_MASK 0x0000000000000004ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_r           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_MSB 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_LSB 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_FIELD_MASK 0x0000000000000002ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_R_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: M_ddr_controller::ddrc_perfmon_ctl_status.cyc_s           */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_MSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_WIDTH 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_FIELD_MASK 0x0000000000000001ull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_GET(x) \
   ((x) & 0x0000000000000001ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_SET(x) \
   ((x) & 0x0000000000000001ull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CTL_STATUS_CYC_S_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: M_ddr_controller::ddrc_perfmon_cyc_cntr                  */
/* Register template: M_ddr_controller::ddrc_perfmon_cyc_cntr              */
/* Field member: M_ddr_controller::ddrc_perfmon_cyc_cntr.cyc_cntr          */
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_MSB 39u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_WIDTH 40u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: M_ddr_controller::ddrc_perfmon_p0_cntr                   */
/* Register template: M_ddr_controller::ddrc_perfmon_p0_cntr               */
/* Field member: M_ddr_controller::ddrc_perfmon_p0_cntr.p0_cntr            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_MSB 39u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_WIDTH 40u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_CNTR_P0_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: M_ddr_controller::ddrc_perfmon_p1_cntr                   */
/* Register template: M_ddr_controller::ddrc_perfmon_p1_cntr               */
/* Field member: M_ddr_controller::ddrc_perfmon_p1_cntr.p1_cntr            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_MSB 39u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_WIDTH 40u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_FIELD_MASK 0x000000ffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_CNTR_P1_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: M_ddr_controller::ddrc_perfmon_p0_qual                   */
/* Register template: M_ddr_controller::ddrc_perfmon_p0_qual               */
/* Field member: M_ddr_controller::ddrc_perfmon_p0_qual.p0_qual            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_MSB 63u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_WIDTH 64u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_FIELD_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL_P0_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_ddr_controller::ddrc_perfmon_p1_qual                   */
/* Register template: M_ddr_controller::ddrc_perfmon_p1_qual               */
/* Field member: M_ddr_controller::ddrc_perfmon_p1_qual.p1_qual            */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_MSB 63u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_WIDTH 64u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_FIELD_MASK 0xffffffffffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL_P1_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: M_ddr_controller::ddrc_perfmon_p0_qual2                  */
/* Register template: M_ddr_controller::ddrc_perfmon_p0_qual2              */
/* Field member: M_ddr_controller::ddrc_perfmon_p0_qual2.p0_qual2          */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_MSB 31u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_WIDTH 32u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_FIELD_MASK 0x00000000ffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: M_ddr_controller::ddrc_perfmon_p1_qual2                  */
/* Register template: M_ddr_controller::ddrc_perfmon_p1_qual2              */
/* Field member: M_ddr_controller::ddrc_perfmon_p1_qual2.p1_qual2          */
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_MSB 31u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_LSB 0u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_WIDTH 32u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_READ_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_WRITE_ACCESS 1u
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_FIELD_MASK 0x00000000ffffffffull
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define M_DDR_CONTROLLER_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Addressmap type: M_ioshire                                              */
/* Addressmap template: ioshire_t                                          */
#define M_IOSHIRE_SIZE 0x360000ul
#define M_IOSHIRE_BYTE_SIZE 0x360000ul
/* Addressmap member: ioshire_t.rvtimer                                    */
/* Addressmap type referenced: M_rvtimer                                   */
/* Addressmap template referenced: M_rvtimer                               */
#define M_IOSHIRE_RVTIMER_OFFSET 0x0ul
#define M_IOSHIRE_RVTIMER_BYTE_OFFSET 0x0ul
#define M_IOSHIRE_RVTIMER_READ_ACCESS 1u
#define M_IOSHIRE_RVTIMER_WRITE_ACCESS 1u
/* Group member: ioshire_t.bank                                            */
/* Group type referenced: M_shire_bank                                     */
/* Group template referenced: M_shire_bank                                 */
#define M_IOSHIRE_BANK_OFFSET 0x300000ul
#define M_IOSHIRE_BANK_BYTE_OFFSET 0x300000ul
#define M_IOSHIRE_BANK_READ_ACCESS 1u
#define M_IOSHIRE_BANK_WRITE_ACCESS 1u
/* Group member: ioshire_t.bankB                                           */
/* Group type referenced: M_shire_bank                                     */
/* Group template referenced: M_shire_bank                                 */
#define M_IOSHIRE_BANKB_OFFSET 0x31e000ul
#define M_IOSHIRE_BANKB_BYTE_OFFSET 0x31e000ul
#define M_IOSHIRE_BANKB_READ_ACCESS 1u
#define M_IOSHIRE_BANKB_WRITE_ACCESS 1u
/* Group member: ioshire_t.other                                           */
/* Group type referenced: M_shire_other                                    */
/* Group template referenced: M_shire_other                                */
#define M_IOSHIRE_OTHER_OFFSET 0x340000ul
#define M_IOSHIRE_OTHER_BYTE_OFFSET 0x340000ul
#define M_IOSHIRE_OTHER_READ_ACCESS 1u
#define M_IOSHIRE_OTHER_WRITE_ACCESS 1u

/* Addressmap type: M_rvtimer                                              */
/* Addressmap template: M_rvtimer                                          */
#define M_RVTIMER_SIZE 0x10u
#define M_RVTIMER_BYTE_SIZE 0x10u
/* Group member: M_rvtimer.rvtimer                                         */
/* Group type referenced: rvtimer                                          */
/* Group template referenced: rvtimer                                      */
#define M_RVTIMER_RVTIMER_OFFSET 0x0ul
#define M_RVTIMER_RVTIMER_BYTE_OFFSET 0x0ul
#define M_RVTIMER_RVTIMER_READ_ACCESS 1u
#define M_RVTIMER_RVTIMER_WRITE_ACCESS 1u

/* Group type: rvtimer                                                     */
/* Group template: rvtimer                                                 */
#define RVTIMER_SIZE 0x10u
#define RVTIMER_BYTE_SIZE 0x10u
/* Register member: rvtimer.mtime                                          */
/* Register type referenced: rvtimer::mtime                                */
/* Register template referenced: rvtimer::mtime                            */
#define RVTIMER_MTIME_OFFSET 0x0ul
#define RVTIMER_MTIME_BYTE_OFFSET 0x0ul
#define RVTIMER_MTIME_READ_ACCESS 1u
#define RVTIMER_MTIME_WRITE_ACCESS 1u
#define RVTIMER_MTIME_RESET_VALUE 0x0000000000000000ull
#define RVTIMER_MTIME_RESET_MASK 0xffffffffffffffffull
#define RVTIMER_MTIME_READ_MASK 0xffffffffffffffffull
#define RVTIMER_MTIME_WRITE_MASK 0xffffffffffffffffull
/* Register member: rvtimer.mtimecmp                                       */
/* Register type referenced: rvtimer::mtimecmp                             */
/* Register template referenced: rvtimer::mtimecmp                         */
#define RVTIMER_MTIMECMP_OFFSET 0x8ul
#define RVTIMER_MTIMECMP_BYTE_OFFSET 0x8ul
#define RVTIMER_MTIMECMP_READ_ACCESS 1u
#define RVTIMER_MTIMECMP_WRITE_ACCESS 1u
#define RVTIMER_MTIMECMP_RESET_VALUE 0xfffffffffffffffeull
#define RVTIMER_MTIMECMP_RESET_MASK 0xffffffffffffffffull
#define RVTIMER_MTIMECMP_READ_MASK 0xffffffffffffffffull
#define RVTIMER_MTIMECMP_WRITE_MASK 0xffffffffffffffffull

/* Register type: rvtimer::mtime                                           */
/* Register template: rvtimer::mtime                                       */
/* Field member: rvtimer::mtime.value                                      */
#define RVTIMER_MTIME_VALUE_MSB 63u
#define RVTIMER_MTIME_VALUE_LSB 0u
#define RVTIMER_MTIME_VALUE_WIDTH 64u
#define RVTIMER_MTIME_VALUE_READ_ACCESS 1u
#define RVTIMER_MTIME_VALUE_WRITE_ACCESS 1u
#define RVTIMER_MTIME_VALUE_RESET 0x0000000000000000ull
#define RVTIMER_MTIME_VALUE_FIELD_MASK 0xffffffffffffffffull
#define RVTIMER_MTIME_VALUE_GET(x) ((x) & 0xffffffffffffffffull)
#define RVTIMER_MTIME_VALUE_SET(x) ((x) & 0xffffffffffffffffull)
#define RVTIMER_MTIME_VALUE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: rvtimer::mtimecmp                                        */
/* Register template: rvtimer::mtimecmp                                    */
/* Field member: rvtimer::mtimecmp.value                                   */
#define RVTIMER_MTIMECMP_VALUE_MSB 63u
#define RVTIMER_MTIMECMP_VALUE_LSB 0u
#define RVTIMER_MTIMECMP_VALUE_WIDTH 64u
#define RVTIMER_MTIMECMP_VALUE_READ_ACCESS 1u
#define RVTIMER_MTIMECMP_VALUE_WRITE_ACCESS 1u
#define RVTIMER_MTIMECMP_VALUE_RESET 0xfffffffffffffffeull
#define RVTIMER_MTIMECMP_VALUE_FIELD_MASK 0xffffffffffffffffull
#define RVTIMER_MTIMECMP_VALUE_GET(x) ((x) & 0xffffffffffffffffull)
#define RVTIMER_MTIMECMP_VALUE_SET(x) ((x) & 0xffffffffffffffffull)
#define RVTIMER_MTIMECMP_VALUE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: U_shire_neigh                                        */
typedef struct {
   uint8_t _pad0[0x40];
   volatile uint64_t ipi_redirect_pc; /**< Offset 0x40 (R/W) */
   uint8_t _pad1[0x7fb8];
   volatile uint64_t texture_control; /**< Offset 0x8000 (R/W) */
   volatile uint64_t texture_status; /**< Offset 0x8008 (R) */
   volatile uint64_t texture_image_table_ptr; /**< Offset 0x8010 (R/W) */
} U_shire_neigh, *PTR_U_shire_neigh;

/* Typedef for Group: U_shire_bank                                         */
typedef struct {
   uint8_t _pad0[0x100];
   volatile uint64_t sc_idx_cop_sm_ctl_user; /**< Offset 0x100 (R/W) */
} U_shire_bank, *PTR_U_shire_bank;

/* Typedef for Group: U_shire_other                                        */
typedef struct {
   uint8_t _pad0[0x80];
   volatile uint64_t ipi_redirect_mask; /**< Offset 0x80 (W) */
   uint8_t _pad1[0x38];
   volatile uint64_t fcc_credinc_0; /**< Offset 0xc0 (R/W) */
   volatile uint64_t fcc_credinc_1; /**< Offset 0xc8 (R/W) */
   volatile uint64_t fcc_credinc_2; /**< Offset 0xd0 (R/W) */
   volatile uint64_t fcc_credinc_3; /**< Offset 0xd8 (R/W) */
   uint8_t _pad2[0x20];
   volatile uint64_t fast_local_barrier0; /**< Offset 0x100 (R/W) */
   volatile uint64_t fast_local_barrier1; /**< Offset 0x108 (R/W) */
   volatile uint64_t fast_local_barrier2; /**< Offset 0x110 (R/W) */
   volatile uint64_t fast_local_barrier3; /**< Offset 0x118 (R/W) */
   volatile uint64_t fast_local_barrier4; /**< Offset 0x120 (R/W) */
   volatile uint64_t fast_local_barrier5; /**< Offset 0x128 (R/W) */
   volatile uint64_t fast_local_barrier6; /**< Offset 0x130 (R/W) */
   volatile uint64_t fast_local_barrier7; /**< Offset 0x138 (R/W) */
   volatile uint64_t fast_local_barrier8; /**< Offset 0x140 (R/W) */
   volatile uint64_t fast_local_barrier9; /**< Offset 0x148 (R/W) */
   volatile uint64_t fast_local_barrier10; /**< Offset 0x150 (R/W) */
   volatile uint64_t fast_local_barrier11; /**< Offset 0x158 (R/W) */
   volatile uint64_t fast_local_barrier12; /**< Offset 0x160 (R/W) */
   volatile uint64_t fast_local_barrier13; /**< Offset 0x168 (R/W) */
   volatile uint64_t fast_local_barrier14; /**< Offset 0x170 (R/W) */
   volatile uint64_t fast_local_barrier15; /**< Offset 0x178 (R/W) */
   volatile uint64_t fast_local_barrier16; /**< Offset 0x180 (R/W) */
   volatile uint64_t fast_local_barrier17; /**< Offset 0x188 (R/W) */
   volatile uint64_t fast_local_barrier18; /**< Offset 0x190 (R/W) */
   volatile uint64_t fast_local_barrier19; /**< Offset 0x198 (R/W) */
   volatile uint64_t fast_local_barrier20; /**< Offset 0x1a0 (R/W) */
   volatile uint64_t fast_local_barrier21; /**< Offset 0x1a8 (R/W) */
   volatile uint64_t fast_local_barrier22; /**< Offset 0x1b0 (R/W) */
   volatile uint64_t fast_local_barrier23; /**< Offset 0x1b8 (R/W) */
   volatile uint64_t fast_local_barrier24; /**< Offset 0x1c0 (R/W) */
   volatile uint64_t fast_local_barrier25; /**< Offset 0x1c8 (R/W) */
   volatile uint64_t fast_local_barrier26; /**< Offset 0x1d0 (R/W) */
   volatile uint64_t fast_local_barrier27; /**< Offset 0x1d8 (R/W) */
   volatile uint64_t fast_local_barrier28; /**< Offset 0x1e0 (R/W) */
   volatile uint64_t fast_local_barrier29; /**< Offset 0x1e8 (R/W) */
   volatile uint64_t fast_local_barrier30; /**< Offset 0x1f0 (R/W) */
   volatile uint64_t fast_local_barrier31; /**< Offset 0x1f8 (R/W) */
   uint8_t _pad3[0xf8];
   volatile uint64_t icache_uprefetch; /**< Offset 0x2f8 (R/W) */
   uint8_t _pad4[0x1fcf0];
   volatile uint64_t UC_Broadcast_Data_U; /**< Offset 0x1fff0 (R/W) */
   volatile uint64_t UC_Broadcast_Ctrl_U; /**< Offset 0x1fff8 (R/W) */
} U_shire_other, *PTR_U_shire_other;

/* Typedef for Group: shire_res_t                                          */
typedef struct {
   volatile uint64_t placeholder; /**< Offset 0x0 (R/W) */
} Shire_res_t, *PTR_Shire_res_t;

/* Typedef for Addressmap: shire_res                                       */
typedef struct {
   Shire_res_t shire_res_t; /**< Offset 0x0 (R/W) */
} Shire_res, *PTR_Shire_res;

/* Typedef for Addressmap: U_minshire                                      */
typedef struct {
   uint8_t _pad0[0x100000];
   struct {
      U_shire_neigh neigh;
      uint8_t _pad[0x7fe8];
   } neigh_t[0x4]; /**< Offset 0x100000 (R/W) */
   uint8_t _pad1[0xb0000];
   U_shire_neigh neighB; /**< Offset 0x1f0000 (R/W) */
   uint8_t _pad2[0x107fe8];
   struct {
      U_shire_bank bank;
      uint8_t _pad[0x1ef8];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad3[0x16000];
   U_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad4[0x21ef8];
   U_shire_other other; /**< Offset 0x340000 (R/W) */
   uint8_t _pad5[0x80000];
   Shire_res reserve_region; /**< Offset 0x3e0000 (R/W) */
} U_minshire, *PTR_U_minshire;

/* Typedef for Addressmap: U_ioshire                                       */
typedef struct {
   uint8_t _pad0[0x300000];
   struct {
      U_shire_bank bank;
      uint8_t _pad[0x1ef8];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad1[0x16000];
   U_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad2[0x21ef8];
   U_shire_other other; /**< Offset 0x340000 (R/W) */
} U_ioshire, *PTR_U_ioshire;

/* Typedef for Group: S_shire_other                                        */
typedef struct {
   uint8_t _pad0[0x290];
   volatile uint64_t shire_coop_mode; /**< Offset 0x290 (R/W) */
   uint8_t _pad1[0x50];
   volatile uint64_t uc_config; /**< Offset 0x2e8 (R/W) */
   uint8_t _pad2[0x10];
   volatile uint64_t icache_sprefetch; /**< Offset 0x300 (R/W) */
   uint8_t _pad3[0x1fce8];
   volatile uint64_t UC_Broadcast_Data_S; /**< Offset 0x1fff0 (R/W) */
   volatile uint64_t UC_Broadcast_Ctrl_S; /**< Offset 0x1fff8 (R/W) */
} S_shire_other, *PTR_S_shire_other;

/* Typedef for Addressmap: S_minshire                                      */
typedef struct {
   uint8_t _pad0[0x340000];
   S_shire_other other; /**< Offset 0x340000 (R/W) */
   uint8_t _pad1[0x80000];
   Shire_res reserved_region; /**< Offset 0x3e0000 (R/W) */
} S_minshire, *PTR_S_minshire;

/* Typedef for Addressmap: S_ioshire                                       */
typedef struct {
   uint8_t _pad0[0x340000];
   S_shire_other other; /**< Offset 0x340000 (R/W) */
} S_ioshire, *PTR_S_ioshire;

/* Typedef for Group: D_shire_neigh                                        */
typedef struct {
   uint8_t _pad0[0xff80];
   volatile uint64_t hactrl; /**< Offset 0xff80 (R/W) */
   volatile uint64_t hastatus0; /**< Offset 0xff88 (R) */
   volatile uint64_t hastatus1; /**< Offset 0xff90 (R/W) */
   volatile uint64_t and_or_treeL0; /**< Offset 0xff98 (R) */
} D_shire_neigh, *PTR_D_shire_neigh;

/* Typedef for Group: D_shire_bank                                         */
typedef struct {
   uint8_t _pad0[0x1f80];
   volatile uint64_t sc_trace_address_enable; /**< Offset 0x1f80 (R/W) */
   volatile uint64_t sc_trace_address_value; /**< Offset 0x1f88 (R/W) */
   volatile uint64_t sc_trace_ctl; /**< Offset 0x1f90 (R/W) */
} D_shire_bank, *PTR_D_shire_bank;

/* Typedef for Group: D_shire_other                                        */
typedef struct {
   uint8_t _pad0[0x1ff80];
   volatile uint64_t and_or_treeL1; /**< Offset 0x1ff80 (R) */
   volatile uint64_t tbox_rbox_dbg_rc; /**< Offset 0x1ff88 (R/W) */
   uint8_t _pad1[0x10];
   volatile uint64_t debug_clk_gate_ctrl; /**< Offset 0x1ffa0 (R/W) */
   uint8_t _pad2[0x48];
   volatile uint64_t UC_Broadcast_Data_D; /**< Offset 0x1fff0 (R/W) */
   volatile uint64_t UC_Broadcast_Ctrl_D; /**< Offset 0x1fff8 (R/W) */
} D_shire_other, *PTR_D_shire_other;

/* Typedef for Addressmap: D_minshire                                      */
typedef struct {
   Shire_res hart_esr; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x7f8];
   Shire_res hart_ports; /**< Offset 0x800 (R/W) */
   uint8_t _pad1[0xff7f8];
   struct {
      D_shire_neigh neigh;
      uint8_t _pad[0x60];
   } neigh_t[0x4]; /**< Offset 0x100000 (R/W) */
   uint8_t _pad2[0xb0000];
   D_shire_neigh neighB; /**< Offset 0x1f0000 (R/W) */
   uint8_t _pad3[0x100060];
   struct {
      D_shire_bank bank;
      uint8_t _pad[0x68];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad4[0x16000];
   D_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad5[0x20068];
   D_shire_other other; /**< Offset 0x340000 (R/W) */
   uint8_t _pad6[0x80000];
   Shire_res reserved_region; /**< Offset 0x3e0000 (R/W) */
} D_minshire, *PTR_D_minshire;

/* Typedef for Group: D_memshire_esr                                       */
typedef struct {
   volatile uint64_t ms_mem_ctl; /**< Offset 0x0 (R/W) */
   volatile uint64_t ms_atomic_sm_ctl; /**< Offset 0x8 (R/W) */
   volatile uint64_t ms_mem_revision_id; /**< Offset 0x10 (R) */
   volatile uint64_t ms_clk_gate_ctl; /**< Offset 0x18 (R/W) */
   volatile uint64_t ms_mem_status; /**< Offset 0x20 (R) */
} D_memshire_esr, *PTR_D_memshire_esr;

/* Typedef for Group: D_ddr_controller                                     */
typedef struct {
   volatile uint64_t ddrc_reset_ctl; /**< Offset 0x0 (R/W) */
   volatile uint64_t ddrc_clock_ctl; /**< Offset 0x8 (R/W) */
   volatile uint64_t ddrc_main_ctl; /**< Offset 0x10 (R/W) */
   volatile uint64_t ddrc_scrub1; /**< Offset 0x18 (R/W) */
   volatile uint64_t ddrc_scrub2; /**< Offset 0x20 (R/W) */
   volatile uint64_t ddrc_u0_mrr_data; /**< Offset 0x28 (R) */
   volatile uint64_t ddrc_u1_mrr_data; /**< Offset 0x30 (R) */
   volatile uint64_t ddrc_mrr_status; /**< Offset 0x38 (R/W) */
   volatile uint64_t ddrc_int_status; /**< Offset 0x40 (R) */
   volatile uint64_t ddrc_int_critical_en; /**< Offset 0x48 (R/W) */
   volatile uint64_t ddrc_int_normal_en; /**< Offset 0x50 (R/W) */
   volatile uint64_t ddrc_err_int_log; /**< Offset 0x58 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask0; /**< Offset 0x60 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask1; /**< Offset 0x68 (R/W) */
   uint8_t _pad0[0x8];
   volatile uint64_t ddrc_trace_ctl; /**< Offset 0x78 (R/W) */
} D_ddr_controller, *PTR_D_ddr_controller;

/* Typedef for Addressmap: D_memshire                                      */
typedef struct {
   D_memshire_esr memshire_esr; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x1d8];
   D_ddr_controller ddrc_esr; /**< Offset 0x200 (R/W) */
} D_memshire, *PTR_D_memshire;

/* Typedef for Addressmap: D_ioshire                                       */
typedef struct {
   uint8_t _pad0[0x300000];
   struct {
      D_shire_bank bank;
      uint8_t _pad[0x68];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad1[0x16000];
   D_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad2[0x20068];
   D_shire_other other; /**< Offset 0x340000 (R/W) */
} D_ioshire, *PTR_D_ioshire;

/* Typedef for Union: M_shire_neigh::icache_err_log_info                   */
typedef union {
   volatile uint64_t SBE_DBE; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_Saturation; /**< Offset 0x0 (R/W) */
} M_shire_neigh_icache_err_log_info, *PTR_M_shire_neigh_icache_err_log_info;

/* Typedef for Group: M_shire_neigh                                        */
typedef struct {
   uint8_t _pad0[0x18];
   volatile uint64_t minion_boot; /**< Offset 0x18 (R/W) */
   volatile uint64_t mprot; /**< Offset 0x20 (R/W) */
   uint8_t _pad1[0x10];
   volatile uint64_t vmspagesize; /**< Offset 0x38 (R/W) */
   uint8_t _pad2[0x28];
   volatile uint64_t pmu_ctrl; /**< Offset 0x68 (R/W) */
   volatile uint64_t neigh_chicken; /**< Offset 0x70 (R/W) */
   volatile uint64_t icache_err_log_ctl; /**< Offset 0x78 (R/W) */
   M_shire_neigh_icache_err_log_info icache_err_log_info; /**< Offset 0x80 (R/W) */
   volatile uint64_t icache_err_log_address; /**< Offset 0x88 (R) */
   volatile uint64_t icache_sbe_dbe_counts; /**< Offset 0x90 (R/W) */
} M_shire_neigh, *PTR_M_shire_neigh;

/* Typedef for Union: M_shire_bank::sc_idx_cop_sm_data0                    */
typedef union {
   volatile uint64_t Tag_State; /**< Offset 0x0 (R/W) */
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_idx_cop_sm_data0, *PTR_M_shire_bank_sc_idx_cop_sm_data0;

/* Typedef for Union: M_shire_bank::sc_idx_cop_sm_data1                    */
typedef union {
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_idx_cop_sm_data1, *PTR_M_shire_bank_sc_idx_cop_sm_data1;

/* Typedef for Union: M_shire_bank::sc_idx_cop_sm_ecc                      */
typedef union {
   volatile uint64_t Tag_State; /**< Offset 0x0 (R/W) */
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_idx_cop_sm_ecc, *PTR_M_shire_bank_sc_idx_cop_sm_ecc;

/* Typedef for Union: M_shire_bank::sc_err_log_info                        */
typedef union {
   volatile uint64_t ECC_single_double; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_counter_sat; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_decode_slave; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_perf_count; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_err_log_info, *PTR_M_shire_bank_sc_err_log_info;

/* Typedef for Union: M_shire_bank::sc_perfmon_p0_qual                     */
typedef union {
   volatile uint64_t p0_resource_counter; /**< Offset 0x0 (R/W) */
   volatile uint64_t p0_event_counter; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_perfmon_p0_qual, *PTR_M_shire_bank_sc_perfmon_p0_qual;

/* Typedef for Union: M_shire_bank::sc_perfmon_p1_qual                     */
typedef union {
   volatile uint64_t p1_resource_counter; /**< Offset 0x0 (R/W) */
   volatile uint64_t p1_event_counter; /**< Offset 0x0 (R/W) */
} M_shire_bank_sc_perfmon_p1_qual, *PTR_M_shire_bank_sc_perfmon_p1_qual;

/* Typedef for Group: M_shire_bank                                         */
typedef struct {
   volatile uint64_t sc_l3_shire_swizzle_ctl; /**< Offset 0x0 (R/W) */
   volatile uint64_t sc_reqq_ctl; /**< Offset 0x8 (R/W) */
   volatile uint64_t sc_pipe_ctl; /**< Offset 0x10 (R/W) */
   volatile uint64_t sc_l2_cache_ctl; /**< Offset 0x18 (R/W) */
   volatile uint64_t sc_l3_cache_ctl; /**< Offset 0x20 (R/W) */
   volatile uint64_t sc_scp_cache_ctl; /**< Offset 0x28 (R/W) */
   volatile uint64_t sc_idx_cop_sm_ctl; /**< Offset 0x30 (R/W) */
   volatile uint64_t sc_idx_cop_sm_physical_index; /**< Offset 0x38 (R/W) */
   M_shire_bank_sc_idx_cop_sm_data0 sc_idx_cop_sm_data0; /**< Offset 0x40 (R/W) */
   M_shire_bank_sc_idx_cop_sm_data1 sc_idx_cop_sm_data1; /**< Offset 0x48 (R/W) */
   M_shire_bank_sc_idx_cop_sm_ecc sc_idx_cop_sm_ecc; /**< Offset 0x50 (R/W) */
   volatile uint64_t sc_err_log_ctl; /**< Offset 0x58 (R/W) */
   M_shire_bank_sc_err_log_info sc_err_log_info; /**< Offset 0x60 (R/W) */
   volatile uint64_t sc_err_log_address; /**< Offset 0x68 (R) */
   volatile uint64_t sc_sbe_dbe_counts; /**< Offset 0x70 (R/W) */
   volatile uint64_t sc_reqq_debug_ctl; /**< Offset 0x78 (R/W) */
   volatile uint64_t sc_reqq_debug0; /**< Offset 0x80 (R) */
   volatile uint64_t sc_reqq_debug1; /**< Offset 0x88 (R) */
   volatile uint64_t sc_reqq_debug2; /**< Offset 0x90 (R) */
   volatile uint64_t sc_reqq_debug3; /**< Offset 0x98 (R) */
   volatile uint64_t sc_eco_ctl; /**< Offset 0xa0 (R/W) */
   uint8_t _pad0[0x10];
   volatile uint64_t sc_perfmon_ctl_status; /**< Offset 0xb8 (R/W) */
   volatile uint64_t sc_perfmon_cyc_cntr; /**< Offset 0xc0 (R/W) */
   volatile uint64_t sc_perfmon_p0_cntr; /**< Offset 0xc8 (R/W) */
   volatile uint64_t sc_perfmon_p1_cntr; /**< Offset 0xd0 (R/W) */
   M_shire_bank_sc_perfmon_p0_qual sc_perfmon_p0_qual; /**< Offset 0xd8 (R/W) */
   M_shire_bank_sc_perfmon_p1_qual sc_perfmon_p1_qual; /**< Offset 0xe0 (R/W) */
} M_shire_bank, *PTR_M_shire_bank;

/* Typedef for Group: M_shire_other                                        */
typedef struct {
   volatile uint64_t minion_feature; /**< Offset 0x0 (R/W) */
   volatile uint64_t shire_config; /**< Offset 0x8 (R/W) */
   volatile uint64_t thread1_disable; /**< Offset 0x10 (R/W) */
   volatile uint64_t shire_cache_build_config; /**< Offset 0x18 (R) */
   volatile uint64_t shire_cache_revision_id; /**< Offset 0x20 (R) */
   uint8_t _pad0[0x60];
   volatile uint64_t ipi_redirect_filter; /**< Offset 0x88 (R/W) */
   volatile uint64_t ipi_trigger; /**< Offset 0x90 (R/W) */
   volatile uint64_t ipi_trigger_clear; /**< Offset 0x98 (R/W) */
   uint8_t _pad1[0x178];
   volatile uint64_t mtime_local_target; /**< Offset 0x218 (R/W) */
   volatile uint64_t shire_power_ctrl; /**< Offset 0x220 (R/W) */
   volatile uint64_t power_ctrl_neigh_nsleepin; /**< Offset 0x228 (R/W) */
   volatile uint64_t power_ctrl_neigh_isolation; /**< Offset 0x230 (R/W) */
   volatile uint64_t power_ctrl_neigh_nsleepout; /**< Offset 0x238 (R) */
   volatile uint64_t thread0_disable; /**< Offset 0x240 (R/W) */
   volatile uint64_t shire_error_log; /**< Offset 0x248 (R) */
   volatile uint64_t shire_pll_auto_config; /**< Offset 0x250 (R/W) */
   volatile uint64_t shire_pll_config_data_0; /**< Offset 0x258 (R/W) */
   volatile uint64_t shire_pll_config_data_1; /**< Offset 0x260 (R/W) */
   volatile uint64_t shire_pll_config_data_2; /**< Offset 0x268 (R/W) */
   volatile uint64_t shire_pll_config_data_3; /**< Offset 0x270 (R/W) */
   uint8_t _pad2[0x10];
   volatile uint64_t shire_pll_read_data; /**< Offset 0x288 (R) */
   uint8_t _pad3[0x8];
   volatile uint64_t shire_ctrl_clockmux; /**< Offset 0x298 (R/W) */
   volatile uint64_t shire_cache_ram_cfg1; /**< Offset 0x2a0 (R/W) */
   volatile uint64_t shire_cache_ram_cfg2; /**< Offset 0x2a8 (R/W) */
   volatile uint64_t shire_cache_ram_cfg3; /**< Offset 0x2b0 (R/W) */
   volatile uint64_t shire_cache_ram_cfg4; /**< Offset 0x2b8 (R/W) */
   volatile uint64_t shire_noc_interrupt_status; /**< Offset 0x2c0 (R) */
   volatile uint64_t shire_dll_auto_config; /**< Offset 0x2c8 (R/W) */
   volatile uint64_t shire_dll_config_data_0; /**< Offset 0x2d0 (R/W) */
   volatile uint64_t shire_dll_config_data_1; /**< Offset 0x2d8 (R/W) */
   volatile uint64_t shire_dll_read_data; /**< Offset 0x2e0 (R) */
   uint8_t _pad4[0x20];
   volatile uint64_t icache_mprefetch; /**< Offset 0x308 (R/W) */
   volatile uint64_t clk_gate_ctrl; /**< Offset 0x310 (R/W) */
   uint8_t _pad5[0x28];
   volatile uint64_t shire_channel_eco_ctl; /**< Offset 0x340 (R/W) */
   volatile uint64_t esr_clk_dly_ctl; /**< Offset 0x348 (R/W) */
   volatile uint64_t esr_dll_dly_est_ctl; /**< Offset 0x350 (R/W) */
   volatile uint64_t esr_dll_dly_est_sts; /**< Offset 0x358 (R/W) */
   uint8_t _pad6[0x1fc90];
   volatile uint64_t UC_Broadcast_Data_M; /**< Offset 0x1fff0 (R/W) */
   volatile uint64_t UC_Broadcast_Ctrl_M; /**< Offset 0x1fff8 (R/W) */
} M_shire_other, *PTR_M_shire_other;

/* Typedef for Addressmap: M_minshire                                      */
typedef struct {
   uint8_t _pad0[0x100000];
   struct {
      M_shire_neigh neigh;
      uint8_t _pad[0xff68];
   } neigh_t[0x4]; /**< Offset 0x100000 (R/W) */
   uint8_t _pad1[0xb0000];
   M_shire_neigh neighB; /**< Offset 0x1f0000 (R/W) */
   uint8_t _pad2[0x10ff68];
   struct {
      M_shire_bank bank;
      uint8_t _pad[0x1f18];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad3[0x16000];
   M_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad4[0x21f18];
   M_shire_other other; /**< Offset 0x340000 (R/W) */
   uint8_t _pad5[0x80000];
   Shire_res reserved_region; /**< Offset 0x3e0000 (R/W) */
} M_minshire, *PTR_M_minshire;

/* Typedef for Group: M_ddr_controller                                     */
typedef struct {
   uint8_t _pad0[0x70];
   volatile uint64_t ddrc_scratch; /**< Offset 0x70 (R/W) */
   uint8_t _pad1[0x8];
   volatile uint64_t ddrc_perfmon_ctl_status; /**< Offset 0x80 (R/W) */
   volatile uint64_t ddrc_perfmon_cyc_cntr; /**< Offset 0x88 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_cntr; /**< Offset 0x90 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_cntr; /**< Offset 0x98 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual; /**< Offset 0xa0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual; /**< Offset 0xa8 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual2; /**< Offset 0xb0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual2; /**< Offset 0xb8 (R/W) */
} M_ddr_controller, *PTR_M_ddr_controller;

/* Typedef for Addressmap: M_memshire                                      */
typedef struct {
   uint8_t _pad0[0x200];
   M_ddr_controller ddrc_esr; /**< Offset 0x200 (R/W) */
} M_memshire, *PTR_M_memshire;

/* Typedef for Group: rvtimer                                              */
typedef struct {
   volatile uint64_t mtime; /**< Offset 0x0 (R/W) */
   volatile uint64_t mtimecmp; /**< Offset 0x8 (R/W) */
} Rvtimer, *PTR_Rvtimer;

/* Typedef for Addressmap: M_rvtimer                                       */
typedef struct {
   Rvtimer rvtimer; /**< Offset 0x0 (R/W) */
} M_rvtimer, *PTR_M_rvtimer;

/* Typedef for Addressmap: M_ioshire                                       */
typedef struct {
   M_rvtimer rvtimer; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x2ffff0];
   struct {
      M_shire_bank bank;
      uint8_t _pad[0x1f18];
   } bank_t[0x4]; /**< Offset 0x300000 (R/W) */
   uint8_t _pad1[0x16000];
   M_shire_bank bankB; /**< Offset 0x31e000 (R/W) */
   uint8_t _pad2[0x21f18];
   M_shire_other other; /**< Offset 0x340000 (R/W) */
} M_ioshire, *PTR_M_ioshire;

/* Typedef for Addressmap: shire_esr                                       */
typedef struct {
   struct {
      U_minshire U_Minshire;
      uint8_t _pad[0x1fff8];
   } U_Minshire_t[0x22]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x37000000];
   U_ioshire U_Ioshire; /**< Offset 0x3f800000 (R/W) */
   uint8_t _pad1[0xa0000];
   U_minshire U_Locshire; /**< Offset 0x3fc00000 (R/W) */
   uint8_t _pad2[0x1fff8];
   struct {
      S_minshire S_Minshire;
      uint8_t _pad[0x1fff8];
   } S_Minshire_t[0x22]; /**< Offset 0x40000000 (R/W) */
   uint8_t _pad3[0x37000000];
   S_ioshire S_Ioshire; /**< Offset 0x7f800000 (R/W) */
   uint8_t _pad4[0xa0000];
   S_minshire S_Locshire; /**< Offset 0x7fc00000 (R/W) */
   uint8_t _pad5[0x1fff8];
   struct {
      D_minshire D_Minshire;
      uint8_t _pad[0x1fff8];
   } D_Minshire_t[0x22]; /**< Offset 0x80000000 (R/W) */
   uint8_t _pad6[0x31800000];
   struct {
      D_memshire D_Memshire;
      uint8_t _pad[0x3ffd80];
   } D_Memshire_t[0x8]; /**< Offset 0xba000000 (R/W) */
   uint8_t _pad7[0x3800000];
   D_ioshire D_Ioshire; /**< Offset 0xbf800000 (R/W) */
   uint8_t _pad8[0xa0000];
   D_minshire D_Locshire; /**< Offset 0xbfc00000 (R/W) */
   uint8_t _pad9[0x1fff8];
   struct {
      M_minshire M_Minshire;
      uint8_t _pad[0x1fff8];
   } M_Minshire_t[0x22]; /**< Offset 0xc0000000 (R/W) */
   uint8_t _pad10[0x31800000];
   struct {
      M_memshire M_Memshire;
      uint8_t _pad[0x3ffd40];
   } M_Memshire_t[0x8]; /**< Offset 0xfa000000 (R/W) */
   uint8_t _pad11[0x3800000];
   M_ioshire M_Ioshire; /**< Offset 0xff800000 (R/W) */
   uint8_t _pad12[0xa0000];
   M_minshire M_Locshire; /**< Offset 0xffc00000 (R/W) */
} Shire_esr, *PTR_Shire_esr;

#endif
