Selecting top level module Clocked_Logic
@N: CG364 :"C:\git\FPGA\flip_flop.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.

