// PDB:  qcauddev850.pdb
// PDB:  Last Updated :2020-09-09:19:38:55:000 (UTC) [tracepdb]
ed36edb3-fd68-38d7-3bf9-18590ab3e093 vcxproj // SRC=wdsp_tgt.c MJ= MN=
#typev wdsp_tgt_c664 12 "%0=WCD_SPI:<Disabling SPI clock>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=SPI_DEFERRED_CLK_DISABLE
{
}
#typev wdsp_tgt_c634 11 "%0=WCD_SPI:<ERROR while enablign SPI clock, ret = %10!d!, status = %11!u!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=SPI_ENABLE_CLK
{
ret, ItemLong -- 10
status, ItemLong -- 11
}
#typev wdsp_tgt_c623 10 "%0=WCD_SPI:<Enabling SPI clock>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=SPI_ENABLE_CLK
{
}
#typev wdsp_tgt_c745 13 "%0=WCD_SPI:<ERROR while configuring SPI slave cfg, ret = %10!d!, value = %11!u!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=WDSP_SPI_INIT
{
ret, ItemLong -- 10
val, ItemLong -- 11
}
