Analysis & Synthesis report for digital_cam_impl3
Fri Apr 26 11:51:21 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 19. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 20. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 21. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 22. Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated
 23. Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated
 24. Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated
 25. Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider
 31. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper
 32. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem
 33. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer
 34. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1
 35. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2
 36. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer
 37. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp
 38. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter
 39. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter
 40. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl
 41. Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0
 42. Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0
 43. Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 44. Parameter Settings for Inferred Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"
 48. Port Connectivity Checks: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"
 49. Port Connectivity Checks: "Address_Generator:Inst_Address_Generator"
 50. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 51. Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll"
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 26 11:51:21 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; digital_cam_impl3                                ;
; Top-level Entity Name              ; digital_cam_impl3                                ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 1,632                                            ;
;     Total combinational functions  ; 1,484                                            ;
;     Dedicated logic registers      ; 818                                              ;
; Total registers                    ; 818                                              ;
; Total pins                         ; 94                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 3,152,384                                        ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; digital_cam_impl3  ; digital_cam_impl3  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; ed_sync_signals_delayer.vhd      ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_sync_signals_delayer.vhd   ;         ;
; ed_counter.vhd                   ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_counter.vhd                ;         ;
; do_edge_detection.vhd            ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/do_edge_detection.vhd         ;         ;
; ed_sobel_kernel.vhd              ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_sobel_kernel.vhd           ;         ;
; ed_fifo_linebuffer.vhd           ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_fifo_linebuffer.vhd        ;         ;
; ed_edge_sobel_wrapper.vhd        ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_edge_sobel_wrapper.vhd     ;         ;
; ed_double_fifo_linebuffer.vhd    ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_double_fifo_linebuffer.vhd ;         ;
; ed_cache_system.vhd              ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ed_cache_system.vhd           ;         ;
; binary_divider.vhd               ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/binary_divider.vhd            ;         ;
; do_black_white.vhd               ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/do_black_white.vhd            ;         ;
; vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/vga.vhd                       ;         ;
; top_level.vhd                    ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/top_level.vhd                 ;         ;
; sdram_rw.vhd                     ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/sdram_rw.vhd                  ;         ;
; sdram_controller.vhd             ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/sdram_controller.vhd          ;         ;
; RGB.vhd                          ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/RGB.vhd                       ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ov7670_registers.vhd          ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ov7670_controller.vhd         ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/ov7670_capture.vhd            ;         ;
; my_frame_buffer_15to0.vhd        ; yes             ; User Wizard-Generated File   ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_frame_buffer_15to0.vhd     ;         ;
; my_altpll.vhd                    ; yes             ; User Wizard-Generated File   ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_altpll.vhd                 ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/i2c_sender.vhd                ;         ;
; frame_buffer.vhd                 ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/frame_buffer.vhd              ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/debounce.vhd                  ;         ;
; address_Generator.vhd            ; yes             ; User VHDL File               ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/address_Generator.vhd         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/my_altpll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/my_altpll_altpll.v         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_iip3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/altsyncram_iip3.tdf        ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/decode_rsa.tdf             ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/decode_k8a.tdf             ;         ;
; db/mux_mob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/mux_mob.tdf                ;         ;
; db/altsyncram_rbi1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/altsyncram_rbi1.tdf        ;         ;
; db/altsyncram_ah11.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/altsyncram_ah11.tdf        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/lpm_divide_nhm.tdf         ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/sign_div_unsign_fkh.tdf    ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/alt_u_div_i4f.tdf          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/add_sub_7pc.tdf            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/db/add_sub_8pc.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,632                                                                                                   ;
;                                             ;                                                                                                         ;
; Total combinational functions               ; 1484                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                         ;
;     -- 4 input functions                    ; 530                                                                                                     ;
;     -- 3 input functions                    ; 355                                                                                                     ;
;     -- <=2 input functions                  ; 599                                                                                                     ;
;                                             ;                                                                                                         ;
; Logic elements by mode                      ;                                                                                                         ;
;     -- normal mode                          ; 1019                                                                                                    ;
;     -- arithmetic mode                      ; 465                                                                                                     ;
;                                             ;                                                                                                         ;
; Total registers                             ; 818                                                                                                     ;
;     -- Dedicated logic registers            ; 818                                                                                                     ;
;     -- I/O registers                        ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 94                                                                                                      ;
; Total memory bits                           ; 3152384                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1035                                                                                                    ;
; Total fan-out                               ; 19118                                                                                                   ;
; Average fan-out                             ; 6.56                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |digital_cam_impl3                                    ; 1484 (87)         ; 818 (78)     ; 3152384     ; 0            ; 0       ; 0         ; 94   ; 0            ; |digital_cam_impl3                                                                                                                                                                                                                                     ; work         ;
;    |Address_Generator:Inst_Address_Generator|         ; 20 (20)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|Address_Generator:Inst_Address_Generator                                                                                                                                                                                            ; work         ;
;    |RGB:Inst_RGB|                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|RGB:Inst_RGB                                                                                                                                                                                                                        ; work         ;
;    |VGA:Inst_VGA|                                     ; 45 (45)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|VGA:Inst_VGA                                                                                                                                                                                                                        ; work         ;
;    |debounce:Inst_debounce_resend|                    ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|debounce:Inst_debounce_resend                                                                                                                                                                                                       ; work         ;
;    |debounce:Inst_debounce_reset|                     ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|debounce:Inst_debounce_reset                                                                                                                                                                                                        ; work         ;
;    |do_black_white:Inst_black_white|                  ; 156 (86)          ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white                                                                                                                                                                                                     ; work         ;
;       |binary_divider_ver1:Inst_binary_divider|       ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider                                                                                                                                                             ; work         ;
;          |lpm_divide:Div0|                            ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0                                                                                                                                             ; work         ;
;             |lpm_divide_nhm:auto_generated|           ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                                                                               ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                                                   ; work         ;
;                   |alt_u_div_i4f:divider|             ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                             ; work         ;
;    |do_edge_detection:Inst_edge_detection|            ; 385 (99)          ; 206 (68)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection                                                                                                                                                                                               ; work         ;
;       |edge_sobel_wrapper:Inst_edge_sobel_wrapper|    ; 286 (0)           ; 138 (0)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper                                                                                                                                                    ; work         ;
;          |CacheSystem:CacheSystem|                    ; 185 (100)         ; 134 (36)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem                                                                                                                            ; work         ;
;             |Counter:ColsCounter|                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter                                                                                                        ; work         ;
;             |Counter:RowsCounter|                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter                                                                                                        ; work         ;
;             |DoubleFiFOLineBuffer:DoubleLineBuffer|   ; 42 (0)            ; 63 (0)       ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer                                                                                      ; work         ;
;                |FIFOLineBuffer:LineBuffer1|           ; 31 (31)           ; 36 (36)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1                                                           ; work         ;
;                   |altsyncram:ram_array_rtl_0|        ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0                                ; work         ;
;                      |altsyncram_rbi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated ; work         ;
;                |FIFOLineBuffer:LineBuffer2|           ; 11 (11)           ; 27 (27)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2                                                           ; work         ;
;                   |altsyncram:ram_array_rtl_0|        ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0                                ; work         ;
;                      |altsyncram_rbi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated ; work         ;
;             |SyncSignalsDelayer:Delayer|              ; 26 (18)           ; 18 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer                                                                                                 ; work         ;
;                |Counter:RowsCounterComp|              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp                                                                         ; work         ;
;          |edge_sobel:krnl|                            ; 101 (101)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl                                                                                                                                    ; work         ;
;    |frame_buffer:Inst_frame_buf_1|                    ; 148 (120)         ; 3 (0)        ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1                                                                                                                                                                                                       ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom|      ; 11 (0)            ; 3 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 11 (0)            ; 3 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_iip3:auto_generated|          ; 11 (0)            ; 3 (3)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                                                                                               ; work         ;
;                |decode_k8a:rden_decode_b|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b                                                                      ; work         ;
;                |decode_rsa:decode2|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2                                                                            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|         ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|            ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;             |altsyncram_iip3:auto_generated|          ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                                                                                                  ; work         ;
;                |decode_k8a:rden_decode_b|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b                                                                         ; work         ;
;                |decode_rsa:decode2|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2                                                                               ; work         ;
;    |frame_buffer:Inst_frame_buf_2|                    ; 148 (120)         ; 3 (0)        ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2                                                                                                                                                                                                       ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom|      ; 11 (0)            ; 3 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 11 (0)            ; 3 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_iip3:auto_generated|          ; 11 (0)            ; 3 (3)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                                                                                               ; work         ;
;                |decode_k8a:rden_decode_b|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b                                                                      ; work         ;
;                |decode_rsa:decode2|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2                                                                            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|         ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|            ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;             |altsyncram_iip3:auto_generated|          ; 17 (0)            ; 0 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                                                                                                  ; work         ;
;                |decode_k8a:rden_decode_b|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b                                                                         ; work         ;
;                |decode_rsa:decode2|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2                                                                               ; work         ;
;    |my_altpll:Inst_four_clocks_pll|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|my_altpll:Inst_four_clocks_pll                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|my_altpll:Inst_four_clocks_pll|altpll:altpll_component                                                                                                                                                                              ; work         ;
;          |my_altpll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                                                                                              ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|               ; 23 (23)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_capture:Inst_ov7670_capture                                                                                                                                                                                                  ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|         ; 102 (1)           ; 82 (1)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller                                                                                                                                                                                            ; work         ;
;       |i2c_sender:Inst_i2c_sender|                    ; 88 (88)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                                                                                                 ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|        ; 13 (13)           ; 8 (8)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                                                                                                     ; work         ;
;          |altsyncram:Mux0_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                                               ; work         ;
;             |altsyncram_ah11:auto_generated|          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated                                                                                                ; work         ;
;    |sdram_controller:Inst_sdram_controller|           ; 165 (165)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller                                                                                                                                                                                              ; work         ;
;    |sdram_rw:Inst_sdram_rw|                           ; 129 (129)         ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl3|sdram_rw:Inst_sdram_rw                                                                                                                                                                                                              ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                                         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                                         ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; digital_cam_impl3.digital_cam_impl30.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl3|my_altpll:Inst_four_clocks_pll                                         ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_altpll.vhd             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top    ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top    ; C:/Users/eleves/Desktop/26 avril/eigenpi/digital_cam_impl3/my_frame_buffer_15to0.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                     ; Latch Enable Signal                                                                                                    ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|fsync_temp ; GND                                                                                                                    ; yes                    ;
; Number of user-specified and inferred latches = 33                                                                                             ;                                                                                                                        ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[16..19]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|pll_lock_sync                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0..3,8..11]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8..11,16..19]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16..19]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0..3,8..11]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                   ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                                   ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                                   ;
; reset_ED_entity                                                                                                                                                                           ; Merged with reset_BW_entity                                                                                                                                                                          ;
; reset_sdram_interface                                                                                                                                                                     ; Merged with reset_BW_entity                                                                                                                                                                          ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[0]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[0]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[1]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[1]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[2]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[2]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[3]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[3]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[4]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[4]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[5]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[5]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[6]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[6]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[7]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[7]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[8]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[8]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[9]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[9]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[10]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[10]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[11]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[11]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[12]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[12]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[13]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[13]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[14]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[14]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[15]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[15]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[16]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[0]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[1]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[2]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[3]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[4]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[5]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[6]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[7]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[8]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ;
; sdram_rw:Inst_sdram_rw|dat_i_r[13..31]                                                                                                                                                    ; Merged with sdram_rw:Inst_sdram_rw|dat_i_r[12]                                                                                                                                                       ;
; sdram_rw:Inst_sdram_rw|stb_i_r                                                                                                                                                            ; Merged with sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                                           ;
; sdram_controller:Inst_sdram_controller|dat_i_r[13..31]                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dat_i_r[12]                                                                                                                                       ;
; sdram_rw:Inst_sdram_rw|dat_i_r[12]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_controller:Inst_sdram_controller|dat_i_r[12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[12..15]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_rw:Inst_sdram_rw|addr_i_r[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; sdram_controller:Inst_sdram_controller|address_r[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[2]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[1]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[3]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[4]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[5]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[6]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[7]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[8]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[9]~en                                                                                                                                    ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[10]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[11]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[12]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[13]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[14]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[15]~en                                                                                                                                   ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                                                   ;
; Total Number of Removed Registers = 142                                                                                                                                                   ;                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[16],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[1], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[2], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[3], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[17],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[18],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[19],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[8],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[9],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[10],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[11],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[1],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[2],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[3]                                                                      ;
; sdram_rw:Inst_sdram_rw|dat_i_r[12]                                                                                                                                                     ; Stuck at GND              ; sdram_controller:Inst_sdram_controller|dat_i_r[12],                                                                                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ; sdram_controller:Inst_sdram_controller|dram_dq_r[12],                                                                                                                                   ;
;                                                                                                                                                                                        ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[13],                                                                                                                                   ;
;                                                                                                                                                                                        ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[14],                                                                                                                                   ;
;                                                                                                                                                                                        ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[15]                                                                                                                                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[1] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[17],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[9],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[1]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[2] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[18],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[10],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[2]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[3] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[19],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[11],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[3]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[16]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[8],                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[17]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[9],                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[1]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[18]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[10],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[2]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[19]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[11],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[3]                                                                      ;
; sdram_rw:Inst_sdram_rw|addr_i_r[0]                                                                                                                                                     ; Stuck at GND              ; sdram_controller:Inst_sdram_controller|address_r[0]                                                                                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 818   ;
; Number of registers using Synchronous Clear  ; 310   ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 26    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 442   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                              ;
+---------------------------------------------------------------------------------+---------+
; Inverted Register                                                               ; Fan out ;
+---------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[9]                                                            ; 5       ;
; VGA:Inst_VGA|Vcnt[3]                                                            ; 4       ;
; do_edge_detection:Inst_edge_detection|state[1]                                  ; 16      ;
; do_edge_detection:Inst_edge_detection|state[2]                                  ; 15      ;
; sdram_rw:Inst_sdram_rw|state[0]                                                 ; 58      ;
; sdram_rw:Inst_sdram_rw|state[3]                                                 ; 17      ;
; do_black_white:Inst_black_white|state[2]                                        ; 9       ;
; do_black_white:Inst_black_white|state[0]                                        ; 10      ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; 1       ;
; Total number of inverted registers = 40                                         ;         ;
+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                        ; RAM Name                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                               ; Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|dat_o_r[4]                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|init_pre_cntr[3]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|trcd_cntr[2]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |digital_cam_impl3|ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|dram_bank_r[1]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|trc_cntr[2]                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|dram_addr_r[11]                                                                                                                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]                                                                                                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |digital_cam_impl3|Address_Generator:Inst_Address_Generator|val[8]                                                                                                                                       ;
; 9:1                ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |digital_cam_impl3|do_black_white:Inst_black_white|rdaddr_buf2_r[0]                                                                                                                                      ;
; 9:1                ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |digital_cam_impl3|do_black_white:Inst_black_white|wraddr_buf2_r[13]                                                                                                                                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|dram_addr_r[9]                                                                                                                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |digital_cam_impl3|data_to_rgb[5]                                                                                                                                                                        ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |digital_cam_impl3|wraddress_buf_2[2]                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|we_buf2_r                                                                                                                                       ;
; 10:1               ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|rdaddr_buf2_r[2]                                                                                                                                ;
; 17:1               ; 12 bits   ; 132 LEs       ; 12 LEs               ; 120 LEs                ; Yes        ; |digital_cam_impl3|sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                                                                                                                                                 ;
; 16:1               ; 41 bits   ; 410 LEs       ; 41 LEs               ; 369 LEs                ; Yes        ; |digital_cam_impl3|sdram_rw:Inst_sdram_rw|addr_i_r[6]                                                                                                                                                    ;
; 10:1               ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |digital_cam_impl3|do_black_white:Inst_black_white|rw_cntr[13]                                                                                                                                           ;
; 18:1               ; 17 bits   ; 204 LEs       ; 17 LEs               ; 187 LEs                ; Yes        ; |digital_cam_impl3|sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                                                                                                                                                 ;
; 18:1               ; 17 bits   ; 204 LEs       ; 17 LEs               ; 187 LEs                ; Yes        ; |digital_cam_impl3|sdram_rw:Inst_sdram_rw|addr_buf2_r[13]                                                                                                                                                ;
; 11:1               ; 17 bits   ; 119 LEs       ; 17 LEs               ; 102 LEs                ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|rd_cntr[15]                                                                                                                                     ;
; 11:1               ; 17 bits   ; 119 LEs       ; 17 LEs               ; 102 LEs                ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|wr_cntr[6]                                                                                                                                      ;
; 7:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |digital_cam_impl3|rdaddress_buf_2[7]                                                                                                                                                                    ;
; 12:1               ; 9 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; Yes        ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|ColsCounter[6]                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl3|sdram_controller:Inst_sdram_controller|oe_r                                                                                                                                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |digital_cam_impl3|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |digital_cam_impl3|do_black_white:Inst_black_white|state[0]                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_1|q[1]                                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl3|frame_buffer:Inst_frame_buf_2|q[3]                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7]                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4]                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5]                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4]                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5]                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7]                                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4]                                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |digital_cam_impl3|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7]                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_rbi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ah11:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------+
; Parameter Name                ; Value                       ; Type                                  ;
+-------------------------------+-----------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                               ;
; LOCK_LOW                      ; 1                           ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                               ;
; BANDWIDTH                     ; 0                           ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                        ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; VCO_MIN                       ; 0                           ; Untyped                               ;
; VCO_MAX                       ; 0                           ; Untyped                               ;
; VCO_CENTER                    ; 0                           ; Untyped                               ;
; PFD_MIN                       ; 0                           ; Untyped                               ;
; PFD_MAX                       ; 0                           ; Untyped                               ;
; M_INITIAL                     ; 0                           ; Untyped                               ;
; M                             ; 0                           ; Untyped                               ;
; N                             ; 1                           ; Untyped                               ;
; M2                            ; 1                           ; Untyped                               ;
; N2                            ; 1                           ; Untyped                               ;
; SS                            ; 1                           ; Untyped                               ;
; C0_HIGH                       ; 0                           ; Untyped                               ;
; C1_HIGH                       ; 0                           ; Untyped                               ;
; C2_HIGH                       ; 0                           ; Untyped                               ;
; C3_HIGH                       ; 0                           ; Untyped                               ;
; C4_HIGH                       ; 0                           ; Untyped                               ;
; C5_HIGH                       ; 0                           ; Untyped                               ;
; C6_HIGH                       ; 0                           ; Untyped                               ;
; C7_HIGH                       ; 0                           ; Untyped                               ;
; C8_HIGH                       ; 0                           ; Untyped                               ;
; C9_HIGH                       ; 0                           ; Untyped                               ;
; C0_LOW                        ; 0                           ; Untyped                               ;
; C1_LOW                        ; 0                           ; Untyped                               ;
; C2_LOW                        ; 0                           ; Untyped                               ;
; C3_LOW                        ; 0                           ; Untyped                               ;
; C4_LOW                        ; 0                           ; Untyped                               ;
; C5_LOW                        ; 0                           ; Untyped                               ;
; C6_LOW                        ; 0                           ; Untyped                               ;
; C7_LOW                        ; 0                           ; Untyped                               ;
; C8_LOW                        ; 0                           ; Untyped                               ;
; C9_LOW                        ; 0                           ; Untyped                               ;
; C0_INITIAL                    ; 0                           ; Untyped                               ;
; C1_INITIAL                    ; 0                           ; Untyped                               ;
; C2_INITIAL                    ; 0                           ; Untyped                               ;
; C3_INITIAL                    ; 0                           ; Untyped                               ;
; C4_INITIAL                    ; 0                           ; Untyped                               ;
; C5_INITIAL                    ; 0                           ; Untyped                               ;
; C6_INITIAL                    ; 0                           ; Untyped                               ;
; C7_INITIAL                    ; 0                           ; Untyped                               ;
; C8_INITIAL                    ; 0                           ; Untyped                               ;
; C9_INITIAL                    ; 0                           ; Untyped                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                               ;
; C0_PH                         ; 0                           ; Untyped                               ;
; C1_PH                         ; 0                           ; Untyped                               ;
; C2_PH                         ; 0                           ; Untyped                               ;
; C3_PH                         ; 0                           ; Untyped                               ;
; C4_PH                         ; 0                           ; Untyped                               ;
; C5_PH                         ; 0                           ; Untyped                               ;
; C6_PH                         ; 0                           ; Untyped                               ;
; C7_PH                         ; 0                           ; Untyped                               ;
; C8_PH                         ; 0                           ; Untyped                               ;
; C9_PH                         ; 0                           ; Untyped                               ;
; L0_HIGH                       ; 1                           ; Untyped                               ;
; L1_HIGH                       ; 1                           ; Untyped                               ;
; G0_HIGH                       ; 1                           ; Untyped                               ;
; G1_HIGH                       ; 1                           ; Untyped                               ;
; G2_HIGH                       ; 1                           ; Untyped                               ;
; G3_HIGH                       ; 1                           ; Untyped                               ;
; E0_HIGH                       ; 1                           ; Untyped                               ;
; E1_HIGH                       ; 1                           ; Untyped                               ;
; E2_HIGH                       ; 1                           ; Untyped                               ;
; E3_HIGH                       ; 1                           ; Untyped                               ;
; L0_LOW                        ; 1                           ; Untyped                               ;
; L1_LOW                        ; 1                           ; Untyped                               ;
; G0_LOW                        ; 1                           ; Untyped                               ;
; G1_LOW                        ; 1                           ; Untyped                               ;
; G2_LOW                        ; 1                           ; Untyped                               ;
; G3_LOW                        ; 1                           ; Untyped                               ;
; E0_LOW                        ; 1                           ; Untyped                               ;
; E1_LOW                        ; 1                           ; Untyped                               ;
; E2_LOW                        ; 1                           ; Untyped                               ;
; E3_LOW                        ; 1                           ; Untyped                               ;
; L0_INITIAL                    ; 1                           ; Untyped                               ;
; L1_INITIAL                    ; 1                           ; Untyped                               ;
; G0_INITIAL                    ; 1                           ; Untyped                               ;
; G1_INITIAL                    ; 1                           ; Untyped                               ;
; G2_INITIAL                    ; 1                           ; Untyped                               ;
; G3_INITIAL                    ; 1                           ; Untyped                               ;
; E0_INITIAL                    ; 1                           ; Untyped                               ;
; E1_INITIAL                    ; 1                           ; Untyped                               ;
; E2_INITIAL                    ; 1                           ; Untyped                               ;
; E3_INITIAL                    ; 1                           ; Untyped                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                               ;
; L0_PH                         ; 0                           ; Untyped                               ;
; L1_PH                         ; 0                           ; Untyped                               ;
; G0_PH                         ; 0                           ; Untyped                               ;
; G1_PH                         ; 0                           ; Untyped                               ;
; G2_PH                         ; 0                           ; Untyped                               ;
; G3_PH                         ; 0                           ; Untyped                               ;
; E0_PH                         ; 0                           ; Untyped                               ;
; E1_PH                         ; 0                           ; Untyped                               ;
; E2_PH                         ; 0                           ; Untyped                               ;
; E3_PH                         ; 0                           ; Untyped                               ;
; M_PH                          ; 0                           ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                               ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                        ;
+-------------------------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                               ;
; window_size    ; 3     ; Signed Integer                                                                                                               ;
; row_bits       ; 8     ; Signed Integer                                                                                                               ;
; col_bits       ; 9     ; Signed Integer                                                                                                               ;
; no_of_rows     ; 240   ; Signed Integer                                                                                                               ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                     ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; row_bits       ; 8     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_rbi1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_rbi1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                               ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                            ;
; WIDTH_A                            ; 16                                           ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                                            ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                                          ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; INIT_FILE                          ; digital_cam_impl3.digital_cam_impl30.rtl.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ah11                              ; Untyped                                                            ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                           ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                    ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                             ;
; Entity Instance                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                             ;
; Entity Instance                           ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pdata_in[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; fsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pdata_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Address_Generator:Inst_Address_Generator" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; rst_i ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; areset ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 26 11:51:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl3 -c digital_cam_impl3
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd
    Info (12022): Found design unit 1: SyncSignalsDelayer-Behavioral
    Info (12023): Found entity 1: SyncSignalsDelayer
Info (12021): Found 2 design units, including 1 entities, in source file ed_counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral
    Info (12023): Found entity 1: Counter
Info (12021): Found 2 design units, including 1 entities, in source file do_edge_detection.vhd
    Info (12022): Found design unit 1: do_edge_detection-my_behavioral
    Info (12023): Found entity 1: do_edge_detection
Info (12021): Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd
    Info (12022): Found design unit 1: edge_sobel-Behavioral
    Info (12023): Found entity 1: edge_sobel
Info (12021): Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: TYPES
    Info (12022): Found design unit 2: FIFOLineBuffer-Behavioral
    Info (12023): Found entity 1: FIFOLineBuffer
Info (12021): Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd
    Info (12022): Found design unit 1: edge_sobel_wrapper-Structural
    Info (12023): Found entity 1: edge_sobel_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: DoubleFiFOLineBuffer-Behavioral
    Info (12023): Found entity 1: DoubleFiFOLineBuffer
Info (12021): Found 2 design units, including 1 entities, in source file ed_cache_system.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem
    Info (12023): Found entity 1: CacheSystem
Info (12021): Found 2 design units, including 1 entities, in source file binary_divider.vhd
    Info (12022): Found design unit 1: binary_divider_ver1-direct_behavioral
    Info (12023): Found entity 1: binary_divider_ver1
Info (12021): Found 2 design units, including 1 entities, in source file do_black_white.vhd
    Info (12022): Found design unit 1: do_black_white-my_behavioral
    Info (12023): Found entity 1: do_black_white
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral
    Info (12023): Found entity 1: VGA
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: digital_cam_impl3-my_structural
    Info (12023): Found entity 1: digital_cam_impl3
Info (12021): Found 2 design units, including 1 entities, in source file sdram_rw.vhd
    Info (12022): Found design unit 1: sdram_rw-my_behavioral
    Info (12023): Found entity 1: sdram_rw
Info (12021): Found 2 design units, including 1 entities, in source file sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-my_behavioral
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral
    Info (12023): Found entity 1: RGB
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral
    Info (12023): Found entity 1: ov7670_registers
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral
    Info (12023): Found entity 1: ov7670_controller
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral
    Info (12023): Found entity 1: ov7670_capture
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN
    Info (12023): Found entity 1: my_frame_buffer_15to0
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN
    Info (12023): Found entity 1: my_altpll
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral
    Info (12023): Found entity 1: i2c_sender
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN
    Info (12023): Found entity 1: frame_buffer
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral
    Info (12023): Found entity 1: Address_Generator
Info (12127): Elaborating entity "digital_cam_impl3" for the top level hierarchy
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_four_clocks_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:Inst_debounce_resend"
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buf_1"
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top"
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iip3.tdf
    Info (12023): Found entity 1: altsyncram_iip3
Info (12128): Elaborating entity "altsyncram_iip3" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12128): Elaborating entity "decode_k8a" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob
Info (12128): Elaborating entity "mux_mob" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|mux_mob:mux3"
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller"
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers"
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture"
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA"
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB"
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:Inst_sdram_controller"
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(292): signal "init_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(299): signal "wait_200us_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(309): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(310): signal "init_pre_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(323): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(343): signal "init_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(345): signal "do_refresh" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(347): signal "stb_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(357): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(367): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(368): signal "we_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(411): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sdram_rw" for hierarchy "sdram_rw:Inst_sdram_rw"
Info (12128): Elaborating entity "do_black_white" for hierarchy "do_black_white:Inst_black_white"
Warning (10036): Verilog HDL or VHDL warning at do_black_white.vhd(78): object "remainder_not_used" assigned a value but never read
Info (12128): Elaborating entity "binary_divider_ver1" for hierarchy "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"
Info (12128): Elaborating entity "do_edge_detection" for hierarchy "do_edge_detection:Inst_edge_detection"
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object "hsync_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object "vsync_delayed" assigned a value but never read
Info (12128): Elaborating entity "edge_sobel_wrapper" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"
Info (12128): Elaborating entity "CacheSystem" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out6", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out7", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out8", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out9", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "pdata_out9[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out9[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out8[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out7[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out6[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out5[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out4[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out3[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out2[7]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[0]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[1]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[2]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[3]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[4]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[5]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[6]" at ed_cache_system.vhd(151)
Info (10041): Inferred latch for "pdata_out1[7]" at ed_cache_system.vhd(151)
Info (12128): Elaborating entity "DoubleFiFOLineBuffer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer"
Info (12128): Elaborating entity "FIFOLineBuffer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1"
Info (12128): Elaborating entity "SyncSignalsDelayer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"
Warning (10631): VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable "fsync_temp", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "fsync_temp" at ed_sync_signals_delayer.vhd(74)
Info (12128): Elaborating entity "Counter" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp"
Info (12128): Elaborating entity "Counter" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter"
Info (12128): Elaborating entity "edge_sobel" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl"
Warning (276020): Inferred RAM node "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to digital_cam_impl3.digital_cam_impl30.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|Div0"
Info (12130): Elaborated megafunction instantiation "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0"
Info (12133): Instantiated megafunction "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "320"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "320"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rbi1.tdf
    Info (12023): Found entity 1: altsyncram_rbi1
Info (12130): Elaborated megafunction instantiation "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "digital_cam_impl3.digital_cam_impl30.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ah11.tdf
    Info (12023): Found entity 1: altsyncram_ah11
Info (12130): Elaborated megafunction instantiation "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0"
Info (12133): Instantiated megafunction "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_dll_locked" is stuck at VCC
    Warning (13410): Pin "vga_sync_N" is stuck at VCC
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND
    Warning (13410): Pin "ov7670_reset" is stuck at VCC
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2165 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1662 logic cells
    Info (21064): Implemented 408 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4716 megabytes
    Info: Processing ended: Fri Apr 26 11:51:21 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


