

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_wrapper_7'
================================================================
* Date:           Thu Sep 12 16:27:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1778|     1778|  8.890 us|  8.890 us|  1778|  1778|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+
        |grp_C_drain_IO_L1_out_fu_26  |C_drain_IO_L1_out  |     1777|     1777|  8.885 us|  8.885 us|  1777|  1777|       no|
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|     -|      106|      639|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      111|      700|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |grp_C_drain_IO_L1_out_fu_26  |C_drain_IO_L1_out  |        4|   0|  106|  639|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |Total                        |                   |        4|   0|  106|  639|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done                                   |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_write  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_1_read                  |   9|          2|    1|          2|
    |real_start                                |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  59|         13|    6|         13|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  2|   0|    2|          0|
    |ap_done_reg                               |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                            |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  5|   0|    5|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|start_full_n                                       |   in|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|start_out                                          |  out|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|start_write                                        |  out|    1|  ap_ctrl_hs|         C_drain_IO_L1_out_wrapper.7|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_1_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_din             |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_write           |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_PE_0_1_dout                           |   in|   32|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_num_data_valid                 |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_fifo_cap                       |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_empty_n                        |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_read                           |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln982 = call void @C_drain_IO_L1_out, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:982]   --->   Operation 3 'call' 'call_ln982' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln982 = call void @C_drain_IO_L1_out, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i32 %fifo_C_drain_PE_0_1" [src/kernel_kernel.cpp:982]   --->   Operation 10 'call' 'call_ln982' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln988 = ret" [src/kernel_kernel.cpp:988]   --->   Operation 11 'ret' 'ret_ln988' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln982        (call         ) [ 000]
ret_ln988         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="grp_C_drain_IO_L1_out_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="128" slack="0"/>
<pin id="29" dir="0" index="2" bw="128" slack="0"/>
<pin id="30" dir="0" index="3" bw="32" slack="0"/>
<pin id="31" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln982/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="26" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_0 | {1 2 }
 - Input state : 
	Port: C_drain_IO_L1_out_wrapper.7 : fifo_C_drain_C_drain_IO_L1_out_1_1 | {1 2 }
	Port: C_drain_IO_L1_out_wrapper.7 : fifo_C_drain_PE_0_1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_C_drain_IO_L1_out_fu_26 |    4    |  0.774  |   217   |   237   |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    4    |  0.774  |   217   |   237   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    0   |   217  |   237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   217  |   237  |
+-----------+--------+--------+--------+--------+
