{"sha": "9d66505a5df3c96441dc4f19efd6e1158c5a4640", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWQ2NjUwNWE1ZGYzYzk2NDQxZGM0ZjE5ZWZkNmUxMTU4YzVhNDY0MA==", "commit": {"author": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-01-15T15:10:53Z"}, "committer": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-01-27T12:44:49Z"}, "message": "aarch64: Use RTL builtins for integer mla_n intrinsics\n\nRewrite integer mla_n Neon intrinsics to use RTL builtins rather than\ninline assembly code, allowing for better scheduling and\noptimization.\n\ngcc/ChangeLog:\n\n2021-01-15  Jonathan Wright  <jonathan.wright@arm.com>\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add mla_n builtin\n\tgenerator macro.\n\t* config/aarch64/aarch64-simd.md (*aarch64_mla_elt_merge<mode>):\n\tRename to...\n\t(aarch64_mla_n<mode>): This.\n\t* config/aarch64/arm_neon.h (vmla_n_s16): Use RTL builtin\n\tinstead of asm.\n\t(vmla_n_s32): Likewise.\n\t(vmla_n_u16): Likewise.\n\t(vmla_n_u32): Likewise.\n\t(vmlaq_n_s16): Likewise.\n\t(vmlaq_n_s32): Likewise.\n\t(vmlaq_n_u16): Likewise.\n\t(vmlaq_n_u32): Likewise.", "tree": {"sha": "9904bc45307a283da1c0eb8b9f8ed6b3127c2135", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9904bc45307a283da1c0eb8b9f8ed6b3127c2135"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9d66505a5df3c96441dc4f19efd6e1158c5a4640", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d66505a5df3c96441dc4f19efd6e1158c5a4640", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9d66505a5df3c96441dc4f19efd6e1158c5a4640", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d66505a5df3c96441dc4f19efd6e1158c5a4640/comments", "author": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "f004d6d9fab9fe732b94f0e7d254700795a37f30", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f004d6d9fab9fe732b94f0e7d254700795a37f30", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f004d6d9fab9fe732b94f0e7d254700795a37f30"}], "stats": {"total": 81, "additions": 26, "deletions": 55}, "files": [{"sha": "ef83d5eee55a3d3e952a5078abaf0c03b4c3b01c", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=9d66505a5df3c96441dc4f19efd6e1158c5a4640", "patch": "@@ -180,6 +180,8 @@\n \n   /* Implemented by aarch64_mla<mode>.  */\n   BUILTIN_VDQ_BHSI (TERNOP, mla, 0, NONE)\n+  /* Implemented by aarch64_mla_n<mode>.  */\n+  BUILTIN_VDQHS (TERNOP, mla_n, 0, NONE)\n \n   /* Implemented by aarch64_<su>mlsl<mode>.  */\n   BUILTIN_VD_BHSI (TERNOP, smlsl, 0, NONE)"}, {"sha": "693a61871051cb5030811e772b21bd0429c0fddb", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 8, "deletions": 7, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=9d66505a5df3c96441dc4f19efd6e1158c5a4640", "patch": "@@ -1384,15 +1384,16 @@\n   [(set_attr \"type\" \"neon_mla_<Vetype>_scalar<q>\")]\n )\n \n-(define_insn \"*aarch64_mla_elt_merge<mode>\"\n-  [(set (match_operand:VDQHS 0 \"register_operand\" \"=w\")\n+(define_insn \"aarch64_mla_n<mode>\"\n+ [(set (match_operand:VDQHS 0 \"register_operand\" \"=w\")\n \t(plus:VDQHS\n-\t  (mult:VDQHS (vec_duplicate:VDQHS\n-\t\t  (match_operand:<VEL> 1 \"register_operand\" \"<h_con>\"))\n-\t\t(match_operand:VDQHS 2 \"register_operand\" \"w\"))\n-\t  (match_operand:VDQHS 3 \"register_operand\" \"0\")))]\n+\t  (mult:VDQHS\n+\t    (vec_duplicate:VDQHS\n+\t      (match_operand:<VEL> 3 \"register_operand\" \"<h_con>\"))\n+\t    (match_operand:VDQHS 2 \"register_operand\" \"w\"))\n+\t  (match_operand:VDQHS 1 \"register_operand\" \"0\")))]\n  \"TARGET_SIMD\"\n- \"mla\\t%0.<Vtype>, %2.<Vtype>, %1.<Vetype>[0]\"\n+ \"mla\\t%0.<Vtype>, %2.<Vtype>, %3.<Vetype>[0]\"\n   [(set_attr \"type\" \"neon_mla_<Vetype>_scalar<q>\")]\n )\n "}, {"sha": "ef865625a3da545470549745afea03878a0bdbbc", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 16, "deletions": 48, "changes": 64, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9d66505a5df3c96441dc4f19efd6e1158c5a4640/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=9d66505a5df3c96441dc4f19efd6e1158c5a4640", "patch": "@@ -7246,48 +7246,32 @@ __extension__ extern __inline int16x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_n_s16 (int16x4_t __a, int16x4_t __b, int16_t __c)\n {\n-  int16x4_t __result;\n-  __asm__ (\"mla %0.4h,%2.4h,%3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mla_nv4hi (__a, __b, __c);\n }\n \n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_n_s32 (int32x2_t __a, int32x2_t __b, int32_t __c)\n {\n-  int32x2_t __result;\n-  __asm__ (\"mla %0.2s,%2.2s,%3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mla_nv2si (__a, __b, __c);\n }\n \n __extension__ extern __inline uint16x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_n_u16 (uint16x4_t __a, uint16x4_t __b, uint16_t __c)\n {\n-  uint16x4_t __result;\n-  __asm__ (\"mla %0.4h,%2.4h,%3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint16x4_t) __builtin_aarch64_mla_nv4hi ((int16x4_t) __a,\n+                                                   (int16x4_t) __b,\n+                                                   (int16_t) __c);\n }\n \n __extension__ extern __inline uint32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_n_u32 (uint32x2_t __a, uint32x2_t __b, uint32_t __c)\n {\n-  uint32x2_t __result;\n-  __asm__ (\"mla %0.2s,%2.2s,%3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint32x2_t) __builtin_aarch64_mla_nv2si ((int32x2_t) __a,\n+                                                   (int32x2_t) __b,\n+                                                   (int32_t) __c);\n }\n \n __extension__ extern __inline int8x8_t\n@@ -7763,48 +7747,32 @@ __extension__ extern __inline int16x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_n_s16 (int16x8_t __a, int16x8_t __b, int16_t __c)\n {\n-  int16x8_t __result;\n-  __asm__ (\"mla %0.8h,%2.8h,%3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mla_nv8hi (__a, __b, __c);\n }\n \n __extension__ extern __inline int32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_n_s32 (int32x4_t __a, int32x4_t __b, int32_t __c)\n {\n-  int32x4_t __result;\n-  __asm__ (\"mla %0.4s,%2.4s,%3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mla_nv4si (__a, __b, __c);\n }\n \n __extension__ extern __inline uint16x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_n_u16 (uint16x8_t __a, uint16x8_t __b, uint16_t __c)\n {\n-  uint16x8_t __result;\n-  __asm__ (\"mla %0.8h,%2.8h,%3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint16x8_t) __builtin_aarch64_mla_nv8hi ((int16x8_t) __a,\n+                                                   (int16x8_t) __b,\n+                                                   (int16_t) __c);\n }\n \n __extension__ extern __inline uint32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_n_u32 (uint32x4_t __a, uint32x4_t __b, uint32_t __c)\n {\n-  uint32x4_t __result;\n-  __asm__ (\"mla %0.4s,%2.4s,%3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint32x4_t) __builtin_aarch64_mla_nv4si ((int32x4_t) __a,\n+                                                   (int32x4_t) __b,\n+                                                   (int32_t) __c);\n }\n \n __extension__ extern __inline int8x16_t"}]}