vendor_name = ModelSim
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/write_control.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d2_control.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d1_control.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/rem_controls.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE2_mux_control.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE1_mux_control.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/db/Top_entity.cbx.xml
design_name = hard_block
design_name = Top_entity
instance = comp, \clock~input\, clock~input, Top_entity, 1
instance = comp, \reset~input\, reset~input, Top_entity, 1
