

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Sat Dec 11 19:29:50 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.915 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 12 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 15 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 17 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_of_nodes_read"   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln91 = store i66 0, i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 20 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 0, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 21 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln91 = store i64 0, i64 %indvar_flatten" [GAT_compute.cpp:91]   --->   Operation 22 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 0, i32 %n1" [GAT_compute.cpp:91]   --->   Operation 23 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln91 = store i18 0, i18 %n2" [GAT_compute.cpp:91]   --->   Operation 24 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i64.i2, i64 %bound, i2 0"   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln93_1 = icmp_eq  i32 %num_of_nodes_read, i32 0" [GAT_compute.cpp:93]   --->   Operation 30 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln91 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GAT_compute.cpp:91]   --->   Operation 31 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%nh_1 = load i3 %nh" [GAT_compute.cpp:91]   --->   Operation 32 'load' 'nh_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 33 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 34 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [3/3] (0.99ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 35 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.07ns)   --->   "%icmp_ln91 = icmp_eq  i66 %indvar_flatten22_load, i66 %tmp" [GAT_compute.cpp:91]   --->   Operation 36 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.15ns)   --->   "%add_ln91_1 = add i66 %indvar_flatten22_load, i66 1" [GAT_compute.cpp:91]   --->   Operation 37 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %._crit_edge204.loopexit, void" [GAT_compute.cpp:91]   --->   Operation 38 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.57ns)   --->   "%add_ln91 = add i3 %nh_1, i3 1" [GAT_compute.cpp:91]   --->   Operation 40 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.06ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten_load, i64 %bound" [GAT_compute.cpp:92]   --->   Operation 41 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i3 %add_ln91, i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 42 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln92_1 = add i64 %indvar_flatten_load, i64 1" [GAT_compute.cpp:92]   --->   Operation 43 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln92_4 = select i1 %icmp_ln92, i64 1, i64 %add_ln92_1" [GAT_compute.cpp:92]   --->   Operation 44 'select' 'select_ln92_4' <Predicate = (!icmp_ln91)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln91 = store i66 %add_ln91_1, i66 %indvar_flatten22" [GAT_compute.cpp:91]   --->   Operation 45 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 %select_ln91_1, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 46 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln92 = store i64 %select_ln92_4, i64 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 47 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%n2_3 = load i18 %n2" [GAT_compute.cpp:93]   --->   Operation 48 'load' 'n2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 49 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i18 %n2_3" [GAT_compute.cpp:93]   --->   Operation 50 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_eq  i32 %zext_ln93, i32 %num_of_nodes_read" [GAT_compute.cpp:93]   --->   Operation 51 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln91_4 = select i1 %icmp_ln92, i1 %icmp_ln93_1, i1 %icmp_ln93" [GAT_compute.cpp:91]   --->   Operation 52 'select' 'select_ln91_4' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%or_ln92 = or i1 %select_ln91_4, i1 %icmp_ln92" [GAT_compute.cpp:92]   --->   Operation 53 'or' 'or_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %or_ln92, i18 0, i18 %n2_3" [GAT_compute.cpp:92]   --->   Operation 54 'select' 'select_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 55 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln93 = add i18 %select_ln92, i18 1" [GAT_compute.cpp:93]   --->   Operation 56 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln93 = store i18 %add_ln93, i18 %n2" [GAT_compute.cpp:93]   --->   Operation 57 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%n1_2 = load i32 %n1"   --->   Operation 58 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/3] (0.00ns) (grouped into DSP with root node empty_98)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 200" [GAT_compute.cpp:91]   --->   Operation 59 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i32 %n1_2"   --->   Operation 60 'trunc' 'empty' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %n1_2"   --->   Operation 61 'trunc' 'empty_97' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_98 = add i10 %mul_ln91, i10 %empty_97" [GAT_compute.cpp:91]   --->   Operation 62 'add' 'empty_98' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.22ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i32 0, i32 %n1_2" [GAT_compute.cpp:91]   --->   Operation 63 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i3 %add_ln91" [GAT_compute.cpp:91]   --->   Operation 64 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.46ns)   --->   "%mul_ln91_1 = mul i10 %zext_ln91_1, i10 200" [GAT_compute.cpp:91]   --->   Operation 65 'mul' 'mul_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !select_ln91_4)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %select_ln91_1" [GAT_compute.cpp:98]   --->   Operation 66 'zext' 'zext_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.46ns)   --->   "%mul_ln98 = mul i11 %zext_ln98, i11 200" [GAT_compute.cpp:98]   --->   Operation 67 'mul' 'mul_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i11 %mul_ln98" [GAT_compute.cpp:91]   --->   Operation 68 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln91_2 = select i1 %icmp_ln92, i18 0, i18 %empty" [GAT_compute.cpp:91]   --->   Operation 69 'select' 'select_ln91_2' <Predicate = (!icmp_ln91 & !select_ln91_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.88ns)   --->   "%add_ln92 = add i32 %select_ln91, i32 1" [GAT_compute.cpp:92]   --->   Operation 70 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%empty_99 = trunc i32 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 71 'trunc' 'empty_99' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_100 = trunc i32 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 72 'trunc' 'empty_100' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.72ns)   --->   "%empty_101 = add i10 %trunc_ln91, i10 %empty_100" [GAT_compute.cpp:91]   --->   Operation 73 'add' 'empty_101' <Predicate = (!icmp_ln91 & select_ln91_4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %select_ln91_4, i18 %empty_99, i18 %select_ln91_2" [GAT_compute.cpp:92]   --->   Operation 74 'select' 'select_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.22ns)   --->   "%select_ln92_3 = select i1 %select_ln91_4, i32 %add_ln92, i32 %select_ln91" [GAT_compute.cpp:92]   --->   Operation 75 'select' 'select_ln92_3' <Predicate = (!icmp_ln91)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.72ns)   --->   "%add_ln712 = add i10 %trunc_ln91, i10 %trunc_ln98"   --->   Operation 76 'add' 'add_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln92 = store i32 %select_ln92_3, i32 %n1" [GAT_compute.cpp:92]   --->   Operation 77 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.69>
ST_6 : Operation 78 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_98 = add i10 %mul_ln91, i10 %empty_97" [GAT_compute.cpp:91]   --->   Operation 78 'add' 'empty_98' <Predicate = (!icmp_ln92 & !select_ln91_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i11 %mul_ln98" [GAT_compute.cpp:91]   --->   Operation 79 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln91_3 = select i1 %icmp_ln92, i10 %mul_ln91_1, i10 %empty_98" [GAT_compute.cpp:91]   --->   Operation 80 'select' 'select_ln91_3' <Predicate = (!icmp_ln91 & !select_ln91_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.69ns) (grouped into DSP with root node add_ln98_1)   --->   "%add_ln98 = add i18 %zext_ln91_2, i18 %select_ln92_1" [GAT_compute.cpp:98]   --->   Operation 81 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 82 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln91)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %select_ln91_4, i10 %empty_101, i10 %select_ln91_3" [GAT_compute.cpp:92]   --->   Operation 83 'select' 'select_ln92_2' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%select_ln92_2_cast = zext i10 %select_ln92_2" [GAT_compute.cpp:92]   --->   Operation 84 'zext' 'select_ln92_2_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %select_ln92_2_cast" [GAT_compute.cpp:92]   --->   Operation 85 'getelementptr' 'scores_source_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.20ns)   --->   "%scores_source_V_load = load i10 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 86 'load' 'scores_source_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %add_ln712"   --->   Operation 87 'zext' 'zext_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%scores_target_V_addr = getelementptr i28 %scores_target_V, i64 0, i64 %zext_ln712"   --->   Operation 88 'getelementptr' 'scores_target_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.20ns)   --->   "%scores_target_V_load = load i10 %scores_target_V_addr"   --->   Operation 89 'load' 'scores_target_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 90 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/2] (1.20ns)   --->   "%scores_source_V_load = load i10 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 91 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i28 %scores_source_V_load" [GAT_compute.cpp:92]   --->   Operation 92 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (1.20ns)   --->   "%scores_target_V_load = load i10 %scores_target_V_addr"   --->   Operation 93 'load' 'scores_target_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %scores_target_V_load"   --->   Operation 94 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%temp_V = add i28 %scores_target_V_load, i28 %scores_source_V_load"   --->   Operation 95 'add' 'temp_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.85ns)   --->   "%add_ln95 = add i27 %trunc_ln712, i27 %trunc_ln92" [GAT_compute.cpp:95]   --->   Operation 96 'add' 'add_ln95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.81ns)   --->   "%icmp_ln1548 = icmp_sgt  i28 %temp_V, i28 0"   --->   Operation 97 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %temp_V, i32 27"   --->   Operation 98 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.32ns)   --->   "%min_V = select i1 %tmp_19, i28 %temp_V, i28 0" [GAT_compute.cpp:97]   --->   Operation 99 'select' 'min_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %min_V"   --->   Operation 100 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 101 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 102 [1/3] (0.00ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98_1 = mul i18 %add_ln98, i18 200" [GAT_compute.cpp:98]   --->   Operation 102 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i18 %mul_ln98_1, i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 103 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i18 %mul_ln98_1, i18 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 105 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 106 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.20>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i18 %add_ln98_1" [GAT_compute.cpp:98]   --->   Operation 109 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln98_1" [GAT_compute.cpp:98]   --->   Operation 110 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:93]   --->   Operation 111 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [GAT_compute.cpp:93]   --->   Operation 112 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 113 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln96 = select i1 %icmp_ln1548, i27 %add_ln95, i27 0" [GAT_compute.cpp:96]   --->   Operation 114 'select' 'select_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln96, i18 0"   --->   Operation 115 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1245 = zext i45 %lhs"   --->   Operation 116 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712 = sext i45 %r_V"   --->   Operation 117 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.96ns) (out node of the LUT)   --->   "%ret_V = add i46 %zext_ln1245, i46 %sext_ln712"   --->   Operation 118 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 119 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.24ns)   --->   "%store_ln98 = store i28 %trunc_ln, i18 %all_scores_V_addr" [GAT_compute.cpp:98]   --->   Operation 120 'store' 'store_ln98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [GAT_compute.cpp:102]   --->   Operation 122 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scores_source_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scores_target_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ all_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                    (alloca        ) [ 011111111110]
n1                    (alloca        ) [ 011111111110]
indvar_flatten        (alloca        ) [ 011111111110]
nh                    (alloca        ) [ 011111111110]
indvar_flatten22      (alloca        ) [ 011111111110]
num_of_nodes_read     (read          ) [ 001111111110]
cast                  (zext          ) [ 001000000000]
store_ln91            (store         ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
specmemcore_ln0       (specmemcore   ) [ 000000000000]
specmemcore_ln0       (specmemcore   ) [ 000000000000]
specmemcore_ln0       (specmemcore   ) [ 000000000000]
bound                 (mul           ) [ 000111111110]
tmp                   (bitconcatenate) [ 000111111110]
icmp_ln93_1           (icmp          ) [ 000111111110]
br_ln91               (br            ) [ 000000000000]
nh_1                  (load          ) [ 000000000000]
indvar_flatten22_load (load          ) [ 000000000000]
zext_ln91             (zext          ) [ 000111000000]
icmp_ln91             (icmp          ) [ 000111111110]
add_ln91_1            (add           ) [ 000000000000]
br_ln91               (br            ) [ 000000000000]
indvar_flatten_load   (load          ) [ 000000000000]
add_ln91              (add           ) [ 000111000000]
icmp_ln92             (icmp          ) [ 000111100000]
select_ln91_1         (select        ) [ 000111000000]
add_ln92_1            (add           ) [ 000000000000]
select_ln92_4         (select        ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
store_ln91            (store         ) [ 000000000000]
store_ln92            (store         ) [ 000000000000]
n2_3                  (load          ) [ 000000000000]
zext_ln93             (zext          ) [ 000000000000]
icmp_ln93             (icmp          ) [ 000000000000]
select_ln91_4         (select        ) [ 000101100000]
or_ln92               (or            ) [ 000000000000]
select_ln92           (select        ) [ 000101111100]
trunc_ln98            (trunc         ) [ 000101000000]
add_ln93              (add           ) [ 000000000000]
store_ln93            (store         ) [ 000000000000]
n1_2                  (load          ) [ 000000000000]
mul_ln91              (mul           ) [ 000100100000]
empty                 (trunc         ) [ 000000000000]
empty_97              (trunc         ) [ 000100100000]
select_ln91           (select        ) [ 000000000000]
zext_ln91_1           (zext          ) [ 000000000000]
mul_ln91_1            (mul           ) [ 000100100000]
zext_ln98             (zext          ) [ 000000000000]
mul_ln98              (mul           ) [ 000100100000]
trunc_ln91            (trunc         ) [ 000000000000]
select_ln91_2         (select        ) [ 000000000000]
add_ln92              (add           ) [ 000000000000]
empty_99              (trunc         ) [ 000000000000]
empty_100             (trunc         ) [ 000000000000]
empty_101             (add           ) [ 000100100000]
select_ln92_1         (select        ) [ 000100100000]
select_ln92_3         (select        ) [ 000000000000]
add_ln712             (add           ) [ 000100100000]
store_ln92            (store         ) [ 000000000000]
empty_98              (add           ) [ 000000000000]
zext_ln91_2           (zext          ) [ 000000000000]
select_ln91_3         (select        ) [ 000000000000]
add_ln98              (add           ) [ 000100011000]
select_ln92_2         (select        ) [ 000000000000]
select_ln92_2_cast    (zext          ) [ 000000000000]
scores_source_V_addr  (getelementptr ) [ 000100010000]
zext_ln712            (zext          ) [ 000000000000]
scores_target_V_addr  (getelementptr ) [ 000100010000]
scores_source_V_load  (load          ) [ 000000000000]
trunc_ln92            (trunc         ) [ 000000000000]
scores_target_V_load  (load          ) [ 000000000000]
trunc_ln712           (trunc         ) [ 000000000000]
temp_V                (add           ) [ 000000000000]
add_ln95              (add           ) [ 000100001110]
icmp_ln1548           (icmp          ) [ 000100001110]
tmp_19                (bitselect     ) [ 000000000000]
min_V                 (select        ) [ 000000000000]
sext_ln1171           (sext          ) [ 000100001110]
mul_ln98_1            (mul           ) [ 000100000100]
add_ln98_1            (add           ) [ 000100000010]
specloopname_ln0      (specloopname  ) [ 000000000000]
specloopname_ln0      (specloopname  ) [ 000000000000]
zext_ln98_1           (zext          ) [ 000000000000]
all_scores_V_addr     (getelementptr ) [ 000000000000]
specpipeline_ln93     (specpipeline  ) [ 000000000000]
specloopname_ln93     (specloopname  ) [ 000000000000]
r_V                   (mul           ) [ 000000000000]
select_ln96           (select        ) [ 000000000000]
lhs                   (bitconcatenate) [ 000000000000]
zext_ln1245           (zext          ) [ 000000000000]
sext_ln712            (sext          ) [ 000000000000]
ret_V                 (add           ) [ 000000000000]
trunc_ln              (partselect    ) [ 000000000000]
store_ln98            (store         ) [ 000000000000]
br_ln0                (br            ) [ 000000000000]
ret_ln102             (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scores_source_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scores_source_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scores_target_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scores_target_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="all_scores_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_scores_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i64.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i27.i18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="n2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="n1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nh_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nh/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten22_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten22/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="num_of_nodes_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="scores_source_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="28" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_source_V_addr/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scores_source_V_load/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="scores_target_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="28" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_target_V_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scores_target_V_load/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="all_scores_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="18" slack="0"/>
<pin id="136" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="all_scores_V_addr/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln98_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="18" slack="0"/>
<pin id="145" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/10 "/>
</bind>
</comp>

<comp id="149" class="1004" name="cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln91_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="66" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln91_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln91_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln91_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln91_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="18" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="66" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln93_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="nh_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="2"/>
<pin id="199" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nh_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten22_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="66" slack="2"/>
<pin id="202" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten22_load/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln91_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln91_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="66" slack="0"/>
<pin id="209" dir="0" index="1" bw="66" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln91_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="66" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="2"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln91_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln92_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln91_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln92_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln92_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="64" slack="0"/>
<pin id="250" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln91_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="66" slack="0"/>
<pin id="256" dir="0" index="1" bw="66" slack="2"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln91_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="2"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln92_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="n2_3_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="3"/>
<pin id="271" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln93_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln93_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="3"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln91_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="2"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_4/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln92_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln92_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="18" slack="0"/>
<pin id="296" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln98_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="0"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln93_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln93_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="18" slack="0"/>
<pin id="312" dir="0" index="1" bw="18" slack="3"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="n1_2_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="4"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_2/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_97_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_97/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln91_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln91_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="2"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mul_ln91_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln98_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="2"/>
<pin id="344" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="mul_ln98_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln91_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln91_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="18" slack="0"/>
<pin id="359" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_2/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln92_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_99_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_99/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="empty_100_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_100/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_101_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_101/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln92_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="18" slack="0"/>
<pin id="385" dir="0" index="2" bw="18" slack="0"/>
<pin id="386" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln92_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln712_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="1"/>
<pin id="399" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln92_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="4"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln91_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="1"/>
<pin id="408" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_2/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln91_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="3"/>
<pin id="411" dir="0" index="1" bw="10" slack="1"/>
<pin id="412" dir="0" index="2" bw="10" slack="0"/>
<pin id="413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_3/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln92_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="0" index="1" bw="10" slack="1"/>
<pin id="417" dir="0" index="2" bw="10" slack="0"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_2/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln92_2_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln92_2_cast/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln712_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln92_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="28" slack="0"/>
<pin id="431" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln712_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="28" slack="0"/>
<pin id="435" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="temp_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="28" slack="0"/>
<pin id="439" dir="0" index="1" bw="28" slack="0"/>
<pin id="440" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_V/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln95_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="27" slack="0"/>
<pin id="445" dir="0" index="1" bw="27" slack="0"/>
<pin id="446" dir="1" index="2" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln1548_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="28" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1548/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_19_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="28" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="min_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="28" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_V/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1171_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="28" slack="0"/>
<pin id="473" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln98_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln96_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="3"/>
<pin id="481" dir="0" index="1" bw="27" slack="3"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="lhs_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="45" slack="0"/>
<pin id="487" dir="0" index="1" bw="27" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln1245_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="45" slack="0"/>
<pin id="495" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln712_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="45" slack="0"/>
<pin id="499" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ret_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="45" slack="0"/>
<pin id="502" dir="0" index="1" bw="45" slack="0"/>
<pin id="503" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="28" slack="0"/>
<pin id="508" dir="0" index="1" bw="46" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="517" class="1007" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="10" slack="0"/>
<pin id="521" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln91/3 empty_98/5 "/>
</bind>
</comp>

<comp id="526" class="1007" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="18" slack="1"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln98/6 mul_ln98_1/6 add_ln98_1/8 "/>
</bind>
</comp>

<comp id="534" class="1007" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="28" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="541" class="1005" name="n2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="0"/>
<pin id="543" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="n1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="indvar_flatten_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="562" class="1005" name="nh_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nh "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten22_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="66" slack="0"/>
<pin id="571" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten22 "/>
</bind>
</comp>

<comp id="576" class="1005" name="num_of_nodes_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="cast_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="588" class="1005" name="bound_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="66" slack="1"/>
<pin id="595" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="598" class="1005" name="icmp_ln93_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="2"/>
<pin id="600" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln93_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln91_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="1"/>
<pin id="605" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln91_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln91_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="2"/>
<pin id="614" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln92_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="626" class="1005" name="select_ln91_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="2"/>
<pin id="628" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln91_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln91_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91_4 "/>
</bind>
</comp>

<comp id="638" class="1005" name="select_ln92_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="18" slack="4"/>
<pin id="640" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln98_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="1"/>
<pin id="645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="648" class="1005" name="empty_97_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="1"/>
<pin id="650" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_97 "/>
</bind>
</comp>

<comp id="653" class="1005" name="mul_ln91_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln91_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="mul_ln98_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="1"/>
<pin id="660" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln98 "/>
</bind>
</comp>

<comp id="663" class="1005" name="empty_101_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_101 "/>
</bind>
</comp>

<comp id="668" class="1005" name="select_ln92_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="18" slack="1"/>
<pin id="670" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln712_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="678" class="1005" name="scores_source_V_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="scores_source_V_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="scores_target_V_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="scores_target_V_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln95_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="27" slack="3"/>
<pin id="690" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln1548_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="3"/>
<pin id="695" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1548 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln1171_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="45" slack="1"/>
<pin id="700" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln98_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="1"/>
<pin id="705" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="153" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="200" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="197" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="221" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="197" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="218" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="227" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="212" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="232" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="246" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="269" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="292" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="315" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="318" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="326" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="351" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="368" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="355" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="362" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="326" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="351" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="389" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="414" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="432"><net_src comp="113" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="126" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="126" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="113" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="433" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="437" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="50" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="437" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="437" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="484"><net_src comp="70" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="493" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="516"><net_src comp="506" pin="4"/><net_sink comp="139" pin=4"/></net>

<net id="522"><net_src comp="203" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="34" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="322" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="532"><net_src comp="406" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="471" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="54" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="534" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="544"><net_src comp="80" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="551"><net_src comp="84" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="558"><net_src comp="88" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="565"><net_src comp="92" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="572"><net_src comp="96" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="579"><net_src comp="100" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="585"><net_src comp="149" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="591"><net_src comp="153" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="596"><net_src comp="184" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="601"><net_src comp="192" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="606"><net_src comp="203" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="611"><net_src comp="207" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="221" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="620"><net_src comp="227" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="629"><net_src comp="232" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="634"><net_src comp="281" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="641"><net_src comp="292" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="646"><net_src comp="300" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="651"><net_src comp="322" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="656"><net_src comp="336" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="661"><net_src comp="345" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="666"><net_src comp="376" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="671"><net_src comp="382" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="676"><net_src comp="396" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="681"><net_src comp="106" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="686"><net_src comp="119" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="691"><net_src comp="443" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="696"><net_src comp="449" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="701"><net_src comp="471" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="706"><net_src comp="526" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="475" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: all_scores_V | {10 }
 - Input state : 
	Port: compute_all_scores : num_of_nodes | {1 }
	Port: compute_all_scores : scores_source_V | {6 7 }
	Port: compute_all_scores : scores_target_V | {6 7 }
  - Chain level:
	State 1
		bound : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
	State 2
		tmp : 1
	State 3
		zext_ln91 : 1
		mul_ln91 : 2
		icmp_ln91 : 1
		add_ln91_1 : 1
		br_ln91 : 2
		add_ln91 : 1
		icmp_ln92 : 1
		select_ln91_1 : 2
		add_ln92_1 : 1
		select_ln92_4 : 2
		store_ln91 : 2
		store_ln91 : 3
		store_ln92 : 3
	State 4
		zext_ln93 : 1
		icmp_ln93 : 2
		select_ln91_4 : 3
		or_ln92 : 4
		select_ln92 : 4
		trunc_ln98 : 5
		add_ln93 : 5
		store_ln93 : 6
	State 5
		empty : 1
		empty_97 : 1
		empty_98 : 2
		select_ln91 : 1
		mul_ln91_1 : 1
		mul_ln98 : 1
		trunc_ln91 : 2
		select_ln91_2 : 2
		add_ln92 : 2
		empty_99 : 3
		empty_100 : 3
		empty_101 : 4
		select_ln92_1 : 4
		select_ln92_3 : 3
		add_ln712 : 3
		store_ln92 : 4
	State 6
		select_ln91_3 : 1
		add_ln98 : 1
		mul_ln98_1 : 2
		select_ln92_2 : 2
		select_ln92_2_cast : 3
		scores_source_V_addr : 4
		scores_source_V_load : 5
		scores_target_V_addr : 1
		scores_target_V_load : 2
	State 7
		trunc_ln92 : 1
		trunc_ln712 : 1
		temp_V : 1
		add_ln95 : 2
		icmp_ln1548 : 2
		tmp_19 : 2
		min_V : 3
		sext_ln1171 : 4
		r_V : 5
	State 8
		add_ln98_1 : 1
	State 9
	State 10
		all_scores_V_addr : 1
		lhs : 1
		zext_ln1245 : 2
		sext_ln712 : 1
		ret_V : 3
		trunc_ln : 4
		store_ln98 : 5
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln91_1_fu_212       |    0    |    0    |    73   |
|          |        add_ln91_fu_221        |    0    |    0    |    10   |
|          |       add_ln92_1_fu_240       |    0    |    0    |    71   |
|          |        add_ln93_fu_304        |    0    |    0    |    25   |
|    add   |        add_ln92_fu_362        |    0    |    0    |    39   |
|          |        empty_101_fu_376       |    0    |    0    |    17   |
|          |        add_ln712_fu_396       |    0    |    0    |    17   |
|          |         temp_V_fu_437         |    0    |    0    |    35   |
|          |        add_ln95_fu_443        |    0    |    0    |    34   |
|          |          ret_V_fu_500         |    0    |    0    |    52   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_153          |    3    |   165   |    49   |
|    mul   |       mul_ln91_1_fu_336       |    0    |    0    |    49   |
|          |        mul_ln98_fu_345        |    0    |    0    |    49   |
|          |           grp_fu_534          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln91_1_fu_232     |    0    |    0    |    3    |
|          |      select_ln92_4_fu_246     |    0    |    0    |    63   |
|          |      select_ln91_4_fu_281     |    0    |    0    |    2    |
|          |       select_ln92_fu_292      |    0    |    0    |    18   |
|          |       select_ln91_fu_326      |    0    |    0    |    32   |
|  select  |      select_ln91_2_fu_355     |    0    |    0    |    18   |
|          |      select_ln92_1_fu_382     |    0    |    0    |    18   |
|          |      select_ln92_3_fu_389     |    0    |    0    |    32   |
|          |      select_ln91_3_fu_409     |    0    |    0    |    10   |
|          |      select_ln92_2_fu_414     |    0    |    0    |    10   |
|          |          min_V_fu_463         |    0    |    0    |    28   |
|          |       select_ln96_fu_479      |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln93_1_fu_192      |    0    |    0    |    20   |
|          |        icmp_ln91_fu_207       |    0    |    0    |    29   |
|   icmp   |        icmp_ln92_fu_227       |    0    |    0    |    29   |
|          |        icmp_ln93_fu_276       |    0    |    0    |    20   |
|          |       icmp_ln1548_fu_449      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln92_fu_287        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_517          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_526          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   | num_of_nodes_read_read_fu_100 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_149          |    0    |    0    |    0    |
|          |        zext_ln91_fu_203       |    0    |    0    |    0    |
|          |        zext_ln93_fu_272       |    0    |    0    |    0    |
|          |       zext_ln91_1_fu_333      |    0    |    0    |    0    |
|   zext   |        zext_ln98_fu_342       |    0    |    0    |    0    |
|          |       zext_ln91_2_fu_406      |    0    |    0    |    0    |
|          |   select_ln92_2_cast_fu_420   |    0    |    0    |    0    |
|          |       zext_ln712_fu_425       |    0    |    0    |    0    |
|          |       zext_ln98_1_fu_475      |    0    |    0    |    0    |
|          |       zext_ln1245_fu_493      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_184          |    0    |    0    |    0    |
|          |           lhs_fu_485          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln98_fu_300       |    0    |    0    |    0    |
|          |          empty_fu_318         |    0    |    0    |    0    |
|          |        empty_97_fu_322        |    0    |    0    |    0    |
|   trunc  |       trunc_ln91_fu_351       |    0    |    0    |    0    |
|          |        empty_99_fu_368        |    0    |    0    |    0    |
|          |        empty_100_fu_372       |    0    |    0    |    0    |
|          |       trunc_ln92_fu_429       |    0    |    0    |    0    |
|          |       trunc_ln712_fu_433      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|         tmp_19_fu_455         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln1171_fu_471      |    0    |    0    |    0    |
|          |       sext_ln712_fu_497       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_506        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   165   |   899   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln712_reg_673     |   10   |
|      add_ln91_reg_612      |    3   |
|      add_ln95_reg_688      |   27   |
|     add_ln98_1_reg_703     |   18   |
|        bound_reg_588       |   64   |
|        cast_reg_582        |   64   |
|      empty_101_reg_663     |   10   |
|      empty_97_reg_648      |   10   |
|     icmp_ln1548_reg_693    |    1   |
|      icmp_ln91_reg_608     |    1   |
|      icmp_ln92_reg_617     |    1   |
|     icmp_ln93_1_reg_598    |    1   |
|  indvar_flatten22_reg_569  |   66   |
|   indvar_flatten_reg_555   |   64   |
|     mul_ln91_1_reg_653     |   10   |
|      mul_ln98_reg_658      |   11   |
|         n1_reg_548         |   32   |
|         n2_reg_541         |   18   |
|         nh_reg_562         |    3   |
|  num_of_nodes_read_reg_576 |   32   |
|scores_source_V_addr_reg_678|   10   |
|scores_target_V_addr_reg_683|   10   |
|    select_ln91_1_reg_626   |    3   |
|    select_ln91_4_reg_631   |    1   |
|    select_ln92_1_reg_668   |   18   |
|     select_ln92_reg_638    |   18   |
|     sext_ln1171_reg_698    |   45   |
|         tmp_reg_593        |   66   |
|     trunc_ln98_reg_643     |   10   |
|      zext_ln91_reg_603     |   10   |
+----------------------------+--------+
|            Total           |   637  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_517    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_517    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_526    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_534    |  p0  |   2  |  28  |   56   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   282  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   165  |   899  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   802  |   971  |
+-----------+--------+--------+--------+--------+
