
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047173                       # Number of seconds simulated
sim_ticks                                 47172544000                       # Number of ticks simulated
final_tick                                47172544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263988                       # Simulator instruction rate (inst/s)
host_op_rate                                   305980                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              294291164                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676592                       # Number of bytes of host memory used
host_seconds                                   160.29                       # Real time elapsed on the host
sim_insts                                    42315213                       # Number of instructions simulated
sim_ops                                      49046223                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            51328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            37312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             1536                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        51328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           52928                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               802                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               583                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                24                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1434                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1088091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              790969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               33918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data               32561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1945538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1088091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          33918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1122009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1088091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             790969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              33918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data              32561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1945538                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                9790446                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6843102                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           541274                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4263540                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                3908706                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.677479                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1256150                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             52410                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         126523                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            120188                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            6335                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         6130                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  18                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        47172545                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           8926763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      57815893                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    9790446                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5285044                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     37673849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1094779                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          153                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  7850149                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                97258                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          47148154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.423906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.855802                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                11508568     24.41%     24.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 4144656      8.79%     33.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                31494930     66.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            47148154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.207545                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.225626                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 8730766                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4075660                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 30053134                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3802367                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                486227                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             1716624                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                61888                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              64620502                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                90708                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                486227                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 9376425                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1504492                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        460645                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 33171079                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2149286                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              63903336                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               1887809                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   377                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           90756018                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            299784444                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        88186017                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             68361624                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                22394394                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             34189                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          7694                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2272539                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             5050566                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4736220                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           302621                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1033932                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  62453775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               9605                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 50727645                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1907583                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       13900102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     55965562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     47148154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.075920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.538809                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5190040     11.01%     11.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33188583     70.39%     81.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8769531     18.60%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       47148154                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               30864273     95.67%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                771764      2.39%     98.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               626614      1.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             41054415     80.93%     80.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              885253      1.75%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         31371      0.06%     82.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4624974      9.12%     91.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4131616      8.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              50727645                       # Type of FU issued
system.cpu0.iq.rate                          1.075364                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   32262651                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.635997                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         182773646                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         76363918                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     50330631                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              82990280                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          184996                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1116897                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          713                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       814963                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       185801                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                486227                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1487845                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                27554                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           62463402                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            79120                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              5050566                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             4736220                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              7689                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           452                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        275536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       224652                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              500188                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             50594103                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4570008                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           133542                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           22                       # number of nop insts executed
system.cpu0.iew.exec_refs                     8679326                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 7174829                       # Number of branches executed
system.cpu0.iew.exec_stores                   4109318                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.072533                       # Inst execution rate
system.cpu0.iew.wb_sent                      50344458                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     50330647                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 35131560                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 90853896                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.066948                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.386682                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       13900118                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           9581                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           480112                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     45174174                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.075023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.886262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6807213     15.07%     15.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32809669     72.63%     87.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3352013      7.42%     95.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       974942      2.16%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       679725      1.50%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       218490      0.48%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128418      0.28%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        86733      0.19%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       116971      0.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     45174174                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            41906105                       # Number of instructions committed
system.cpu0.commit.committedOps              48563278                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       7854926                       # Number of memory references committed
system.cpu0.commit.loads                      3933669                       # Number of loads committed
system.cpu0.commit.membars                       1916                       # Number of memory barriers committed
system.cpu0.commit.branches                   6987842                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 43999399                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1185027                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39830532     82.02%     82.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         846449      1.74%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        31371      0.06%     83.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3933669      8.10%     91.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3921241      8.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         48563278                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               116971                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   107514644                       # The number of ROB reads
system.cpu0.rob.rob_writes                  126904587                       # The number of ROB writes
system.cpu0.timesIdled                           3075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          24391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   41906105                       # Number of Instructions Simulated
system.cpu0.committedOps                     48563278                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.125672                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.125672                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.888358                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.888358                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                65565735                       # number of integer regfile reads
system.cpu0.int_regfile_writes               38343063                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                165725253                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                31866942                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                8306722                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  9565                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             1089                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          289.108147                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7753914                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          5018.714563                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   289.108147                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.564664                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.564664                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15514537                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15514537                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3872995                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3872995                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3877083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3877083                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1915                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1915                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1915                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1915                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      7750078                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7750078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      7750078                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7750078                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         1041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1041                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1544                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1544                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2585                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2585                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2585                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2585                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     30984000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     30984000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     63966000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     63966000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data        60000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total        60000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     94950000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     94950000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     94950000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     94950000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3874036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3874036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3878627                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3878627                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      7752663                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7752663                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      7752663                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7752663                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000398                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000398                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.000522                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000522                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 29763.688761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29763.688761                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41428.756477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41428.756477                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        60000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36731.141199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36731.141199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36731.141199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36731.141199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          469                       # number of writebacks
system.cpu0.dcache.writebacks::total              469                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          242                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          791                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1033                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1033                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          799                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          753                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          753                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1552                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     21204500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     21204500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     29593500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     29593500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     50798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     50798000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50798000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000200                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000200                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26538.798498                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26538.798498                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39300.796813                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39300.796813                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32730.670103                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32730.670103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32730.670103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32730.670103                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            56671                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.207639                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7792294                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            57154                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.338559                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.207639                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.680093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.680093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15757452                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15757452                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      7792294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7792294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      7792294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7792294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      7792294                       # number of overall hits
system.cpu0.icache.overall_hits::total        7792294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        57855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        57855                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        57855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         57855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        57855                       # number of overall misses
system.cpu0.icache.overall_misses::total        57855                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    910227000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    910227000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    910227000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    910227000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    910227000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    910227000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      7850149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7850149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      7850149                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7850149                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      7850149                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7850149                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007370                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007370                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15732.901219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15732.901219                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15732.901219                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15732.901219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15732.901219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15732.901219                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        56671                       # number of writebacks
system.cpu0.icache.writebacks::total            56671                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          700                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          700                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        57155                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        57155                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        57155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        57155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        57155                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        57155                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    785187500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    785187500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    785187500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    785187500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    785187500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    785187500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007281                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007281                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007281                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007281                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13737.861954                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13737.861954                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13737.861954                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13737.861954                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13737.861954                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13737.861954                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                  93863                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            63806                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             5894                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               39017                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  35548                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.109004                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  13361                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               759                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups           1156                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits              1005                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses             151                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                          474866                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             88668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        567764                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      93863                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             49914                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       379651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  11891                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    74581                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1077                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            474280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.409168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.864026                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  119706     25.24%     25.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   40808      8.60%     33.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  313766     66.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              474280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.197662                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.195630                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   88501                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                46164                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   287442                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                47019                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  5144                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               17493                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  814                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                640590                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1275                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  5144                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   96347                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  14461                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3998                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   326039                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                28281                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                633002                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                 24498                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands             911961                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2996327                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          889082                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               692247                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  219714                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               247                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            75                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    29741                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               43439                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              46066                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1898                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           11984                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    617920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                135                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   504091                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            18846                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         135110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       551177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       474280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.062855                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.537475                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              54536     11.50%     11.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             335397     70.72%     82.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              84347     17.78%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         474280                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 316247     97.01%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4909      1.51%     98.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 4840      1.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               415580     82.44%     82.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                9101      1.81%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc           206      0.04%     84.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               39327      7.80%     92.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              39877      7.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                504091                       # Type of FU issued
system.cpu1.iq.rate                          1.061544                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     325996                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.646701                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1827304                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           753181                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       499172                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                830087                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             324                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        10957                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         7729                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         2200                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  5144                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  14486                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  202                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             618056                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1091                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                43439                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               46066                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                75                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            16                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2575                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2689                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                5264                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               502474                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                38906                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1617                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            1                       # number of nop insts executed
system.cpu1.iew.exec_refs                       78508                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   69867                       # Number of branches executed
system.cpu1.iew.exec_stores                     39602                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.058139                       # Inst execution rate
system.cpu1.iew.wb_sent                        499417                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       499172                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   351627                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   958767                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.051185                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.366749                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         135111                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             5093                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       454651                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.062232                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.870996                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        69101     15.20%     15.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       333342     73.32%     88.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        30152      6.63%     95.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        10456      2.30%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         6228      1.37%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2168      0.48%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1375      0.30%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          703      0.15%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1126      0.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       454651                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              409108                       # Number of instructions committed
system.cpu1.commit.committedOps                482945                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         70819                       # Number of memory references committed
system.cpu1.commit.loads                        32482                       # Number of loads committed
system.cpu1.commit.membars                         60                       # Number of memory barriers committed
system.cpu1.commit.branches                     68165                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   440877                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               13408                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          403612     83.57%     83.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           8308      1.72%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc          206      0.04%     85.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          32482      6.73%     92.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         38337      7.94%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           482945                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1126                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1071527                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1255890                       # The number of ROB writes
system.cpu1.timesIdled                             70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    42047616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     409108                       # Number of Instructions Simulated
system.cpu1.committedOps                       482945                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.160735                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.160735                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.861523                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.861523                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  660436                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 389241                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1635480                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  319791                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  73237                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   103                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            7.965158                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69629                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           980.690141                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     7.965158                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.015557                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.015557                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           140902                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          140902                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data        32157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          32157                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        38030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38030                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           30                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           29                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        70187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           70187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        70187                       # number of overall hits
system.cpu1.dcache.overall_hits::total          70187                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           82                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          167                       # number of overall misses
system.cpu1.dcache.overall_misses::total          167                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1648000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1648000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      4707000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4707000                       # number of WriteReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         7000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         7000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6355000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6355000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6355000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6355000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        32239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        38115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        38115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        70354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        70354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        70354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        70354                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002544                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002544                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002230                       # miss rate for WriteReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.033333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.033333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002374                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20097.560976                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20097.560976                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55376.470588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55376.470588                       # average WriteReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38053.892216                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38053.892216                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 38053.892216                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38053.892216                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           32                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           91                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           91                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           50                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           76                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       627500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       627500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1481000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1481000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2108500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2108500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2108500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2108500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.033333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.001080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.001080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data        12550                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        12550                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56961.538462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56961.538462                       # average WriteReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27743.421053                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27743.421053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27743.421053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27743.421053                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              644                       # number of replacements
system.cpu1.icache.tags.tagsinuse           16.211333                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              73748                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              794                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.881612                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    16.211333                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.031663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.031663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           149956                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          149956                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        73748                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          73748                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        73748                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           73748                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        73748                       # number of overall hits
system.cpu1.icache.overall_hits::total          73748                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          833                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          833                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           833                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          833                       # number of overall misses
system.cpu1.icache.overall_misses::total          833                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     14842000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14842000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     14842000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14842000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     14842000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14842000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        74581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        74581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        74581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        74581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        74581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        74581                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011169                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011169                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011169                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011169                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011169                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011169                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17817.527011                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17817.527011                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17817.527011                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17817.527011                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17817.527011                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17817.527011                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          644                       # number of writebacks
system.cpu1.icache.writebacks::total              644                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           39                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           39                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           39                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          794                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          794                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          794                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          794                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     12626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     12626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     12626000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12626000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010646                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010646                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010646                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010646                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010646                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010646                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15901.763224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15901.763224                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15901.763224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15901.763224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15901.763224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15901.763224                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   735.285147                       # Cycle average of tags in use
system.l2.tags.total_refs                      114855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1434                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     80.094142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       417.005120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       313.033606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.673308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.573113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.012726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022439                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          727                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043762                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    117732                       # Number of tag accesses
system.l2.tags.data_accesses                   117732                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              469                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        56204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            56204                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   361                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          56350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst            769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              57119                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               588                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                56350                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  917                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  769                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58068                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               56350                       # number of overall hits
system.l2.overall_hits::cpu0.data                 917                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 769                       # number of overall hits
system.l2.overall_hits::cpu1.data                  32                       # number of overall hits
system.l2.overall_hits::total                   58068                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                589                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 24                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1443                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               805                       # number of overall misses
system.l2.overall_misses::cpu0.data               589                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data                24                       # number of overall misses
system.l2.overall_misses::total                  1443                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     23943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      1407000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25350500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     49291500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      1537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50828500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     12265500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data        61000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12326500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     49291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     36209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1537000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      1468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88505500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     49291500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     36209000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1537000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      1468000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88505500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        56204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        56204                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        57155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst          794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          57949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            57155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1506                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              794                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59511                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           57155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1506                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             794                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59511                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.519308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533592                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.014085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.031486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014323                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.263576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.030303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.253807                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.014085                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.391102                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.031486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024248                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.014085                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.391102                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.031486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024248                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61393.589744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61173.913043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61381.355932                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61231.677019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst        61480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61239.156627                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61635.678392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data        61000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61632.500000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61231.677019                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61475.382003                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        61480                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61334.372834                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61231.677019                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61475.382003                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        61480                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61334.372834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            413                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          194                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1435                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     20043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      1177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     41150500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      1287000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42437500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      9996500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data        51000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     41150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     30040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      1228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73705500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     41150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     30040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      1228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73705500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.519308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.533592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.014050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.031486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.255629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.030303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.246193                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.014050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.387118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.031486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.428571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.014050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.387118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.031486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.428571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024113                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51393.589744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51173.913043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51381.355932                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51245.952677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst        51480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51253.019324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51795.336788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data        51000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51791.237113                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51245.952677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51526.586621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        51480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51362.717770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51245.952677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51526.586621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        51480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51362.717770                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         2871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        91776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   91776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1615                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2410072                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       117982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        58494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47172544000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             58796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        57315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         57949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       170980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                177495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7284800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       126400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        92032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7506816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              64                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            59578                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57830     97.07%     97.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1717      2.88%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.03%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59578                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          116775499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          85732497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2327995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1191000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
