#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x155e063f0 .scope module, "main" "main" 2 4;
 .timescale 0 -1;
L_0x600002e240e0 .functor XOR 1, v0x60000372c630_0, v0x60000372c360_0, C4<0>, C4<0>;
v0x60000372ce10_0 .var "clk", 0 0;
v0x60000372cea0_0 .net "q0", 0 0, v0x60000372c360_0;  1 drivers
v0x60000372cf30_0 .net "q0bar", 0 0, v0x60000372c3f0_0;  1 drivers
v0x60000372cfc0_0 .net "q1", 0 0, v0x60000372c630_0;  1 drivers
v0x60000372d050_0 .net "q1bar", 0 0, v0x60000372c6c0_0;  1 drivers
v0x60000372d0e0_0 .net "q2", 0 0, v0x60000372c900_0;  1 drivers
v0x60000372d170_0 .net "q2bar", 0 0, v0x60000372c990_0;  1 drivers
v0x60000372d200_0 .net "q3", 0 0, v0x60000372cbd0_0;  1 drivers
v0x60000372d290_0 .net "q3bar", 0 0, v0x60000372cc60_0;  1 drivers
S_0x155e06560 .scope module, "ff0" "DFlipFlop" 2 13, 3 1 0, S_0x155e063f0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x60000372c2d0_0 .net "D", 0 0, v0x60000372c630_0;  alias, 1 drivers
v0x60000372c360_0 .var "Q", 0 0;
v0x60000372c3f0_0 .var "Qbar", 0 0;
v0x60000372c480_0 .net "clock", 0 0, v0x60000372ce10_0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000372c510_0 .net "preset", 0 0, L_0x1480400e8;  1 drivers
E_0x600000b2d3b0 .event posedge, v0x60000372c480_0;
S_0x155e066d0 .scope module, "ff1" "DFlipFlop" 2 12, 3 1 0, S_0x155e063f0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x60000372c5a0_0 .net "D", 0 0, v0x60000372c900_0;  alias, 1 drivers
v0x60000372c630_0 .var "Q", 0 0;
v0x60000372c6c0_0 .var "Qbar", 0 0;
v0x60000372c750_0 .net "clock", 0 0, v0x60000372ce10_0;  alias, 1 drivers
L_0x1480400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000372c7e0_0 .net "preset", 0 0, L_0x1480400a0;  1 drivers
S_0x155e06f60 .scope module, "ff2" "DFlipFlop" 2 11, 3 1 0, S_0x155e063f0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x60000372c870_0 .net "D", 0 0, v0x60000372cbd0_0;  alias, 1 drivers
v0x60000372c900_0 .var "Q", 0 0;
v0x60000372c990_0 .var "Qbar", 0 0;
v0x60000372ca20_0 .net "clock", 0 0, v0x60000372ce10_0;  alias, 1 drivers
L_0x148040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000372cab0_0 .net "preset", 0 0, L_0x148040058;  1 drivers
S_0x155e070d0 .scope module, "ff3" "DFlipFlop" 2 10, 3 1 0, S_0x155e063f0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x60000372cb40_0 .net "D", 0 0, L_0x600002e240e0;  1 drivers
v0x60000372cbd0_0 .var "Q", 0 0;
v0x60000372cc60_0 .var "Qbar", 0 0;
v0x60000372ccf0_0 .net "clock", 0 0, v0x60000372ce10_0;  alias, 1 drivers
L_0x148040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372cd80_0 .net "preset", 0 0, L_0x148040010;  1 drivers
    .scope S_0x155e070d0;
T_0 ;
    %load/vec4 v0x60000372cd80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372cc60_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372cbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372cc60_0, 0, 1;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x155e070d0;
T_1 ;
    %wait E_0x600000b2d3b0;
    %load/vec4 v0x60000372cb40_0;
    %assign/vec4 v0x60000372cbd0_0, 0;
    %load/vec4 v0x60000372cb40_0;
    %inv;
    %assign/vec4 v0x60000372cc60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155e06f60;
T_2 ;
    %load/vec4 v0x60000372cab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c990_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c990_0, 0, 1;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x155e06f60;
T_3 ;
    %wait E_0x600000b2d3b0;
    %load/vec4 v0x60000372c870_0;
    %assign/vec4 v0x60000372c900_0, 0;
    %load/vec4 v0x60000372c870_0;
    %inv;
    %assign/vec4 v0x60000372c990_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155e066d0;
T_4 ;
    %load/vec4 v0x60000372c7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c6c0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c6c0_0, 0, 1;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x155e066d0;
T_5 ;
    %wait E_0x600000b2d3b0;
    %load/vec4 v0x60000372c5a0_0;
    %assign/vec4 v0x60000372c630_0, 0;
    %load/vec4 v0x60000372c5a0_0;
    %inv;
    %assign/vec4 v0x60000372c6c0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155e06560;
T_6 ;
    %load/vec4 v0x60000372c510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c3f0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372c360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372c3f0_0, 0, 1;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x155e06560;
T_7 ;
    %wait E_0x600000b2d3b0;
    %load/vec4 v0x60000372c2d0_0;
    %assign/vec4 v0x60000372c360_0, 0;
    %load/vec4 v0x60000372c2d0_0;
    %inv;
    %assign/vec4 v0x60000372c3f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x155e063f0;
T_8 ;
    %vpi_call 2 17 "$monitor", "CLK=%b,q3=%b,q2=%b,q1=%b,q0=%b", v0x60000372ce10_0, v0x60000372d200_0, v0x60000372d0e0_0, v0x60000372cfc0_0, v0x60000372cea0_0 {0 0 0};
    %vpi_call 2 18 "$dumpfile", "design.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x155e063f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372ce10_0, 0, 1;
    %delay 1500, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x155e063f0;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x60000372ce10_0;
    %inv;
    %store/vec4 v0x60000372ce10_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main.v";
    "./design.v";
