@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Removing instance u_ddr_ulogic.addr_interval[8] because it is equivalent to instance u_ddr_ulogic.addr_interval[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Removing instance u_ddr_ulogic.addr_interval[7] because it is equivalent to instance u_ddr_ulogic.addr_interval[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[32] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[64] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[96] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[33] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[65] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[97] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[34] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2814:4:2814:9|Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[66] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":732:19:732:29|Blackbox ddr_clks_inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":725:10:725:17|Blackbox inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":508:15:508:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_256s_8s_2s_reg_none_binary_ECP5U_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock ddr3_test_top|fpga_int_clk_inferred_clock with period 412.90ns. Please declare a user-defined clock on object "n:fpga_int_clk"
@W: MT420 |Found inferred clock ddr3_sdram_mem_top_inst1_uniq_1|sclk with period 4.65ns. Please declare a user-defined clock on object "n:u_ddr3_sdram_mem_top.inst1_inst.sclk"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.81ns. Please declare a user-defined clock on object "n:ddr3_test_top_reveal_coretop_instance.jtck[0]"
