{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432617072914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432617072920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 22:11:12 2015 " "Processing started: Mon May 25 22:11:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432617072920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432617072920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LevinsonDurbinTest -c top_LevinsonDurbinTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off LevinsonDurbinTest -c top_LevinsonDurbinTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432617072921 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432617073959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/reflect_coeff.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/reflect_coeff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reflect_coeff " "Found entity 1: reflect_coeff" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/numden.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/numden.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumDen " "Found entity 1: NumDen" {  } { { "LDR/NumDen.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/ldravalonwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/ldravalonwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDRavalonWrapper " "Found entity 1: LDRavalonWrapper" {  } { { "LDR/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDRavalonWrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/ldr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/ldr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDR_tb " "Found entity 1: LDR_tb" {  } { { "LDR/LDR_tb.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 LDR.v(17) " "Verilog HDL Declaration information at LDR.v(17): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 LDR.v(18) " "Verilog HDL Declaration information at LDR.v(18): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 LDR.v(19) " "Verilog HDL Declaration information at LDR.v(19): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 LDR.v(20) " "Verilog HDL Declaration information at LDR.v(20): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 LDR.v(21) " "Verilog HDL Declaration information at LDR.v(21): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 LDR.v(22) " "Verilog HDL Declaration information at LDR.v(22): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 LDR.v(23) " "Verilog HDL Declaration information at LDR.v(23): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A7 a7 LDR.v(24) " "Verilog HDL Declaration information at LDR.v(24): object \"A7\" differs only in case from object \"a7\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A8 a8 LDR.v(25) " "Verilog HDL Declaration information at LDR.v(25): object \"A8\" differs only in case from object \"a8\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A9 a9 LDR.v(26) " "Verilog HDL Declaration information at LDR.v(26): object \"A9\" differs only in case from object \"a9\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A10 a10 LDR.v(27) " "Verilog HDL Declaration information at LDR.v(27): object \"A10\" differs only in case from object \"a10\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b LDR.v(42) " "Verilog HDL Declaration information at LDR.v(42): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/ldr.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/ldr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDR " "Found entity 1: LDR" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/divide_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/divide_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_stage " "Found entity 1: divide_stage" {  } { { "LDR/divide_stage.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide_stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095354 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide LDR/divide.v " "Entity \"divide\" obtained from \"LDR/divide.v\" instead of from Quartus II megafunction library" {  } { { "LDR/divide.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1432617095357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "LDR/divide.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/correlation.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/correlation.v" { { "Info" "ISGN_ENTITY_NAME" "1 correlation " "Found entity 1: correlation" {  } { { "LDR/correlation.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/correlation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr/coeff_update.v 1 1 " "Found 1 design units, including 1 entities, in source file ldr/coeff_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_update " "Found entity 1: coeff_update" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/top_levinsondurbintest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/top_levinsondurbintest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_LevinsonDurbinTest " "Found entity 1: top_LevinsonDurbinTest" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/levinsondurbintest.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/levinsondurbintest.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest " "Found entity 1: LevinsonDurbinTest" {  } { { "LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0 " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095411 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0_rsp_mux " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0_rsp_mux" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0_cmd_mux " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0_cmd_mux" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0_cmd_demux " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0_cmd_demux" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LevinsonDurbinTest_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LevinsonDurbinTest_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LevinsonDurbinTest_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LevinsonDurbinTest_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095469 ""} { "Info" "ISGN_ENTITY_NAME" "2 LevinsonDurbinTest_mm_interconnect_0_router_001 " "Found entity 2: LevinsonDurbinTest_mm_interconnect_0_router_001" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LevinsonDurbinTest_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LevinsonDurbinTest_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LevinsonDurbinTest_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LevinsonDurbinTest_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432617095472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_mm_interconnect_0_router_default_decode " "Found entity 1: LevinsonDurbinTest_mm_interconnect_0_router_default_decode" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095473 ""} { "Info" "ISGN_ENTITY_NAME" "2 LevinsonDurbinTest_mm_interconnect_0_router " "Found entity 2: LevinsonDurbinTest_mm_interconnect_0_router" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_master_0 " "Found entity 1: LevinsonDurbinTest_master_0" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_master_0_p2b_adapter " "Found entity 1: LevinsonDurbinTest_master_0_p2b_adapter" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_p2b_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_master_0_b2p_adapter " "Found entity 1: LevinsonDurbinTest_master_0_b2p_adapter" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/levinsondurbintest_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevinsonDurbinTest_master_0_timing_adt " "Found entity 1: LevinsonDurbinTest_master_0_timing_adt" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file levinsondurbintest/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095541 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095541 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levinsondurbintest/synthesis/submodules/ldravalonwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file levinsondurbintest/synthesis/submodules/ldravalonwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDRavalonWrapper " "Found entity 1: LDRavalonWrapper" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617095561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617095561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_LevinsonDurbinTest " "Elaborating entity \"top_LevinsonDurbinTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432617095825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest LevinsonDurbinTest:inst " "Elaborating entity \"LevinsonDurbinTest\" for hierarchy \"LevinsonDurbinTest:inst\"" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 72 320 512 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617095842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRavalonWrapper LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0 " "Elaborating entity \"LDRavalonWrapper\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\"" {  } { { "LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" "levinsondurbin_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617095872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset LDRavalonWrapper.v(15) " "Verilog HDL or VHDL warning at LDRavalonWrapper.v(15): object \"reset\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617095873 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start LDRavalonWrapper.v(15) " "Verilog HDL or VHDL warning at LDRavalonWrapper.v(15): object \"start\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617095873 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done LDRavalonWrapper.v(15) " "Verilog HDL or VHDL warning at LDRavalonWrapper.v(15): object \"done\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617095874 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_null LDRavalonWrapper.v(19) " "Verilog HDL or VHDL warning at LDRavalonWrapper.v(19): object \"mem_null\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617095874 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 LDRavalonWrapper.v(149) " "Verilog HDL assignment warning at LDRavalonWrapper.v(149): truncated value with size 16 to match size of target (1)" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617095886 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 LDRavalonWrapper.v(150) " "Verilog HDL assignment warning at LDRavalonWrapper.v(150): truncated value with size 16 to match size of target (1)" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617095887 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 LDRavalonWrapper.v(151) " "Verilog HDL assignment warning at LDRavalonWrapper.v(151): truncated value with size 16 to match size of target (1)" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617095887 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR " "Elaborating entity \"LDR\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" "LDR" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617095991 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LDR.v(233) " "Verilog HDL Case Statement information at LDR.v(233): all case item expressions in this case statement are onehot" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 233 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1432617096016 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDR.v(897) " "Verilog HDL assignment warning at LDR.v(897): truncated value with size 32 to match size of target (16)" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617096034 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDR.v(1591) " "Verilog HDL assignment warning at LDR.v(1591): truncated value with size 32 to match size of target (16)" {  } { { "LDR/LDR.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617096044 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div " "Elaborating entity \"divide\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\"" {  } { { "LDR/LDR.v" "div" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617098933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divide.v(99) " "Verilog HDL assignment warning at divide.v(99): truncated value with size 32 to match size of target (1)" {  } { { "LDR/divide.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617098940 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|divide:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_stage LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|divide_stage:div " "Elaborating entity \"divide_stage\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|divide:div\|divide_stage:div\"" {  } { { "LDR/divide.v" "div" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617098990 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v4 divide_stage.v(26) " "Verilog HDL warning at divide_stage.v(26): object v4 used but never assigned" {  } { { "LDR/divide_stage.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide_stage.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1432617098991 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divide_stage.v(118) " "Verilog HDL assignment warning at divide_stage.v(118): truncated value with size 32 to match size of target (5)" {  } { { "LDR/divide_stage.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide_stage.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617098992 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v4 0 divide_stage.v(26) " "Net \"v4\" at divide_stage.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "LDR/divide_stage.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/divide_stage.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1432617099007 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumDen LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden " "Elaborating entity \"NumDen\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\"" {  } { { "LDR/LDR.v" "numden" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reflect_coeff LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc " "Elaborating entity \"reflect_coeff\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|reflect_coeff:rc\"" {  } { { "LDR/LDR.v" "rc" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reflect_coeff.v(27) " "Verilog HDL assignment warning at reflect_coeff.v(27): truncated value with size 32 to match size of target (16)" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099205 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|reflect_coeff:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reflect_coeff.v(40) " "Verilog HDL assignment warning at reflect_coeff.v(40): truncated value with size 32 to match size of target (16)" {  } { { "LDR/reflect_coeff.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/reflect_coeff.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099205 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|reflect_coeff:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_update LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu " "Elaborating entity \"coeff_update\" for hierarchy \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\"" {  } { { "LDR/LDR.v" "cu" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/LDR.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(213) " "Verilog HDL assignment warning at coeff_update.v(213): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099253 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(214) " "Verilog HDL assignment warning at coeff_update.v(214): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099253 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(215) " "Verilog HDL assignment warning at coeff_update.v(215): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099253 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(216) " "Verilog HDL assignment warning at coeff_update.v(216): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099254 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(217) " "Verilog HDL assignment warning at coeff_update.v(217): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099254 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(218) " "Verilog HDL assignment warning at coeff_update.v(218): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099254 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(219) " "Verilog HDL assignment warning at coeff_update.v(219): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099254 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(220) " "Verilog HDL assignment warning at coeff_update.v(220): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099254 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(221) " "Verilog HDL assignment warning at coeff_update.v(221): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099255 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(222) " "Verilog HDL assignment warning at coeff_update.v(222): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099255 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(223) " "Verilog HDL assignment warning at coeff_update.v(223): truncated value with size 32 to match size of target (16)" {  } { { "LDR/coeff_update.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617099255 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LDRavalonWrapper:levinsondurbin_0|LDR:LDR|coeff_update:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_master_0 LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0 " "Elaborating entity \"LevinsonDurbinTest_master_0\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\"" {  } { { "LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" "master_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617099752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099755 ""}  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617099755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617099928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099928 ""}  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617099928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617099931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617100101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100101 ""}  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617100101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_master_0_timing_adt LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_timing_adt:timing_adt " "Elaborating entity \"LevinsonDurbinTest_master_0_timing_adt\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_timing_adt:timing_adt\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "timing_adt" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LevinsonDurbinTest_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LevinsonDurbinTest_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617100249 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LevinsonDurbinTest_master_0:master_0|LevinsonDurbinTest_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "fifo" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "b2p" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "p2b" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "transacto" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_master_0_b2p_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"LevinsonDurbinTest_master_0_b2p_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_b2p_adapter:b2p_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "b2p_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LevinsonDurbinTest_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LevinsonDurbinTest_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617100553 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LevinsonDurbinTest_master_0:master_0|LevinsonDurbinTest_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LevinsonDurbinTest_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LevinsonDurbinTest_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432617100553 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LevinsonDurbinTest_master_0:master_0|LevinsonDurbinTest_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_master_0_p2b_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"LevinsonDurbinTest_master_0_p2b_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|LevinsonDurbinTest_master_0_p2b_adapter:p2b_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "p2b_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" "rst_controller" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0 LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" "mm_interconnect_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:levinsondurbin_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:levinsondurbin_0_avalon_slave_0_translator\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_translator" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_agent" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:levinsondurbin_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617100979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:levinsondurbin_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:levinsondurbin_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_router LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router:router " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_router\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router:router\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "router" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_router_default_decode LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router:router\|LevinsonDurbinTest_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_router_default_decode\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router:router\|LevinsonDurbinTest_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_router_001 LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_router_001\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router_001:router_001\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "router_001" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router_001:router_001\|LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_router_001:router_001\|LevinsonDurbinTest_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:levinsondurbin_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:levinsondurbin_0_avalon_slave_0_burst_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_burst_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:levinsondurbin_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:levinsondurbin_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_cmd_demux LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_cmd_demux\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_cmd_mux LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_cmd_mux\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevinsonDurbinTest_mm_interconnect_0_rsp_mux LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LevinsonDurbinTest_mm_interconnect_0_rsp_mux\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|LevinsonDurbinTest_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617101326 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432617101326 "|top_LevinsonDurbinTest|LevinsonDurbinTest:inst|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:levinsondurbin_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" "levinsondurbin_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617101392 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432617102938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617117242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617117562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617119421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617119444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617119560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617119587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432617119594 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432617120354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5ad9865/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5ad9865/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5ad9865/alt_sld_fab.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617121401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5ad9865/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5ad9865/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldf5ad9865/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617121404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5ad9865/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5ad9865/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldf5ad9865/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617121419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121478 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617121478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5ad9865/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5ad9865/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldf5ad9865/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/ip/sldf5ad9865/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617121497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617121497 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432617135162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432617135162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432617135162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult9~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult9~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult8~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult8~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult7~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult7~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult6~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult6~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult6~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult5~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult5~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult4~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult4~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult3~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult3~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult2~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult2~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult1~mult_llmacmult\"" {  } { { "LDR/coeff_update.v" "Mult1~mult_llmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult9~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult9~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult9~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult8~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult8~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult8~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult7~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult7~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult7~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult6~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult6~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult6~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult5~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult5~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult5~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult4~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult4~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult4~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult3~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult3~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult3~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult2~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult2~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult2~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult1~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|Mult1~mult_hlmacmult\"" {  } { { "LDR/coeff_update.v" "Mult1~mult_hlmacmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/coeff_update.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult10~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult10~macmult\"" {  } { { "LDR/NumDen.v" "Mult10~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult9~macmult\"" {  } { { "LDR/NumDen.v" "Mult9~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult8~macmult\"" {  } { { "LDR/NumDen.v" "Mult8~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult7~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult7~macmult\"" {  } { { "LDR/NumDen.v" "Mult7~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult6~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult6~macmult\"" {  } { { "LDR/NumDen.v" "Mult6~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult5~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult5~macmult\"" {  } { { "LDR/NumDen.v" "Mult5~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult4~macmult\"" {  } { { "LDR/NumDen.v" "Mult4~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult3~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult3~macmult\"" {  } { { "LDR/NumDen.v" "Mult3~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult20~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult20~macmult\"" {  } { { "LDR/NumDen.v" "Mult20~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult19~macmult\"" {  } { { "LDR/NumDen.v" "Mult19~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult18~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult18~macmult\"" {  } { { "LDR/NumDen.v" "Mult18~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult17~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult17~macmult\"" {  } { { "LDR/NumDen.v" "Mult17~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult2~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult2~macmult\"" {  } { { "LDR/NumDen.v" "Mult2~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add0~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add0~macmult_1\"" {  } { { "LDR/NumDen.v" "Add0~macmult_1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add0~macmult\"" {  } { { "LDR/NumDen.v" "Add0~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult16~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult16~macmult\"" {  } { { "LDR/NumDen.v" "Mult16~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult15~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult15~macmult\"" {  } { { "LDR/NumDen.v" "Mult15~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult14~macmult\"" {  } { { "LDR/NumDen.v" "Mult14~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult13~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Mult13~macmult\"" {  } { { "LDR/NumDen.v" "Mult13~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add10~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add10~macmult_1\"" {  } { { "LDR/NumDen.v" "Add10~macmult_1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add10~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|Add10~macmult\"" {  } { { "LDR/NumDen.v" "Add10~macmult" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LDR/NumDen.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135179 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432617135179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LevinsonDurbinTest_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617135569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617135658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617135658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_0 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617135812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_0 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617135814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617135814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5d11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5d11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5d11 " "Found entity 1: mult_5d11" {  } { { "db/mult_5d11.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/mult_5d11.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617135890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617135890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617136143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136145 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617136145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|multcore:mult_core LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|multcore:mult_core\", which is child of megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|multcore:mult_core\|lpm_add_sub:adder LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\"" {  } { { "multcore.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iug " "Found entity 1: add_sub_iug" {  } { { "db/add_sub_iug.tdf" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/add_sub_iug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617136376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617136376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|altshift:external_latency_ffs LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|coeff_update:cu\|lpm_mult:Mult9_rtl_9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult10_rtl_18 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult10_rtl_18\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617136661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult10_rtl_18 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult10_rtl_18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617136663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rc11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rc11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rc11 " "Found entity 1: mult_rc11" {  } { { "db/mult_rc11.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/mult_rc11.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617136742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617136742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult9_rtl_19 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult9_rtl_19\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617136914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult9_rtl_19 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Mult9_rtl_19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617136916 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617136916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vc11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vc11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vc11 " "Found entity 1: mult_vc11" {  } { { "db/mult_vc11.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/mult_vc11.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617136996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617136996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Add0_rtl_31 " "Elaborated megafunction instantiation \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Add0_rtl_31\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617137263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Add0_rtl_31 " "Instantiated megafunction \"LevinsonDurbinTest:inst\|LDRavalonWrapper:levinsondurbin_0\|LDR:LDR\|NumDen:numden\|lpm_mult:Add0_rtl_31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432617137265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432617137265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tc11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tc11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tc11 " "Found entity 1: mult_tc11" {  } { { "db/mult_tc11.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/db/mult_tc11.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432617137330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432617137330 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "25 partition Top " "Limiting DSP block usage to 25 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1432617139532 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "25 partition sld_hub:auto_hub " "Limiting DSP block usage to 25 DSP block(s) for the partition sld_hub:auto_hub" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1432617139848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432617140278 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8117 " "Ignored 8117 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "8117 " "Ignored 8117 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1432617140832 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1432617140832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] VCC " "Pin \"led\[7\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] VCC " "Pin \"led\[6\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] VCC " "Pin \"led\[5\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] VCC " "Pin \"led\[4\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/top_LevinsonDurbinTest.bdf" { { 176 128 304 192 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432617149789 "|top_LevinsonDurbinTest|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432617149789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617151438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "517 " "517 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432617159389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617160334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/output_files/top_LevinsonDurbinTest.map.smsg " "Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/output_files/top_LevinsonDurbinTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432617161014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432617163765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432617163765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12703 " "Implemented 12703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432617165785 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432617165785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12681 " "Implemented 12681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432617165785 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1432617165785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432617165785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432617166063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 22:12:46 2015 " "Processing ended: Mon May 25 22:12:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432617166063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432617166063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432617166063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432617166063 ""}
