<def f='llvm/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc' l='9' ll='84' type='bool (anonymous namespace)::RISCVAsmPrinter::emitPseudoExpansionLowering(llvm::MCStreamer &amp; OutStreamer, const llvm::MachineInstr * MI)'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp' l='92' u='c' c='_ZN12_GLOBAL__N_115RISCVAsmPrinter15emitInstructionEPKN4llvm12MachineInstrE'/>
<doc f='llvm/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc' l='1'>/*===- TableGen&apos;erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Pseudo-instruction MC lowering Source Fragment                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/</doc>
