<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='51' type='31'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='78' c='_ZN4llvmL18isARMArea3RegisterEjb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9438' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1340'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1259' u='r' c='_ZNK4llvm19ARMAsmBackendDarwin29generateCompactUnwindEncodingENS_8ArrayRefINS_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='290' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
