

================================================================
== Vivado HLS Report for 'guess_edu'
================================================================
* Date:           Thu Jun 20 17:35:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pred_ctrl_sep_array_sep_burst_V02
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1335|  1335|  1335|  1335|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_u_educated  |    11|    11|         1|          -|          -|    12|    no    |
        |- u_educated_cal_1   |     6|     6|         2|          -|          -|     3|    no    |
        |- u_educated_cal_2   |    18|    18|         2|          -|          -|     9|    no    |
        |- roh_educated_row   |  1296|  1296|       108|          -|          -|    12|    no    |
        | + roh_educated_col  |    96|    96|         8|          -|          -|    12|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond3)
	5  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
	7  / (exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1)
8 --> 
	9  / (!exitcond)
	16  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%u_educated = alloca [12 x float], align 16" [guess_edu.cpp:15]   --->   Operation 26 'alloca' 'u_educated' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br label %meminst"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [guess_edu.cpp:15]   --->   Operation 28 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%indvarinc = add i4 %invdar, 1" [guess_edu.cpp:15]   --->   Operation 29 'add' 'indvarinc' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [guess_edu.cpp:15]   --->   Operation 30 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%u_educated_addr = getelementptr [12 x float]* %u_educated, i64 0, i64 %tmp" [guess_edu.cpp:15]   --->   Operation 31 'getelementptr' 'u_educated_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %u_educated_addr, align 4" [guess_edu.cpp:15]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 33 [1/1] (0.72ns)   --->   "%tmp_s = icmp eq i4 %invdar, -5" [guess_edu.cpp:15]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_u_educated_st)"   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader11.preheader, label %meminst" [guess_edu.cpp:15]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.65ns)   --->   "br label %.preheader11" [guess_edu.cpp:18]   --->   Operation 37 'br' <Predicate = (tmp_s)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_3, %1 ], [ -7, %.preheader11.preheader ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %i, -4" [guess_edu.cpp:18]   --->   Operation 39 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 40 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %1" [guess_edu.cpp:18]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_71 = zext i4 %i to i64" [guess_edu.cpp:20]   --->   Operation 42 'zext' 'tmp_71' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%U_KK_a_addr = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_71" [guess_edu.cpp:20]   --->   Operation 43 'getelementptr' 'U_KK_a_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [guess_edu.cpp:20]   --->   Operation 44 'load' 'U_KK_a_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 45 [1/1] (0.79ns)   --->   "%i_3 = add i4 %i, 1" [guess_edu.cpp:18]   --->   Operation 45 'add' 'i_3' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.65ns)   --->   "br label %.preheader4" [guess_edu.cpp:25]   --->   Operation 46 'br' <Predicate = (exitcond3)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str26) nounwind" [guess_edu.cpp:19]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [guess_edu.cpp:20]   --->   Operation 48 'load' 'U_KK_a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%u_educated_addr_1 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_71" [guess_edu.cpp:20]   --->   Operation 49 'getelementptr' 'u_educated_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.67ns)   --->   "store float %U_KK_a_load, float* %u_educated_addr_1, align 4" [guess_edu.cpp:20]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader11" [guess_edu.cpp:18]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.47>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_4, %2 ], [ 0, %.preheader4.preheader ]"   --->   Operation 52 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %i1, -7" [guess_edu.cpp:25]   --->   Operation 53 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 54 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%i_4 = add i4 %i1, 1" [guess_edu.cpp:25]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [guess_edu.cpp:25]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.79ns)   --->   "%tmp_72 = add i4 %i1, 3" [guess_edu.cpp:28]   --->   Operation 57 'add' 'tmp_72' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = zext i4 %tmp_72 to i64" [guess_edu.cpp:28]   --->   Operation 58 'zext' 'tmp_73' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%U_KK_a_addr_1 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_73" [guess_edu.cpp:28]   --->   Operation 59 'getelementptr' 'U_KK_a_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.67ns)   --->   "%U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4" [guess_edu.cpp:28]   --->   Operation 60 'load' 'U_KK_a_load_1' <Predicate = (!exitcond2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 61 [1/1] (0.65ns)   --->   "br label %.preheader" [guess_edu.cpp:40]   --->   Operation 61 'br' <Predicate = (exitcond2)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str127) nounwind" [guess_edu.cpp:26]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.67ns)   --->   "%U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4" [guess_edu.cpp:28]   --->   Operation 63 'load' 'U_KK_a_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_74 = zext i4 %i1 to i64" [guess_edu.cpp:28]   --->   Operation 64 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%u_educated_addr_2 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_74" [guess_edu.cpp:28]   --->   Operation 65 'getelementptr' 'u_educated_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.67ns)   --->   "store float %U_KK_a_load_1, float* %u_educated_addr_2, align 4" [guess_edu.cpp:28]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader4" [guess_edu.cpp:25]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.79>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%educated_rho = phi float [ %educated_rho_1, %5 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 68 'phi' 'educated_rho' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%row = phi i4 [ %row_14, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.72ns)   --->   "%exitcond1 = icmp eq i4 %row, -4" [guess_edu.cpp:40]   --->   Operation 70 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 71 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.79ns)   --->   "%row_14 = add i4 %row, 1" [guess_edu.cpp:40]   --->   Operation 72 'add' 'row_14' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %3" [guess_edu.cpp:40]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str228) nounwind" [guess_edu.cpp:41]   --->   Operation 74 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str228)" [guess_edu.cpp:41]   --->   Operation 75 'specregionbegin' 'tmp_82' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %row, i4 0)" [guess_edu.cpp:48]   --->   Operation 76 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [guess_edu.cpp:48]   --->   Operation 77 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %row, i2 0)" [guess_edu.cpp:48]   --->   Operation 78 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %p_shl5 to i9" [guess_edu.cpp:48]   --->   Operation 79 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.76ns)   --->   "%tmp_75 = sub i9 %p_shl_cast, %p_shl5_cast" [guess_edu.cpp:48]   --->   Operation 80 'sub' 'tmp_75' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.65ns)   --->   "br label %4" [guess_edu.cpp:44]   --->   Operation 81 'br' <Predicate = (!exitcond1)> <Delay = 0.65>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "ret float %educated_rho" [guess_edu.cpp:104]   --->   Operation 82 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.01>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%temp_value = phi float [ 0.000000e+00, %3 ], [ %temp_value_1, %_ifconv ]"   --->   Operation 83 'phi' 'temp_value' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%col = phi i4 [ 0, %3 ], [ %col_4, %_ifconv ]"   --->   Operation 84 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%col_cast2 = zext i4 %col to i9" [guess_edu.cpp:44]   --->   Operation 85 'zext' 'col_cast2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %col, -4" [guess_edu.cpp:44]   --->   Operation 86 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 87 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.79ns)   --->   "%col_4 = add i4 %col, 1" [guess_edu.cpp:44]   --->   Operation 88 'add' 'col_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %_ifconv" [guess_edu.cpp:44]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.72ns)   --->   "%tmp_77 = icmp ugt i4 %col, %row" [guess_edu.cpp:46]   --->   Operation 90 'icmp' 'tmp_77' <Predicate = (!exitcond)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.77ns)   --->   "%tmp_78 = add i9 %tmp_75, %col_cast2" [guess_edu.cpp:48]   --->   Operation 91 'add' 'tmp_78' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i9 %tmp_78 to i32" [guess_edu.cpp:48]   --->   Operation 92 'sext' 'tmp_78_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = zext i32 %tmp_78_cast to i64" [guess_edu.cpp:48]   --->   Operation 93 'zext' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%V_Gen_a_cpy_addr = getelementptr [144 x float]* %V_Gen_a_cpy, i64 0, i64 %tmp_79" [guess_edu.cpp:48]   --->   Operation 94 'getelementptr' 'V_Gen_a_cpy_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (1.23ns)   --->   "%V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4" [guess_edu.cpp:48]   --->   Operation 95 'load' 'V_Gen_a_cpy_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_80 = zext i4 %col to i64" [guess_edu.cpp:48]   --->   Operation 96 'zext' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%u_educated_addr_3 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_80" [guess_edu.cpp:48]   --->   Operation 97 'getelementptr' 'u_educated_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (0.67ns)   --->   "%u_educated_load = load float* %u_educated_addr_3, align 4" [guess_edu.cpp:48]   --->   Operation 98 'load' 'u_educated_load' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_76 = zext i4 %row to i64" [guess_edu.cpp:54]   --->   Operation 99 'zext' 'tmp_76' <Predicate = (exitcond)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%U_unc_kk_addr = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 %tmp_76" [guess_edu.cpp:54]   --->   Operation 100 'getelementptr' 'U_unc_kk_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (0.67ns)   --->   "%U_unc_kk_load = load float* %U_unc_kk_addr, align 4" [guess_edu.cpp:54]   --->   Operation 101 'load' 'U_unc_kk_load' <Predicate = (exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 102 [1/2] (1.23ns)   --->   "%V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4" [guess_edu.cpp:48]   --->   Operation 102 'load' 'V_Gen_a_cpy_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 103 [1/2] (0.67ns)   --->   "%u_educated_load = load float* %u_educated_addr_3, align 4" [guess_edu.cpp:48]   --->   Operation 103 'load' 'u_educated_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 7> <Delay = 8.41>
ST_10 : Operation 104 [2/2] (8.41ns)   --->   "%tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load" [guess_edu.cpp:48]   --->   Operation 104 'fmul' 'tmp_81' <Predicate = (!tmp_77)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 8.41>
ST_11 : Operation 105 [1/2] (8.41ns)   --->   "%tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load" [guess_edu.cpp:48]   --->   Operation 105 'fmul' 'tmp_81' <Predicate = (!tmp_77)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 106 [4/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 106 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 107 [3/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 107 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 108 [2/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 108 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.88>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str329) nounwind" [guess_edu.cpp:44]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 110 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.44ns)   --->   "%temp_value_1 = select i1 %tmp_77, float %temp_value, float %temp_value_4" [guess_edu.cpp:48]   --->   Operation 111 'select' 'temp_value_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br label %4" [guess_edu.cpp:44]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 7.11>
ST_16 : Operation 113 [1/2] (0.67ns)   --->   "%U_unc_kk_load = load float* %U_unc_kk_addr, align 4" [guess_edu.cpp:54]   --->   Operation 113 'load' 'U_unc_kk_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 114 [4/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 114 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.43>
ST_17 : Operation 115 [3/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 115 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.43>
ST_18 : Operation 116 [2/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 116 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.43>
ST_19 : Operation 117 [1/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 117 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 8.41>
ST_20 : Operation 118 [2/2] (8.41ns)   --->   "%temp_value_3 = fmul float %temp_value_2, %temp_value_2" [guess_edu.cpp:56]   --->   Operation 118 'fmul' 'temp_value_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 8.41>
ST_21 : Operation 119 [1/2] (8.41ns)   --->   "%temp_value_3 = fmul float %temp_value_2, %temp_value_2" [guess_edu.cpp:56]   --->   Operation 119 'fmul' 'temp_value_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 6.43>
ST_22 : Operation 120 [4/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 120 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 6.43>
ST_23 : Operation 121 [3/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 121 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 6.43>
ST_24 : Operation 122 [2/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 122 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 6.43>
ST_25 : Operation 123 [1/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 123 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str228, i32 %tmp_82)" [guess_edu.cpp:61]   --->   Operation 124 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [guess_edu.cpp:40]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', guess_edu.cpp:15) with incoming values : ('indvarinc', guess_edu.cpp:15) [7]  (0.656 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'phi' operation ('invdar', guess_edu.cpp:15) with incoming values : ('indvarinc', guess_edu.cpp:15) [7]  (0 ns)
	'add' operation ('indvarinc', guess_edu.cpp:15) [8]  (0.797 ns)

 <State 3>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', guess_edu.cpp:18) [19]  (0 ns)
	'add' operation ('i', guess_edu.cpp:18) [30]  (0.797 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('U_KK_a_load', guess_edu.cpp:20) on array 'U_KK_a' [27]  (0.677 ns)
	'store' operation (guess_edu.cpp:20) of variable 'U_KK_a_load', guess_edu.cpp:20 on array 'u_educated', guess_edu.cpp:15 [29]  (0.677 ns)

 <State 5>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', guess_edu.cpp:25) [35]  (0 ns)
	'add' operation ('tmp_72', guess_edu.cpp:28) [42]  (0.797 ns)
	'getelementptr' operation ('U_KK_a_addr_1', guess_edu.cpp:28) [44]  (0 ns)
	'load' operation ('U_KK_a_load_1', guess_edu.cpp:28) on array 'U_KK_a' [45]  (0.677 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'load' operation ('U_KK_a_load_1', guess_edu.cpp:28) on array 'U_KK_a' [45]  (0.677 ns)
	'store' operation (guess_edu.cpp:28) of variable 'U_KK_a_load_1', guess_edu.cpp:28 on array 'u_educated', guess_edu.cpp:15 [48]  (0.677 ns)

 <State 7>: 0.797ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', guess_edu.cpp:40) [54]  (0 ns)
	'add' operation ('row', guess_edu.cpp:40) [57]  (0.797 ns)

 <State 8>: 2.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', guess_edu.cpp:44) [70]  (0 ns)
	'add' operation ('tmp_78', guess_edu.cpp:48) [79]  (0.776 ns)
	'getelementptr' operation ('V_Gen_a_cpy_addr', guess_edu.cpp:48) [82]  (0 ns)
	'load' operation ('V_Gen_a_cpy_load', guess_edu.cpp:48) on array 'V_Gen_a_cpy' [83]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'load' operation ('V_Gen_a_cpy_load', guess_edu.cpp:48) on array 'V_Gen_a_cpy' [83]  (1.24 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_81', guess_edu.cpp:48) [87]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_81', guess_edu.cpp:48) [87]  (8.42 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('temp_value', guess_edu.cpp:48) [88]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('temp_value', guess_edu.cpp:48) [88]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('temp_value', guess_edu.cpp:48) [88]  (6.44 ns)

 <State 15>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('temp_value', guess_edu.cpp:48) [88]  (6.44 ns)
	'select' operation ('temp_value', guess_edu.cpp:48) [89]  (0.449 ns)

 <State 16>: 7.11ns
The critical path consists of the following:
	'load' operation ('U_unc_kk_load', guess_edu.cpp:54) on array 'U_unc_kk' [94]  (0.677 ns)
	'fsub' operation ('temp_value', guess_edu.cpp:54) [95]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_value', guess_edu.cpp:54) [95]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_value', guess_edu.cpp:54) [95]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_value', guess_edu.cpp:54) [95]  (6.44 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('temp_value', guess_edu.cpp:56) [96]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('temp_value', guess_edu.cpp:56) [96]  (8.42 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('educated_rho', guess_edu.cpp:58) [97]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('educated_rho', guess_edu.cpp:58) [97]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('educated_rho', guess_edu.cpp:58) [97]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('educated_rho', guess_edu.cpp:58) [97]  (6.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
