
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002091                       # Number of seconds simulated
sim_ticks                                  2090941000                       # Number of ticks simulated
final_tick                                 2090941000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163175                       # Simulator instruction rate (inst/s)
host_op_rate                                   163290                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10641694                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                   196.49                       # Real time elapsed on the host
sim_insts                                    32061636                       # Number of instructions simulated
sim_ops                                      32084153                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         311296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             446656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6979                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          15732629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         148878424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            459123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16069320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            183649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          16069320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            122433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          16099928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             213614827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     15732629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       459123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       183649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       122433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16497835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         15732629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        148878424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           459123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16069320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           183649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         16069320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           122433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         16099928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            213614827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 446656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  446656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2090901000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.380165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.267356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.921719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           99      6.82%      6.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1018     70.11%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      1.72%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      0.96%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      1.03%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.96%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.55%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.48%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          252     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1452                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51581750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               182438000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7390.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26140.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       213.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    213.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     299598.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6002640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3275250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28992600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            136294080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1110923730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            277690500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1563178800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            749.016543                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    454681000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1562864500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4921560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2685375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            136294080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1129105305                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            261741750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1559731470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            747.364712                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    429954500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      69680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1589248000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 584377                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           582151                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             5333                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              582015                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 578864                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.458605                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    789                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  95                       # Number of system calls
system.cpu0.numCycles                         4181883                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1138322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       8520713                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     584377                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            579653                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2996156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  10801                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  1123589                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1866                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           4139883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.060931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.067688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2644558     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   98924      2.39%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  119564      2.89%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  109276      2.64%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  127676      3.08%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102644      2.48%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  112951      2.73%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  429818     10.38%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  394472      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             4139883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.139740                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.037530                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  358582                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2706068                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   310885                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               759256                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5092                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 947                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8379638                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1138                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5092                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  615912                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 476941                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9550                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   799372                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2233016                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8353420                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1524827                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                505434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                255172                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10957189                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             41155857                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13865159                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             10853059                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  104130                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               141                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           143                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  3935562                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2135317                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              83347                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             8809                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             561                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8327624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                281                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 12639609                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            12707                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          58576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       204408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            86                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      4139883                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.053132                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.440067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             478549     11.56%     11.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             324368      7.84%     19.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             344095      8.31%     27.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             344433      8.32%     36.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2648438     63.97%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        4139883                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10794    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4480457     35.45%     35.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1606049     12.71%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             6470759     51.19%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              82341      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              12639609                       # Type of FU issued
system.cpu0.iq.rate                          3.022468                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      10794                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000854                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          29442546                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          8386521                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8283529                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              12650375                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             135                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        18245                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1601                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      4355850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5092                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  89528                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                25854                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8327912                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             4593                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2135317                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               83347                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               129                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 12249                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4341                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4511                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5091                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             12633311                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              6467864                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6298                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6550060                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  566140                       # Number of branches executed
system.cpu0.iew.exec_stores                     82196                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.020962                       # Inst execution rate
system.cpu0.iew.wb_sent                       8283886                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8283557                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  6816979                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  9725379                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.980820                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.700947                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          58625                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             5025                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4130066                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.002227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.725550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1792007     43.39%     43.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       848349     20.54%     63.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       405122      9.81%     73.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       225002      5.45%     79.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        46100      1.12%     80.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       196186      4.75%     85.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        57230      1.39%     86.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        53540      1.30%     87.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       506530     12.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4130066                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8261348                       # Number of instructions committed
system.cpu0.commit.committedOps               8269329                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2198818                       # Number of memory references committed
system.cpu0.commit.loads                      2117072                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                    565208                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7704642                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 300                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4464848     53.99%     53.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1605660     19.42%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2117072     25.60%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         81746      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8269329                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               506530                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    11951177                       # The number of ROB reads
system.cpu0.rob.rob_writes                   16665734                       # The number of ROB writes
system.cpu0.timesIdled                            419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    8261348                       # Number of Instructions Simulated
system.cpu0.committedOps                      8269329                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.506199                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.506199                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.975509                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.975509                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                18941217                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7595225                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 44255229                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3273061                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2214593                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           538178                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.967181                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1108707                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           539201                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.056204                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71904250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.967181                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4942869                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4942869                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1102215                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1102215                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6376                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1108591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1108591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1108596                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1108596                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1017869                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1017869                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        75256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        75256                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1093125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1093125                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1093125                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1093125                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  12549178035                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12549178035                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4872292284                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4872292284                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  17421470319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17421470319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  17421470319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17421470319                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2120084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2120084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        81632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        81632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2201716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2201716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2201721                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2201721                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.480108                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.480108                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.921893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.921893                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.496488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.496488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.496487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.496487                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 12328.873396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12328.873396                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64742.907994                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64742.907994                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15937.308468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15937.308468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15937.308468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15937.308468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2493440                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           462643                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.389555                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       139885                       # number of writebacks
system.cpu0.dcache.writebacks::total           139885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       487012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       487012                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        66902                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        66902                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       553914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       553914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       553914                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       553914                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       530857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       530857                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8354                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8354                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       539211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       539211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       539211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       539211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6654191860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6654191860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    413870054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    413870054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   7068061914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7068061914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   7068061914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7068061914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.244905                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.244905                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.244904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.244904                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12534.810429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12534.810429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 49541.543452                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49541.543452                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13108.156017                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13108.156017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 13108.156017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13108.156017                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              234                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.981200                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1122790                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1834.624183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.981200                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.681604                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.681604                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2247790                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2247790                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1122790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1122790                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1122790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1122790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1122790                       # number of overall hits
system.cpu0.icache.overall_hits::total        1122790                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          799                       # number of overall misses
system.cpu0.icache.overall_misses::total          799                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53327989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53327989                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53327989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53327989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53327989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53327989                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1123589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1123589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1123589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1123589                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1123589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1123589                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000711                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000711                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000711                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000711                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000711                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000711                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66743.415519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66743.415519                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66743.415519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66743.415519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66743.415519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66743.415519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          579                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   144.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          185                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          185                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          185                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          614                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          614                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42101761                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42101761                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42101761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42101761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42101761                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42101761                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000546                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000546                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000546                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000546                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68569.643322                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68569.643322                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68569.643322                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68569.643322                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68569.643322                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68569.643322                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 547348                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           546903                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4260                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              544707                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 544489                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.959978                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    215                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         3782031                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1087824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       8162717                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     547348                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            544704                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2687562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8581                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  1085330                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1368                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3779683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.161168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.122178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2363878     62.54%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   96798      2.56%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   99105      2.62%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  106866      2.83%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  107041      2.83%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  100613      2.66%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   95436      2.52%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  430490     11.39%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  379456     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3779683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.144723                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.158289                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  328928                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2431237                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   270760                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               744495                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4263                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 195                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               8027388                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  4263                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  580544                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 482265                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1995                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   750229                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1960387                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               8003718                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               1511910                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                502701                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           10650446                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39486029                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        13316714                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             10563532                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   86910                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3856980                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2132407                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              13256                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             8513                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             110                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   7983115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 81                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 12233298                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            12475                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          46830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       177538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            23                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3779683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.236594                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.272440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             238610      6.31%      6.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             319831      8.46%     14.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             327359      8.66%     23.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             316783      8.38%     31.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2577100     68.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3779683                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11343    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4245708     34.71%     34.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1572868     12.86%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6401741     52.33%     99.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              12981      0.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              12233298                       # Type of FU issued
system.cpu1.iq.rate                          3.234584                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      11343                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000927                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          28270093                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          8030037                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7946010                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              12244641                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              44                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        16170                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          379                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      4288952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4263                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  91640                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                27149                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7983199                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             3380                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2132407                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               13256                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 12682                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 4811                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4155                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4239                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             12228448                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              6399078                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             4846                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6412022                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  532868                       # Number of branches executed
system.cpu1.iew.exec_stores                     12944                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.233302                       # Inst execution rate
system.cpu1.iew.wb_sent                       7946183                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      7946010                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6610003                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  9337202                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.100990                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.707921                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          46779                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4233                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3771848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.104105                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.774534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1533736     40.66%     40.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       833784     22.11%     62.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       372340      9.87%     72.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       203768      5.40%     78.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        44019      1.17%     79.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190689      5.06%     84.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        43354      1.15%     85.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44311      1.17%     86.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       505847     13.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3771848                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7931566                       # Number of instructions committed
system.cpu1.commit.committedOps               7936366                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2129114                       # Number of memory references committed
system.cpu1.commit.loads                      2116237                       # Number of loads committed
system.cpu1.commit.membars                         31                       # Number of memory barriers committed
system.cpu1.commit.branches                    532736                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7403753                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  77                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4234385     53.35%     53.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1572867     19.82%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2116237     26.67%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         12877      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          7936366                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               505847                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    11248860                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15974204                       # The number of ROB writes
system.cpu1.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      399851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    7931566                       # Number of Instructions Simulated
system.cpu1.committedOps                      7936366                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.476833                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.476833                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.097171                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.097171                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                18330801                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7390212                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 43035789                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3183749                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2146644                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           533396                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.345252                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1104135                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           534419                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.066047                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        256657500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.345252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.890962                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890962                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4796765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4796765                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1099462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099462                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4662                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4662                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1104124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1104124                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1104126                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1104126                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1018827                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1018827                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8204                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1027031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1027031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1027034                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1027034                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  12507149689                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12507149689                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    204789395                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    204789395                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        20500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  12711939084                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12711939084                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  12711939084                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12711939084                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2118289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2118289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2131155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2131155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2131160                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2131160                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.480967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.480967                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.637650                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.637650                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.481913                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.481913                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.481913                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.481913                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12276.028893                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12276.028893                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 24962.139810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24962.139810                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         5125                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         5125                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  2666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 12377.366490                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12377.366490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 12377.330336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12377.330336                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2457846                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           454377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.409266                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       137080                       # number of writebacks
system.cpu1.dcache.writebacks::total           137080                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       488505                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       488505                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4104                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       492609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       492609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       492609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       492609                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       530322                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       530322                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4100                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       534422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       534422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       534424                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       534424                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6600402267                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6600402267                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    102035669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    102035669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        14500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   6702437936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6702437936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   6702451936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6702451936                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.318669                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.318669                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250766                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250766                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250767                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250767                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12446.027634                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12446.027634                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24886.748537                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24886.748537                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         3625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12541.470853                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12541.470853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12541.450115                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12541.450115                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.784241                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1085264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20870.461538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.784241                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.077704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.077704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2170712                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2170712                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1085264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1085264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1085264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1085264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1085264                       # number of overall hits
system.cpu1.icache.overall_hits::total        1085264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3519719                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3519719                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3519719                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3519719                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3519719                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3519719                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1085330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1085330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1085330                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1085330                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1085330                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1085330                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000061                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000061                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 53329.075758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53329.075758                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 53329.075758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53329.075758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 53329.075758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53329.075758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2636271                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2636271                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2636271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2636271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2636271                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2636271                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 50697.519231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50697.519231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 50697.519231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50697.519231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 50697.519231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50697.519231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 548062                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           547581                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4277                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              545066                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 544834                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.957436                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    230                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         3781431                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1087874                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       8165835                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     548062                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            545064                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2687560                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   8617                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  1085371                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1319                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3779749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.162000                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.118566                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2358815     62.41%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   98500      2.61%     65.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  100487      2.66%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  108011      2.86%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  108738      2.88%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  102075      2.70%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   96571      2.55%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  428858     11.35%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  377694      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3779749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.144935                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.159456                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  321657                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2439160                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   261123                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               753530                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4279                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 223                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               8031319                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  4279                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  576457                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 474743                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1851                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   746323                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1976096                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               8007219                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               1520517                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                509342                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands           10656320                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39503119                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        13321673                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10567690                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   88619                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                47                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            48                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3896483                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2132953                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              13364                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             8505                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             119                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   7986277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 12296417                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            12706                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          47692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       180174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            22                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3779749                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.253236                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.256715                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             226563      5.99%      5.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             312690      8.27%     14.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             329901      8.73%     23.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             318455      8.43%     31.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2592140     68.58%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3779749                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 10903    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4247908     34.55%     34.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1572868     12.79%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6462588     52.56%     99.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              13053      0.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              12296417                       # Type of FU issued
system.cpu2.iq.rate                          3.251789                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      10903                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000887                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          28396188                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          8034062                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      7948642                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              12307320                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              37                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        16402                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      4349569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4279                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  88467                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                25458                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            7986362                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             3253                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2132953                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               13364                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 12172                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 4104                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4160                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4254                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             12291585                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6459953                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             4828                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6472959                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  533481                       # Number of branches executed
system.cpu2.iew.exec_stores                     13006                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.250512                       # Inst execution rate
system.cpu2.iew.wb_sent                       7948814                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      7948642                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  6607602                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  9310385                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.102020                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.709702                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          47662                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4248                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3771747                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.104772                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.772802                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1528797     40.53%     40.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       836071     22.17%     62.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       375101      9.95%     72.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       205264      5.44%     78.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        44607      1.18%     79.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       190538      5.05%     84.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40637      1.08%     85.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        44194      1.17%     86.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       506538     13.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3771747                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             7933811                       # Number of instructions committed
system.cpu2.commit.committedOps               7938667                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2129460                       # Number of memory references committed
system.cpu2.commit.loads                      2116551                       # Number of loads committed
system.cpu2.commit.membars                         33                       # Number of memory barriers committed
system.cpu2.commit.branches                    533292                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7405508                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  83                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4236340     53.36%     53.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1572867     19.81%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2116551     26.66%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         12909      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          7938667                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               506538                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    11251239                       # The number of ROB reads
system.cpu2.rob.rob_writes                   15980734                       # The number of ROB writes
system.cpu2.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      400451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7933811                       # Number of Instructions Simulated
system.cpu2.committedOps                      7938667                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.476622                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.476622                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.098098                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.098098                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                18405954                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7391317                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 43226304                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3187334                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2147107                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           533462                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          912.332284                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1106656                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           534485                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.070509                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        256656000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   912.332284                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.890949                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890949                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4797793                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4797793                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1101951                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1101951                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4696                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1106647                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1106647                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1106649                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1106649                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1016784                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1016784                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8206                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8206                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1024990                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1024990                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1024993                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1024993                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12530704800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12530704800                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    205206807                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    205206807                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        27000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        27000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data         8500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  12735911607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12735911607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  12735911607                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12735911607                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2118735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2118735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2131637                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2131637                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2131642                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2131642                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.479901                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.479901                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.636025                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.636025                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.480846                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.480846                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.480847                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.480847                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 12323.861115                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12323.861115                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25006.922618                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25006.922618                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         6750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         6750                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4250                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 12425.400840                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12425.400840                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 12425.364473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12425.364473                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2496081                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           462644                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.395252                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       134435                       # number of writebacks
system.cpu2.dcache.writebacks::total           134435                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       486395                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       486395                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         4107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       490502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       490502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       490502                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       490502                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       530389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       530389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4099                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4099                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       534488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       534488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       534490                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       534490                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6642489173                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6642489173                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    102150944                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    102150944                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   6744640117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6744640117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   6744645117                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6744645117                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.250333                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.250333                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.317703                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.317703                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250741                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250741                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250741                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250741                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12523.806438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12523.806438                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 24920.942669                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24920.942669                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         5250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2750                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2750                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12618.880343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12618.880343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12618.842480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12618.842480                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.785532                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1085304                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         20477.433962                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.785532                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.077706                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.077706                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2170795                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2170795                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1085304                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1085304                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1085304                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1085304                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1085304                       # number of overall hits
system.cpu2.icache.overall_hits::total        1085304                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2876212                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2876212                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2876212                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2876212                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2876212                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2876212                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1085371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1085371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1085371                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1085371                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1085371                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1085371                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000062                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000062                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 42928.537313                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42928.537313                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 42928.537313                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42928.537313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 42928.537313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42928.537313                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2140279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2140279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2140279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2140279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2140279                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2140279                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 40382.622642                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40382.622642                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 40382.622642                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40382.622642                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 40382.622642                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40382.622642                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 548200                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           547776                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4253                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              547913                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 544912                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.452285                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    199                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         3781013                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1087402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8166259                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     548200                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            545111                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2688183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   8573                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  1085242                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1340                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           3779878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.161964                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.118304                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2358691     62.40%     62.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   98417      2.60%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  100744      2.67%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  108141      2.86%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  108600      2.87%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  102289      2.71%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   96901      2.56%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  428379     11.33%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  377716      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3779878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.144988                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.159807                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  321084                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2440009                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   261074                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               753456                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4255                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 177                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               8030652                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  4255                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  576639                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 472400                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2347                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   745622                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1978615                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               8007182                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               1523672                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                510529                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands           10657242                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39503120                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13321835                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10569758                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   87484                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3904064                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2132916                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              13168                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             8497                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             129                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   7986412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 12299520                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            12399                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          46692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       177793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3779878                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.253946                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.256644                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             226800      6.00%      6.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             312072      8.26%     14.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             329426      8.72%     22.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             317724      8.41%     31.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2593856     68.62%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3779878                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 10722    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4248510     34.54%     34.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             1572868     12.79%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6465166     52.56%     99.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              12976      0.11%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              12299520                       # Type of FU issued
system.cpu3.iq.rate                          3.252970                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      10722                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000872                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          28402039                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          8033187                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7949335                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              12310242                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              38                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        16224                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          242                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      4352028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4255                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  88383                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                24802                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            7986486                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             3150                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2132916                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               13168                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 11771                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 3761                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4155                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4227                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             12294810                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              6462557                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             4710                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6475521                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  533666                       # Number of branches executed
system.cpu3.iew.exec_stores                     12964                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.251724                       # Inst execution rate
system.cpu3.iew.wb_sent                       7949525                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7949335                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6607925                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  9311748                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.102435                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.709633                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          46643                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4222                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3772017                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.104919                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.772849                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1529239     40.54%     40.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       835392     22.15%     62.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       374877      9.94%     72.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       205928      5.46%     78.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        44774      1.19%     79.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       190511      5.05%     84.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        40746      1.08%     85.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        43666      1.16%     86.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       506884     13.44%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3772017                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             7934911                       # Number of instructions committed
system.cpu3.commit.committedOps               7939791                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2129618                       # Number of memory references committed
system.cpu3.commit.loads                      2116692                       # Number of loads committed
system.cpu3.commit.membars                         33                       # Number of memory barriers committed
system.cpu3.commit.branches                    533562                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7406366                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  85                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4237306     53.37%     53.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        1572867     19.81%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2116692     26.66%     99.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         12926      0.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7939791                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               506884                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    11251242                       # The number of ROB reads
system.cpu3.rob.rob_writes                   15980799                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      400869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    7934911                       # Number of Instructions Simulated
system.cpu3.committedOps                      7939791                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.476504                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.476504                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.098620                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.098620                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                18409323                       # number of integer regfile reads
system.cpu3.int_regfile_writes                7391504                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 43236237                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3188648                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                2159401                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           533485                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          912.344063                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1106839                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           534507                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.070766                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        256658000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   912.344063                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.890961                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890961                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4798129                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4798129                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1102116                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1102116                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4715                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4715                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1106831                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1106831                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1106833                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1106833                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1016762                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1016762                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8205                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8205                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1024967                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1024967                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1024970                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1024970                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12522422125                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12522422125                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    206126825                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    206126825                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  12728548950                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12728548950                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  12728548950                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12728548950                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2118878                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2118878                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2131798                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2131798                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2131803                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2131803                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.479859                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.479859                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.635062                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.635062                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.480799                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.480799                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.480800                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.480800                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12315.981641                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12315.981641                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25122.099330                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25122.099330                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 12418.496352                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12418.496352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 12418.460004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12418.460004                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2493013                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           462784                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.386990                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       135227                       # number of writebacks
system.cpu3.dcache.writebacks::total           135227                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       486354                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       486354                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4105                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       490459                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       490459                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       490459                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       490459                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       530408                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       530408                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4100                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4100                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       534508                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534508                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       534510                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534510                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6640191636                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6640191636                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    102833413                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    102833413                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   6743025049                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6743025049                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   6743030049                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6743030049                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.250325                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.250325                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.317337                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.317337                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250731                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250731                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250731                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250731                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12519.026176                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12519.026176                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 25081.320244                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25081.320244                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12615.386578                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12615.386578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12615.348729                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12615.348729                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           39.781154                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1085178                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                21278                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    39.781154                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.077698                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.077698                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2170535                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2170535                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1085178                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1085178                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1085178                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1085178                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1085178                       # number of overall hits
system.cpu3.icache.overall_hits::total        1085178                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1847467                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1847467                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1847467                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1847467                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1847467                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1847467                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1085242                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1085242                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1085242                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1085242                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1085242                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1085242                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000059                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000059                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 28866.671875                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28866.671875                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 28866.671875                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28866.671875                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 28866.671875                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28866.671875                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           51                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           51                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1386023                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1386023                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1386023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1386023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1386023                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1386023                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 27176.921569                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27176.921569                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 27176.921569                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27176.921569                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 27176.921569                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27176.921569                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5414.404471                       # Cycle average of tags in use
system.l2.tags.total_refs                     1163836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    168.549747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4809.596137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       466.320803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       100.672300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        11.756351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         7.398361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         2.714922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         7.094289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.713059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.138249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.165235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210724                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9562910                       # Number of tag accesses
system.l2.tags.data_accesses                  9562910                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  94                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              157666                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              152327                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              156429                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              157282                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  623886                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           546627                       # number of Writeback hits
system.l2.Writeback_hits::total                546627                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              3602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14341                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               161268                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               155907                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               160009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               160861                       # number of demand (read+write) hits
system.l2.demand_hits::total                   638227                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  94                       # number of overall hits
system.l2.overall_hits::cpu0.data              161268                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  22                       # number of overall hits
system.l2.overall_hits::cpu1.data              155907                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu2.data              160009                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  37                       # number of overall hits
system.l2.overall_hits::cpu3.data              160861                       # number of overall hits
system.l2.overall_hits::total                  638227                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               520                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               138                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 9                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   762                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6298                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4887                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                528                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                531                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                526                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7060                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               520                       # number of overall misses
system.l2.overall_misses::cpu0.data              4887                       # number of overall misses
system.l2.overall_misses::cpu1.inst                30                       # number of overall misses
system.l2.overall_misses::cpu1.data               528                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               531                       # number of overall misses
system.l2.overall_misses::cpu3.inst                14                       # number of overall misses
system.l2.overall_misses::cpu3.data               526                       # number of overall misses
system.l2.overall_misses::total                  7060                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40484250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11391750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2337250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       945500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1765750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      1051500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst       927000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       718000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59621000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        35000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        97498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    349814749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     42657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     42735250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     42903750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     478110749                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40484250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    361206499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2337250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     43602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1765750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     43786750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst       927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     43621750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        537731749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40484250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    361206499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2337250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     43602500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1765750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     43786750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst       927000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     43621750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       537731749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          157804                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          152339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          156444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          157291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              624648                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       546627                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            546627                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          4096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20639                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              614                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           166155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           156435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           160540                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           161387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               645287                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             614                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          166155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          156435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          160540                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          161387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              645287                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.846906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.576923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.452830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.274510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001220                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.600000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.568674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.125977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305150                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.846906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.029412                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.576923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.003375                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.003308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.274510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.003259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010941                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.846906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.029412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.576923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.003375                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.003308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.274510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.003259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010941                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77854.326923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 82548.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 77908.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 78791.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 73572.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        70100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 66214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 79777.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78242.782152                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        31249                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        35000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32499.333333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73660.717835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 82668.604651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 82820.251938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 82985.976789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75914.694983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77854.326923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73911.704318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 77908.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 82580.492424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 73572.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 82460.922787                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 66214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 82931.083650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76165.970113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77854.326923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73911.704318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 77908.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 82580.492424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 73572.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 82460.922787                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 66214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 82931.083650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76165.970113                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 79                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  79                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 79                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              683                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6298                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33741500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8471750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1175000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       583750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       402750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       590250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       253000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       605500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45823500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        35502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        23000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        58502                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    290546751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     36227500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     36306250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     36462250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    399542751                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    299018501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     36811250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       402750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     36896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     37067750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    445366251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    299018501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     36811250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       402750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     36896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     37067750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    445366251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.838762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001093                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.568674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.125977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305150                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.838762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.029280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.003259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.838762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.029280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.003259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010818                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 65517.475728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73032.327586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 78333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 64861.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        67125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 65583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        63250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 67277.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67091.508053                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        23000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19500.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61180.617183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 70208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 70360.949612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 70526.595745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63439.623849                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 65517.475728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61463.206783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 78333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 70116.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        67125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 70279.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        63250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 70471.007605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63796.913193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 65517.475728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61463.206783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 78333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 70116.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        67125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 70279.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        63250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 70471.007605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63796.913193                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 682                       # Transaction distribution
system.membus.trans_dist::ReadResp                681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6297                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6297                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               11                       # Total snoops (count)
system.membus.snoop_fanout::samples              6994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6994                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7807500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36901747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122766                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122764                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           546627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       845260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       827947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       829471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       831131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3335347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19586560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18784960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     18878400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18983296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76282368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1498136                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2690056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                2690056    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2690056                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1891655000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             90.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1017739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         860021398                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            41.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84229                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         851680486                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            40.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             86721                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         851894831                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            40.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            80977                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        851793377                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           40.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
