
lwip_raw_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011190  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fd4  08011430  08011430  00021430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013404  08013404  00030090  2**0
                  CONTENTS
  4 .ARM          00000000  08013404  08013404  00030090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013404  08013404  00030090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013404  08013404  00023404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013408  08013408  00023408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  24000000  0801340c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae48  24000090  0801349c  00030090  2**2
                  ALLOC
 10 ._user_heap_stack 0000c000  2400aed8  0801349c  0003aed8  2**0
                  ALLOC
 11 .lwip_sec     00041a00  30000000  30000000  00040000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00030090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00041a2b  00000000  00000000  000300be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000759f  00000000  00000000  00071ae9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001a00  00000000  00000000  00079088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001808  00000000  00000000  0007aa88  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00042295  00000000  00000000  0007c290  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000250e5  00000000  00000000  000be525  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0016c7e4  00000000  00000000  000e360a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0024fdee  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c60  00000000  00000000  0024fe6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011418 	.word	0x08011418

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08011418 	.word	0x08011418

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d00b      	beq.n	80003a8 <LAN8742_RegisterBusIO+0x28>
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	68db      	ldr	r3, [r3, #12]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d007      	beq.n	80003a8 <LAN8742_RegisterBusIO+0x28>
 8000398:	683b      	ldr	r3, [r7, #0]
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d003      	beq.n	80003a8 <LAN8742_RegisterBusIO+0x28>
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	691b      	ldr	r3, [r3, #16]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d102      	bne.n	80003ae <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80003a8:	f04f 33ff 	mov.w	r3, #4294967295
 80003ac:	e014      	b.n	80003d8 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	685a      	ldr	r2, [r3, #4]
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	68da      	ldr	r2, [r3, #12]
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	689a      	ldr	r2, [r3, #8]
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	691a      	ldr	r2, [r3, #16]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 80003d6:	2300      	movs	r3, #0
}
 80003d8:	4618      	mov	r0, r3
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr

080003e4 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
int32_t LAN8742_Init(ETH_HandleTypeDef *heth)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
    uint32_t phyreg = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	60bb      	str	r3, [r7, #8]
    uint32_t TIME_Out = 0;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
    //software reset LAN8742A
    if(HAL_ETH_WritePHYRegister(heth, 0x00, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) != HAL_OK)
 80003f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003f8:	2200      	movs	r2, #0
 80003fa:	2100      	movs	r1, #0
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f001 f8f9 	bl	80015f4 <HAL_ETH_WritePHYRegister>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <LAN8742_Init+0x28>
    {
        return HAL_ERROR;
 8000408:	2301      	movs	r3, #1
 800040a:	e027      	b.n	800045c <LAN8742_Init+0x78>
    }
    //LAN8742A reset delay
    HAL_Delay(0x00000F);
 800040c:	200f      	movs	r0, #15
 800040e:	f000 f8d5 	bl	80005bc <HAL_Delay>

    if((HAL_ETH_WritePHYRegister(heth, 0x00, LAN8742_BCR, LAN8742_BCR_AUTONEGO_EN)) != HAL_OK)
 8000412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000416:	2200      	movs	r2, #0
 8000418:	2100      	movs	r1, #0
 800041a:	6878      	ldr	r0, [r7, #4]
 800041c:	f001 f8ea 	bl	80015f4 <HAL_ETH_WritePHYRegister>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <LAN8742_Init+0x46>
    {
      return HAL_ERROR;
 8000426:	2301      	movs	r3, #1
 8000428:	e018      	b.n	800045c <LAN8742_Init+0x78>
    }
    //LAN8742A write delay
    HAL_Delay(0xF);
 800042a:	200f      	movs	r0, #15
 800042c:	f000 f8c6 	bl	80005bc <HAL_Delay>
    do
    {
      HAL_ETH_ReadPHYRegister(heth, 0x00, LAN8742_BSR, &phyreg);
 8000430:	f107 0308 	add.w	r3, r7, #8
 8000434:	2201      	movs	r2, #1
 8000436:	2100      	movs	r1, #0
 8000438:	6878      	ldr	r0, [r7, #4]
 800043a:	f001 f887 	bl	800154c <HAL_ETH_ReadPHYRegister>
      TIME_Out++;
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	3301      	adds	r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
      if(TIME_Out > 0x0000FFFF)
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800044a:	d301      	bcc.n	8000450 <LAN8742_Init+0x6c>
        return HAL_TIMEOUT;
 800044c:	2303      	movs	r3, #3
 800044e:	e005      	b.n	800045c <LAN8742_Init+0x78>
    } while (((phyreg & LAN8742_BSR_AUTONEGO_CPLT) != LAN8742_BSR_AUTONEGO_CPLT));
 8000450:	68bb      	ldr	r3, [r7, #8]
 8000452:	f003 0320 	and.w	r3, r3, #32
 8000456:	2b00      	cmp	r3, #0
 8000458:	d0ea      	beq.n	8000430 <LAN8742_Init+0x4c>

    return HAL_OK;
 800045a:	2300      	movs	r3, #0
}
 800045c:	4618      	mov	r0, r3
 800045e:	3710      	adds	r7, #16
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(ETH_HandleTypeDef *heth)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
	uint32_t phyreg = 0;
 800046c:	2300      	movs	r3, #0
 800046e:	60fb      	str	r3, [r7, #12]

	HAL_ETH_ReadPHYRegister(heth, 0x00, LAN8742_BSR, &phyreg);
 8000470:	f107 030c 	add.w	r3, r7, #12
 8000474:	2201      	movs	r2, #1
 8000476:	2100      	movs	r1, #0
 8000478:	6878      	ldr	r0, [r7, #4]
 800047a:	f001 f867 	bl	800154c <HAL_ETH_ReadPHYRegister>

	if(HAL_ETH_ReadPHYRegister(heth, 0x00, LAN8742_PHYSCSR, &phyreg) == HAL_OK)
 800047e:	f107 030c 	add.w	r3, r7, #12
 8000482:	221f      	movs	r2, #31
 8000484:	2100      	movs	r1, #0
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f001 f860 	bl	800154c <HAL_ETH_ReadPHYRegister>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d101      	bne.n	8000496 <LAN8742_GetLinkState+0x32>
		return phyreg;
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	e000      	b.n	8000498 <LAN8742_GetLinkState+0x34>
	return 0;
 8000496:	2300      	movs	r3, #0
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a4:	2003      	movs	r0, #3
 80004a6:	f000 f99b 	bl	80007e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80004aa:	f003 f82b 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80004ae:	4601      	mov	r1, r0
 80004b0:	4b13      	ldr	r3, [pc, #76]	; (8000500 <HAL_Init+0x60>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	0a1b      	lsrs	r3, r3, #8
 80004b6:	f003 030f 	and.w	r3, r3, #15
 80004ba:	4a12      	ldr	r2, [pc, #72]	; (8000504 <HAL_Init+0x64>)
 80004bc:	5cd3      	ldrb	r3, [r2, r3]
 80004be:	f003 031f 	and.w	r3, r3, #31
 80004c2:	fa21 f303 	lsr.w	r3, r1, r3
 80004c6:	4a10      	ldr	r2, [pc, #64]	; (8000508 <HAL_Init+0x68>)
 80004c8:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80004ca:	4b0f      	ldr	r3, [pc, #60]	; (8000508 <HAL_Init+0x68>)
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <HAL_Init+0x60>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	f003 030f 	and.w	r3, r3, #15
 80004d6:	490b      	ldr	r1, [pc, #44]	; (8000504 <HAL_Init+0x64>)
 80004d8:	5ccb      	ldrb	r3, [r1, r3]
 80004da:	f003 031f 	and.w	r3, r3, #31
 80004de:	fa22 f303 	lsr.w	r3, r2, r3
 80004e2:	4a0a      	ldr	r2, [pc, #40]	; (800050c <HAL_Init+0x6c>)
 80004e4:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004e6:	200f      	movs	r0, #15
 80004e8:	f000 f812 	bl	8000510 <HAL_InitTick>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <HAL_Init+0x56>
  {
    return HAL_ERROR;
 80004f2:	2301      	movs	r3, #1
 80004f4:	e002      	b.n	80004fc <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80004f6:	f00f fec7 	bl	8010288 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004fa:	2300      	movs	r3, #0
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	58024400 	.word	0x58024400
 8000504:	0801335c 	.word	0x0801335c
 8000508:	24000024 	.word	0x24000024
 800050c:	24000028 	.word	0x24000028

08000510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000518:	4b15      	ldr	r3, [pc, #84]	; (8000570 <HAL_InitTick+0x60>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d101      	bne.n	8000524 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000520:	2301      	movs	r3, #1
 8000522:	e021      	b.n	8000568 <HAL_InitTick+0x58>
      return HAL_ERROR;
    }
  }
#else
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000524:	4b13      	ldr	r3, [pc, #76]	; (8000574 <HAL_InitTick+0x64>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b11      	ldr	r3, [pc, #68]	; (8000570 <HAL_InitTick+0x60>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f1 	udiv	r3, r3, r1
 8000536:	fbb2 f3f3 	udiv	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f983 	bl	8000846 <HAL_SYSTICK_Config>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	e00e      	b.n	8000568 <HAL_InitTick+0x58>
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b0f      	cmp	r3, #15
 800054e:	d80a      	bhi.n	8000566 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000550:	2200      	movs	r2, #0
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	f04f 30ff 	mov.w	r0, #4294967295
 8000558:	f000 f94d 	bl	80007f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <HAL_InitTick+0x68>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000562:	2300      	movs	r3, #0
 8000564:	e000      	b.n	8000568 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000566:	2301      	movs	r3, #1
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	24000004 	.word	0x24000004
 8000574:	24000024 	.word	0x24000024
 8000578:	24000000 	.word	0x24000000

0800057c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <HAL_IncTick+0x20>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <HAL_IncTick+0x24>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <HAL_IncTick+0x24>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	24000004 	.word	0x24000004
 80005a0:	24004190 	.word	0x24004190

080005a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_GetTick+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	24004190 	.word	0x24004190

080005bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005c4:	f7ff ffee 	bl	80005a4 <HAL_GetTick>
 80005c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d4:	d005      	beq.n	80005e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <HAL_Delay+0x40>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005e2:	bf00      	nop
 80005e4:	f7ff ffde 	bl	80005a4 <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	68fa      	ldr	r2, [r7, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d8f7      	bhi.n	80005e4 <HAL_Delay+0x28>
  {
  }
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	24000004 	.word	0x24000004

08000600 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000604:	4b03      	ldr	r3, [pc, #12]	; (8000614 <HAL_GetREVID+0x14>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	0c1b      	lsrs	r3, r3, #16
}
 800060a:	4618      	mov	r0, r3
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	5c001000 	.word	0x5c001000

08000618 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8000628:	4904      	ldr	r1, [pc, #16]	; (800063c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4313      	orrs	r3, r2
 800062e:	604b      	str	r3, [r1, #4]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	58000400 	.word	0x58000400

08000640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000650:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <__NVIC_SetPriorityGrouping+0x40>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <__NVIC_SetPriorityGrouping+0x44>)
 800066a:	4313      	orrs	r3, r2
 800066c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800066e:	4a04      	ldr	r2, [pc, #16]	; (8000680 <__NVIC_SetPriorityGrouping+0x40>)
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	60d3      	str	r3, [r2, #12]
}
 8000674:	bf00      	nop
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000ed00 	.word	0xe000ed00
 8000684:	05fa0000 	.word	0x05fa0000

08000688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <__NVIC_GetPriorityGrouping+0x18>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	0a1b      	lsrs	r3, r3, #8
 8000692:	f003 0307 	and.w	r3, r3, #7
}
 8000696:	4618      	mov	r0, r3
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	e000ed00 	.word	0xe000ed00

080006a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80006ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db0b      	blt.n	80006ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006b6:	88fb      	ldrh	r3, [r7, #6]
 80006b8:	f003 021f 	and.w	r2, r3, #31
 80006bc:	4907      	ldr	r1, [pc, #28]	; (80006dc <__NVIC_EnableIRQ+0x38>)
 80006be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006c2:	095b      	lsrs	r3, r3, #5
 80006c4:	2001      	movs	r0, #1
 80006c6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80006ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	db0a      	blt.n	800070a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	490c      	ldr	r1, [pc, #48]	; (800072c <__NVIC_SetPriority+0x4c>)
 80006fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	440b      	add	r3, r1
 8000704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000708:	e00a      	b.n	8000720 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4908      	ldr	r1, [pc, #32]	; (8000730 <__NVIC_SetPriority+0x50>)
 8000710:	88fb      	ldrh	r3, [r7, #6]
 8000712:	f003 030f 	and.w	r3, r3, #15
 8000716:	3b04      	subs	r3, #4
 8000718:	0112      	lsls	r2, r2, #4
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	440b      	add	r3, r1
 800071e:	761a      	strb	r2, [r3, #24]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000e100 	.word	0xe000e100
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000734:	b480      	push	{r7}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f003 0307 	and.w	r3, r3, #7
 8000746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	f1c3 0307 	rsb	r3, r3, #7
 800074e:	2b04      	cmp	r3, #4
 8000750:	bf28      	it	cs
 8000752:	2304      	movcs	r3, #4
 8000754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	3304      	adds	r3, #4
 800075a:	2b06      	cmp	r3, #6
 800075c:	d902      	bls.n	8000764 <NVIC_EncodePriority+0x30>
 800075e:	69fb      	ldr	r3, [r7, #28]
 8000760:	3b03      	subs	r3, #3
 8000762:	e000      	b.n	8000766 <NVIC_EncodePriority+0x32>
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000768:	f04f 32ff 	mov.w	r2, #4294967295
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	fa02 f303 	lsl.w	r3, r2, r3
 8000772:	43da      	mvns	r2, r3
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	401a      	ands	r2, r3
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800077c:	f04f 31ff 	mov.w	r1, #4294967295
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	fa01 f303 	lsl.w	r3, r1, r3
 8000786:	43d9      	mvns	r1, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800078c:	4313      	orrs	r3, r2
         );
}
 800078e:	4618      	mov	r0, r3
 8000790:	3724      	adds	r7, #36	; 0x24
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
	...

0800079c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007ac:	d301      	bcc.n	80007b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ae:	2301      	movs	r3, #1
 80007b0:	e00f      	b.n	80007d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007b2:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <SysTick_Config+0x40>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ba:	210f      	movs	r1, #15
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295
 80007c0:	f7ff ff8e 	bl	80006e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <SysTick_Config+0x40>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ca:	4b04      	ldr	r3, [pc, #16]	; (80007dc <SysTick_Config+0x40>)
 80007cc:	2207      	movs	r2, #7
 80007ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f7ff ff29 	bl	8000640 <__NVIC_SetPriorityGrouping>
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000804:	f7ff ff40 	bl	8000688 <__NVIC_GetPriorityGrouping>
 8000808:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	68b9      	ldr	r1, [r7, #8]
 800080e:	6978      	ldr	r0, [r7, #20]
 8000810:	f7ff ff90 	bl	8000734 <NVIC_EncodePriority>
 8000814:	4602      	mov	r2, r0
 8000816:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800081a:	4611      	mov	r1, r2
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff5f 	bl	80006e0 <__NVIC_SetPriority>
}
 8000822:	bf00      	nop
 8000824:	3718      	adds	r7, #24
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	4603      	mov	r3, r0
 8000832:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff33 	bl	80006a4 <__NVIC_EnableIRQ>
}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f7ff ffa4 	bl	800079c <SysTick_Config>
 8000854:	4603      	mov	r3, r0
}
 8000856:	4618      	mov	r0, r3
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000864:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_MPU_Disable+0x24>)
 800086a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800086c:	4a05      	ldr	r2, [pc, #20]	; (8000884 <HAL_MPU_Disable+0x24>)
 800086e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000872:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000874:	4b04      	ldr	r3, [pc, #16]	; (8000888 <HAL_MPU_Disable+0x28>)
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000ed00 	.word	0xe000ed00
 8000888:	e000ed90 	.word	0xe000ed90

0800088c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000894:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <HAL_MPU_Enable+0x34>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <HAL_MPU_Enable+0x38>)
 80008a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a2:	4a08      	ldr	r2, [pc, #32]	; (80008c4 <HAL_MPU_Enable+0x38>)
 80008a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80008aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80008ae:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	e000ed90 	.word	0xe000ed90
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	785a      	ldrb	r2, [r3, #1]
 80008d4:	4b1d      	ldr	r3, [pc, #116]	; (800094c <HAL_MPU_ConfigRegion+0x84>)
 80008d6:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d029      	beq.n	8000934 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80008e0:	4a1a      	ldr	r2, [pc, #104]	; (800094c <HAL_MPU_ConfigRegion+0x84>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	7b1b      	ldrb	r3, [r3, #12]
 80008ec:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	7adb      	ldrb	r3, [r3, #11]
 80008f2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80008f4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	7a9b      	ldrb	r3, [r3, #10]
 80008fa:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80008fc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	7b5b      	ldrb	r3, [r3, #13]
 8000902:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000904:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	7b9b      	ldrb	r3, [r3, #14]
 800090a:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800090c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	7bdb      	ldrb	r3, [r3, #15]
 8000912:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000914:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	7a5b      	ldrb	r3, [r3, #9]
 800091a:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800091c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	7a1b      	ldrb	r3, [r3, #8]
 8000922:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000924:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	7812      	ldrb	r2, [r2, #0]
 800092a:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800092c:	4a07      	ldr	r2, [pc, #28]	; (800094c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800092e:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000930:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8000932:	e005      	b.n	8000940 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8000934:	4b05      	ldr	r3, [pc, #20]	; (800094c <HAL_MPU_ConfigRegion+0x84>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <HAL_MPU_ConfigRegion+0x84>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	e000ed90 	.word	0xe000ed90

08000950 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800095e:	2301      	movs	r3, #1
 8000960:	e0c6      	b.n	8000af0 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000966:	2b00      	cmp	r3, #0
 8000968:	d102      	bne.n	8000970 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f00e fcc4 	bl	800f2f8 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2223      	movs	r2, #35	; 0x23
 8000974:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	4b60      	ldr	r3, [pc, #384]	; (8000af8 <HAL_ETH_Init+0x1a8>)
 8000978:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800097c:	4a5e      	ldr	r2, [pc, #376]	; (8000af8 <HAL_ETH_Init+0x1a8>)
 800097e:	f043 0302 	orr.w	r3, r3, #2
 8000982:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000986:	4b5c      	ldr	r3, [pc, #368]	; (8000af8 <HAL_ETH_Init+0x1a8>)
 8000988:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800098c:	f003 0302 	and.w	r3, r3, #2
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	7a1b      	ldrb	r3, [r3, #8]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d103      	bne.n	80009a4 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800099c:	2000      	movs	r0, #0
 800099e:	f7ff fe3b 	bl	8000618 <HAL_SYSCFG_ETHInterfaceSelect>
 80009a2:	e003      	b.n	80009ac <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80009a4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80009a8:	f7ff fe36 	bl	8000618 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f042 0201 	orr.w	r2, r2, #1
 80009be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80009c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009c4:	f7ff fdee 	bl	80005a4 <HAL_GetTick>
 80009c8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80009ca:	e00f      	b.n	80009ec <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80009cc:	f7ff fdea 	bl	80005a4 <HAL_GetTick>
 80009d0:	4602      	mov	r2, r0
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80009da:	d907      	bls.n	80009ec <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2204      	movs	r2, #4
 80009e0:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	22e0      	movs	r2, #224	; 0xe0
 80009e6:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 80009e8:	2301      	movs	r3, #1
 80009ea:	e081      	b.n	8000af0 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1e6      	bne.n	80009cc <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f001 fad2 	bl	8001fa8 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000a04:	f002 fef0 	bl	80037e8 <HAL_RCC_GetHCLKFreq>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	4b3c      	ldr	r3, [pc, #240]	; (8000afc <HAL_ETH_Init+0x1ac>)
 8000a0c:	fba3 2302 	umull	r2, r3, r3, r2
 8000a10:	0c9a      	lsrs	r2, r3, #18
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3a01      	subs	r2, #1
 8000a18:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f001 fa25 	bl	8001e6c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000a38:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000a3c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	f003 0303 	and.w	r3, r3, #3
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d007      	beq.n	8000a5a <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	22e0      	movs	r2, #224	; 0xe0
 8000a54:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e04a      	b.n	8000af0 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	f241 1308 	movw	r3, #4360	; 0x1108
 8000a62:	4413      	add	r3, r2
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	4b26      	ldr	r3, [pc, #152]	; (8000b00 <HAL_ETH_Init+0x1b0>)
 8000a68:	4013      	ands	r3, r2
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	6952      	ldr	r2, [r2, #20]
 8000a6e:	0052      	lsls	r2, r2, #1
 8000a70:	6879      	ldr	r1, [r7, #4]
 8000a72:	6809      	ldr	r1, [r1, #0]
 8000a74:	431a      	orrs	r2, r3
 8000a76:	f241 1308 	movw	r3, #4360	; 0x1108
 8000a7a:	440b      	add	r3, r1
 8000a7c:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f001 faea 	bl	8002058 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f001 fb2e 	bl	80020e6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	3305      	adds	r3, #5
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	021a      	lsls	r2, r3, #8
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	3304      	adds	r3, #4
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	3303      	adds	r3, #3
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	061a      	lsls	r2, r3, #24
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	3302      	adds	r3, #2
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	041b      	lsls	r3, r3, #16
 8000abc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000ac8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000ad6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000ad8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2210      	movs	r2, #16
 8000ae6:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2210      	movs	r2, #16
 8000aec:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	58024400 	.word	0x58024400
 8000afc:	431bde83 	.word	0x431bde83
 8000b00:	ffff8001 	.word	0xffff8001

08000b04 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b087      	sub	sp, #28
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 8000b10:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	330a      	adds	r3, #10
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	4413      	add	r3, r2
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d002      	beq.n	8000b2c <HAL_ETH_DescAssignMemory+0x28>
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	2b03      	cmp	r3, #3
 8000b2a:	d904      	bls.n	8000b36 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	2201      	movs	r2, #1
 8000b30:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e021      	b.n	8000b7a <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d00b      	beq.n	8000b6c <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8000b54:	683a      	ldr	r2, [r7, #0]
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8000b78:	2300      	movs	r3, #0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	371c      	adds	r7, #28
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b087      	sub	sp, #28
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  uint32_t descindex = 0, counter;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	330a      	adds	r3, #10
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	60fb      	str	r3, [r7, #12]

  if(heth->gState == HAL_ETH_STATE_READY)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ba4:	2b10      	cmp	r3, #16
 8000ba6:	d17d      	bne.n	8000ca4 <HAL_ETH_Start_IT+0x11e>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2223      	movs	r2, #35	; 0x23
 8000bac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	e018      	b.n	8000be6 <HAL_ETH_Start_IT+0x60>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	60da      	str	r2, [r3, #12]
      INCR_RX_DESC_INDEX(descindex, 1U);
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	2b03      	cmp	r3, #3
 8000bca:	d902      	bls.n	8000bd2 <HAL_ETH_Start_IT+0x4c>
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3b04      	subs	r3, #4
 8000bd0:	617b      	str	r3, [r7, #20]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	330a      	adds	r3, #10
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	4413      	add	r3, r2
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	60fb      	str	r3, [r7, #12]
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	3301      	adds	r3, #1
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	d9e3      	bls.n	8000bb4 <HAL_ETH_Start_IT+0x2e>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2201      	movs	r2, #1
 8000bf0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f042 0202 	orr.w	r2, r2, #2
 8000c00:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f042 0201 	orr.w	r2, r2, #1
 8000c10:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f042 0201 	orr.w	r2, r2, #1
 8000c22:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	f241 1304 	movw	r3, #4356	; 0x1104
 8000c2e:	4413      	add	r3, r2
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	6811      	ldr	r1, [r2, #0]
 8000c36:	f043 0201 	orr.w	r2, r3, #1
 8000c3a:	f241 1304 	movw	r3, #4356	; 0x1104
 8000c3e:	440b      	add	r3, r1
 8000c40:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	f241 1308 	movw	r3, #4360	; 0x1108
 8000c4a:	4413      	add	r3, r2
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	6811      	ldr	r1, [r2, #0]
 8000c52:	f043 0201 	orr.w	r2, r3, #1
 8000c56:	f241 1308 	movw	r3, #4360	; 0x1108
 8000c5a:	440b      	add	r3, r1
 8000c5c:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8000c70:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8000c74:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2210      	movs	r2, #16
 8000c7a:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2222      	movs	r2, #34	; 0x22
 8000c80:	659a      	str	r2, [r3, #88]	; 0x58
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	f241 1334 	movw	r3, #4404	; 0x1134
 8000c8a:	4413      	add	r3, r2
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	6811      	ldr	r1, [r2, #0]
 8000c92:	f24d 0241 	movw	r2, #53313	; 0xd041
 8000c96:	431a      	orrs	r2, r3
 8000c98:	f241 1334 	movw	r3, #4404	; 0x1134
 8000c9c:	440b      	add	r3, r1
 8000c9e:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    return HAL_OK;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	e000      	b.n	8000ca6 <HAL_ETH_Start_IT+0x120>
  }
  else
  {
    return HAL_ERROR;
 8000ca4:	2301      	movs	r3, #1
  }
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	371c      	adds	r7, #28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
	...

08000cb4 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[0];
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc0:	60bb      	str	r3, [r7, #8]
  uint32_t index;

  if(heth->gState != HAL_ETH_STATE_RESET)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d060      	beq.n	8000d8c <HAL_ETH_Stop_IT+0xd8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2223      	movs	r2, #35	; 0x23
 8000cce:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable intrrupts:
    - Tx complete interrupt
    - Rx complete interrupt     */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMA_NORMAL_IT | ETH_DMA_RX_IT | ETH_DMA_TX_IT));
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	f241 1334 	movw	r3, #4404	; 0x1134
 8000cd8:	4413      	add	r3, r2
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	6811      	ldr	r1, [r2, #0]
 8000ce0:	4a2e      	ldr	r2, [pc, #184]	; (8000d9c <HAL_ETH_Stop_IT+0xe8>)
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	f241 1334 	movw	r3, #4404	; 0x1134
 8000ce8:	440b      	add	r3, r1
 8000cea:	601a      	str	r2, [r3, #0]

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	f241 1304 	movw	r3, #4356	; 0x1104
 8000cf4:	4413      	add	r3, r2
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	6811      	ldr	r1, [r2, #0]
 8000cfc:	f023 0201 	bic.w	r2, r3, #1
 8000d00:	f241 1304 	movw	r3, #4356	; 0x1104
 8000d04:	440b      	add	r3, r1
 8000d06:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	f241 1308 	movw	r3, #4360	; 0x1108
 8000d10:	4413      	add	r3, r2
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	6811      	ldr	r1, [r2, #0]
 8000d18:	f023 0201 	bic.w	r2, r3, #1
 8000d1c:	f241 1308 	movw	r3, #4360	; 0x1108
 8000d20:	440b      	add	r3, r1
 8000d22:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f022 0201 	bic.w	r2, r2, #1
 8000d32:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f042 0201 	orr.w	r2, r2, #1
 8000d44:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f022 0202 	bic.w	r2, r2, #2
 8000d56:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(index = 0; index < (uint32_t)ETH_RX_DESC_CNT; index++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	e008      	b.n	8000d70 <HAL_ETH_Stop_IT+0xbc>
    {
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	60da      	str	r2, [r3, #12]
    for(index = 0; index < (uint32_t)ETH_RX_DESC_CNT; index++)
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d9f3      	bls.n	8000d5e <HAL_ETH_Stop_IT+0xaa>
    }

    heth->RxDescList.ItMode = 0U;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	64da      	str	r2, [r3, #76]	; 0x4c

    heth->gState = HAL_ETH_STATE_READY;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2210      	movs	r2, #16
 8000d80:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2210      	movs	r2, #16
 8000d86:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e000      	b.n	8000d8e <HAL_ETH_Stop_IT+0xda>
  }
  else
  {
    return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
  }
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	ffff7fbe 	.word	0xffff7fbe

08000da0 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d107      	bne.n	8000dc2 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000db6:	f043 0201 	orr.w	r2, r3, #1
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e076      	b.n	8000eb0 <HAL_ETH_Transmit+0x110>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dc6:	2b10      	cmp	r3, #16
 8000dc8:	d171      	bne.n	8000eae <HAL_ETH_Transmit+0x10e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f001 f9e6 	bl	80021a0 <ETH_Prepare_Tx_Descriptors>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d007      	beq.n	8000dea <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dde:	f043 0202 	orr.w	r2, r3, #2
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e062      	b.n	8000eb0 <HAL_ETH_Transmit+0x110>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	3206      	adds	r2, #6
 8000df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000df6:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dfc:	1c5a      	adds	r2, r3, #1
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	629a      	str	r2, [r3, #40]	; 0x28
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e06:	2b03      	cmp	r3, #3
 8000e08:	d904      	bls.n	8000e14 <HAL_ETH_Transmit+0x74>
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e0e:	1f1a      	subs	r2, r3, #4
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	3106      	adds	r1, #6
 8000e20:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000e24:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8000e28:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8000e2a:	f7ff fbbb 	bl	80005a4 <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8000e30:	e034      	b.n	8000e9c <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d011      	beq.n	8000e68 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e48:	f043 0208 	orr.w	r2, r3, #8
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	22e0      	movs	r2, #224	; 0xe0
 8000e62:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e023      	b.n	8000eb0 <HAL_ETH_Transmit+0x110>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6e:	d015      	beq.n	8000e9c <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8000e70:	f7ff fb98 	bl	80005a4 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d302      	bcc.n	8000e86 <HAL_ETH_Transmit+0xe6>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d10a      	bne.n	8000e9c <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e8a:	f043 0204 	orr.w	r2, r3, #4
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_READY;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	2210      	movs	r2, #16
 8000e96:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e009      	b.n	8000eb0 <HAL_ETH_Transmit+0x110>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	dbc6      	blt.n	8000e32 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Set ETH HAL State to Ready */
    heth->gState = HAL_ETH_STATE_READY;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2210      	movs	r2, #16
 8000ea8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e000      	b.n	8000eb0 <HAL_ETH_Transmit+0x110>
  }
  else
  {
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
  }
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b089      	sub	sp, #36	; 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	332c      	adds	r3, #44	; 0x2c
 8000ec4:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	691b      	ldr	r3, [r3, #16]
 8000eca:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	69fa      	ldr	r2, [r7, #28]
 8000ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed4:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d06b      	beq.n	8000fc2 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e0bc      	b.n	8001068 <HAL_ETH_IsRxDataAvailable+0x1b0>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d036      	beq.n	8000f6e <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	3301      	adds	r3, #1
 8000f04:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d101      	bne.n	8000f10 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	3301      	adds	r3, #1
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d902      	bls.n	8000f22 <HAL_ETH_IsRxDataAvailable+0x6a>
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	69fa      	ldr	r2, [r7, #28]
 8000f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f2a:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	db11      	blt.n	8000f58 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00b      	beq.n	8000f58 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d902      	bls.n	8000f58 <HAL_ETH_IsRxDataAvailable+0xa0>
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3b04      	subs	r3, #4
 8000f56:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	69fa      	ldr	r2, [r7, #28]
 8000f5c:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e07c      	b.n	8001068 <HAL_ETH_IsRxDataAvailable+0x1b0>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d012      	beq.n	8000fa0 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3301      	adds	r3, #1
 8000f86:	61fb      	str	r3, [r7, #28]
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d902      	bls.n	8000f94 <HAL_ETH_IsRxDataAvailable+0xdc>
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3b04      	subs	r3, #4
 8000f92:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	69fa      	ldr	r2, [r7, #28]
 8000f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9c:	61bb      	str	r3, [r7, #24]
 8000f9e:	e010      	b.n	8000fc2 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	61fb      	str	r3, [r7, #28]
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d902      	bls.n	8000fb8 <HAL_ETH_IsRxDataAvailable+0x100>
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3b04      	subs	r3, #4
 8000fb6:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	69fa      	ldr	r2, [r7, #28]
 8000fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc0:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	db02      	blt.n	8000fd0 <HAL_ETH_IsRxDataAvailable+0x118>
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d98e      	bls.n	8000eee <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d044      	beq.n	8001060 <HAL_ETH_IsRxDataAvailable+0x1a8>
  {
    descidx = firstappdescidx;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	69fa      	ldr	r2, [r7, #28]
 8000fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe2:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	e036      	b.n	8001058 <HAL_ETH_IsRxDataAvailable+0x1a0>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	691a      	ldr	r2, [r3, #16]
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ff8:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d009      	beq.n	8001016 <HAL_ETH_IsRxDataAvailable+0x15e>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	695a      	ldr	r2, [r3, #20]
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	68db      	ldr	r3, [r3, #12]
 800100e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d005      	beq.n	8001036 <HAL_ETH_IsRxDataAvailable+0x17e>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	60da      	str	r2, [r3, #12]
      }

      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3301      	adds	r3, #1
 800103a:	61fb      	str	r3, [r7, #28]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	2b03      	cmp	r3, #3
 8001040:	d902      	bls.n	8001048 <HAL_ETH_IsRxDataAvailable+0x190>
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	3b04      	subs	r3, #4
 8001046:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	69fa      	ldr	r2, [r7, #28]
 800104c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001050:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	3301      	adds	r3, #1
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	697a      	ldr	r2, [r7, #20]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	429a      	cmp	r2, r3
 800105e:	d3c4      	bcc.n	8000fea <HAL_ETH_IsRxDataAvailable+0x132>
    }
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2200      	movs	r2, #0
 8001064:	619a      	str	r2, [r3, #24]

  return 0;
 8001066:	2300      	movs	r3, #0
}
 8001068:	4618      	mov	r0, r3
 800106a:	3724      	adds	r7, #36	; 0x24
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	; 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	332c      	adds	r3, #44	; 0x2c
 8001082:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001096:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d104      	bne.n	80010ac <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2201      	movs	r2, #1
 80010a6:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e07d      	b.n	80011a8 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d10f      	bne.n	80010d4 <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff feff 	bl	8000eb8 <HAL_ETH_IsRxDataAvailable>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e071      	b.n	80011a8 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d2:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	623b      	str	r3, [r7, #32]
 80010d8:	e031      	b.n	800113e <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	461a      	mov	r2, r3
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695a      	ldr	r2, [r3, #20]
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00b      	beq.n	800110c <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	461a      	mov	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	695a      	ldr	r2, [r3, #20]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001114:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	3301      	adds	r3, #1
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	2b03      	cmp	r3, #3
 8001120:	d902      	bls.n	8001128 <HAL_ETH_GetRxDataBuffer+0xb4>
 8001122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001124:	3b04      	subs	r3, #4
 8001126:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800112c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001130:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8001138:	6a3b      	ldr	r3, [r7, #32]
 800113a:	3301      	adds	r3, #1
 800113c:	623b      	str	r3, [r7, #32]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	3b01      	subs	r3, #1
 8001144:	6a3a      	ldr	r2, [r7, #32]
 8001146:	429a      	cmp	r2, r3
 8001148:	d3c7      	bcc.n	80010da <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	461a      	mov	r2, r3
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	429a      	cmp	r2, r3
 800116a:	d803      	bhi.n	8001174 <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	e018      	b.n	80011a6 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d012      	beq.n	80011a2 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	695a      	ldr	r2, [r3, #20]
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	461a      	mov	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	1ad2      	subs	r2, r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	e001      	b.n	80011a6 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3728      	adds	r7, #40	; 0x28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	332c      	adds	r3, #44	; 0x2c
 80011be:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d107      	bne.n	80011de <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff fe72 	bl	8000eb8 <HAL_ETH_IsRxDataAvailable>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e017      	b.n	800120e <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	699a      	ldr	r2, [r3, #24]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	4413      	add	r3, r2
 80011e6:	3b01      	subs	r3, #1
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	2b03      	cmp	r3, #3
 80011ee:	d902      	bls.n	80011f6 <HAL_ETH_GetRxDataLength+0x46>
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3b04      	subs	r3, #4
 80011f4:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011fe:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 8001216:	b480      	push	{r7}
 8001218:	b089      	sub	sp, #36	; 0x24
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	332c      	adds	r3, #44	; 0x2c
 8001222:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	69fa      	ldr	r2, [r7, #28]
 800122e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001232:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e055      	b.n	80012f2 <HAL_ETH_BuildRxDescriptors+0xdc>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	e03c      	b.n	80012d4 <HAL_ETH_BuildRxDescriptors+0xbe>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	691a      	ldr	r2, [r3, #16]
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001268:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d009      	beq.n	8001286 <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	695a      	ldr	r2, [r3, #20]
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6a1b      	ldr	r3, [r3, #32]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (dmarxdesclist->AppDescNbr - 1U))
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d20d      	bcs.n	80012ce <HAL_ETH_BuildRxDescriptors+0xb8>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3301      	adds	r3, #1
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	2b03      	cmp	r3, #3
 80012bc:	d902      	bls.n	80012c4 <HAL_ETH_BuildRxDescriptors+0xae>
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3b04      	subs	r3, #4
 80012c2:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	69fa      	ldr	r2, [r7, #28]
 80012c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012cc:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	3301      	adds	r3, #1
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d3be      	bcc.n	800125a <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	f241 1328 	movw	r3, #4392	; 0x1128
 80012e6:	440b      	add	r3, r1
 80012e8:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3724      	adds	r7, #36	; 0x24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001316:	2b40      	cmp	r3, #64	; 0x40
 8001318:	d113      	bne.n	8001342 <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	f241 1334 	movw	r3, #4404	; 0x1134
 8001322:	4413      	add	r3, r2
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800132a:	2b40      	cmp	r3, #64	; 0x40
 800132c:	d109      	bne.n	8001342 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f00e f8c8 	bl	800f4c4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800133c:	f248 0240 	movw	r2, #32832	; 0x8040
 8001340:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	2b01      	cmp	r3, #1
 8001352:	d113      	bne.n	800137c <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	f241 1334 	movw	r3, #4404	; 0x1134
 800135c:	4413      	add	r3, r2
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	2b01      	cmp	r3, #1
 8001366:	d109      	bne.n	800137c <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f8b3 	bl	80014d4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001376:	f248 0201 	movw	r2, #32769	; 0x8001
 800137a:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800138a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800138e:	d149      	bne.n	8001424 <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	f241 1334 	movw	r3, #4404	; 0x1134
 8001398:	4413      	add	r3, r2
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80013a4:	d13e      	bne.n	8001424 <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013aa:	f043 0208 	orr.w	r2, r3, #8
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013c4:	d11b      	bne.n	80013fe <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	f241 1302 	movw	r3, #4354	; 0x1102
 80013d4:	4013      	ands	r3, r2
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	f241 1334 	movw	r3, #4404	; 0x1134
 80013e2:	4413      	add	r3, r2
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6811      	ldr	r1, [r2, #0]
 80013ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80013ee:	f241 1334 	movw	r3, #4404	; 0x1134
 80013f2:	440b      	add	r3, r1
 80013f4:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	22e0      	movs	r2, #224	; 0xe0
 80013fa:	655a      	str	r2, [r3, #84]	; 0x54
 80013fc:	e00f      	b.n	800141e <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001418:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 800141c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f862 	bl	80014e8 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800142c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8001430:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8001434:	d10e      	bne.n	8001454 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	22e0      	movs	r2, #224	; 0xe0
 8001446:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f857 	bl	80014fc <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800145c:	f003 0310 	and.w	r3, r3, #16
 8001460:	2b10      	cmp	r3, #16
 8001462:	d10d      	bne.n	8001480 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800146c:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f84b 	bl	8001510 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001488:	f003 0320 	and.w	r3, r3, #32
 800148c:	2b20      	cmp	r3, #32
 800148e:	d10d      	bne.n	80014ac <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001498:	f003 020f 	and.w	r2, r3, #15
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f000 f83f 	bl	8001524 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	66da      	str	r2, [r3, #108]	; 0x6c
#endif
    }
  }
#else
  /* check ETH WAKEUP exti flag */
  if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_ETH_IRQHandler+0x1d0>)
 80014ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d006      	beq.n	80014c6 <HAL_ETH_IRQHandler+0x1c6>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80014b8:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <HAL_ETH_IRQHandler+0x1d0>)
 80014ba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 f839 	bl	8001538 <HAL_ETH_WakeUpCallback>
#endif
  }
#endif
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	58000080 	.word	0x58000080

080014d4 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
 8001558:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e03e      	b.n	80015ec <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001576:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	055b      	lsls	r3, r3, #21
 8001582:	4313      	orrs	r3, r2
 8001584:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	041b      	lsls	r3, r3, #16
 8001590:	4313      	orrs	r3, r2
 8001592:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	f043 030c 	orr.w	r3, r3, #12
 800159a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 80015ae:	f7fe fff9 	bl	80005a4 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80015b4:	e009      	b.n	80015ca <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80015b6:	f7fe fff5 	bl	80005a4 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015c4:	d901      	bls.n	80015ca <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e010      	b.n	80015ec <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1ed      	bne.n	80015b6 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	461a      	mov	r2, r3
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e03c      	b.n	8001690 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800161e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	055b      	lsls	r3, r3, #21
 800162a:	4313      	orrs	r3, r2
 800162c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	041b      	lsls	r3, r3, #16
 8001638:	4313      	orrs	r3, r2
 800163a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	f023 030c 	bic.w	r3, r3, #12
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b29a      	uxth	r2, r3
 8001654:	4b10      	ldr	r3, [pc, #64]	; (8001698 <HAL_ETH_WritePHYRegister+0xa4>)
 8001656:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800165a:	4a0f      	ldr	r2, [pc, #60]	; (8001698 <HAL_ETH_WritePHYRegister+0xa4>)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8001662:	f7fe ff9f 	bl	80005a4 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001668:	e009      	b.n	800167e <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 800166a:	f7fe ff9b 	bl	80005a4 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001678:	d901      	bls.n	800167e <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e008      	b.n	8001690 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1ed      	bne.n	800166a <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40028000 	.word	0x40028000

0800169c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e1c3      	b.n	8001a38 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 020c 	and.w	r2, r3, #12
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf14      	ite	ne
 80016cc:	2301      	movne	r3, #1
 80016ce:	2300      	moveq	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	461a      	mov	r2, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	bf0c      	ite	eq
 80016f6:	2301      	moveq	r3, #1
 80016f8:	2300      	movne	r3, #0
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	461a      	mov	r2, r3
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800170e:	2b00      	cmp	r3, #0
 8001710:	bf14      	ite	ne
 8001712:	2301      	movne	r3, #1
 8001714:	2300      	moveq	r3, #0
 8001716:	b2db      	uxtb	r3, r3
 8001718:	461a      	mov	r2, r3
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001728:	2b00      	cmp	r3, #0
 800172a:	bf0c      	ite	eq
 800172c:	2301      	moveq	r3, #1
 800172e:	2300      	movne	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001742:	2b00      	cmp	r3, #0
 8001744:	bf14      	ite	ne
 8001746:	2301      	movne	r3, #1
 8001748:	2300      	moveq	r3, #0
 800174a:	b2db      	uxtb	r3, r3
 800174c:	461a      	mov	r2, r3
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800175c:	2b00      	cmp	r3, #0
 800175e:	bf14      	ite	ne
 8001760:	2301      	movne	r3, #1
 8001762:	2300      	moveq	r3, #0
 8001764:	b2db      	uxtb	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001792:	2b00      	cmp	r3, #0
 8001794:	bf14      	ite	ne
 8001796:	2301      	movne	r3, #1
 8001798:	2300      	moveq	r3, #0
 800179a:	b2db      	uxtb	r3, r3
 800179c:	461a      	mov	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf0c      	ite	eq
 80017b0:	2301      	moveq	r3, #1
 80017b2:	2300      	movne	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	bf0c      	ite	eq
 80017ca:	2301      	moveq	r3, #1
 80017cc:	2300      	movne	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	461a      	mov	r2, r3
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	bf14      	ite	ne
 80017e4:	2301      	movne	r3, #1
 80017e6:	2300      	moveq	r3, #0
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	461a      	mov	r2, r3
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bf14      	ite	ne
 80017fe:	2301      	movne	r3, #1
 8001800:	2300      	moveq	r3, #0
 8001802:	b2db      	uxtb	r3, r3
 8001804:	461a      	mov	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001814:	2b00      	cmp	r3, #0
 8001816:	bf14      	ite	ne
 8001818:	2301      	movne	r3, #1
 800181a:	2300      	moveq	r3, #0
 800181c:	b2db      	uxtb	r3, r3
 800181e:	461a      	mov	r2, r3
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800182e:	2b00      	cmp	r3, #0
 8001830:	bf14      	ite	ne
 8001832:	2301      	movne	r3, #1
 8001834:	2300      	moveq	r3, #0
 8001836:	b2db      	uxtb	r3, r3
 8001838:	461a      	mov	r2, r3
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf14      	ite	ne
 800185a:	2301      	movne	r3, #1
 800185c:	2300      	moveq	r3, #0
 800185e:	b2db      	uxtb	r3, r3
 8001860:	461a      	mov	r2, r3
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	461a      	mov	r2, r3
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	bf14      	ite	ne
 80018ac:	2301      	movne	r3, #1
 80018ae:	2300      	moveq	r3, #0
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	461a      	mov	r2, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	bf14      	ite	ne
 80018c8:	2301      	movne	r3, #1
 80018ca:	2300      	moveq	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	461a      	mov	r2, r3
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	bf14      	ite	ne
 80018e4:	2301      	movne	r3, #1
 80018e6:	2300      	moveq	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	461a      	mov	r2, r3
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	0e5b      	lsrs	r3, r3, #25
 80018fa:	f003 021f 	and.w	r2, r3, #31
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800190c:	2b00      	cmp	r3, #0
 800190e:	bf14      	ite	ne
 8001910:	2301      	movne	r3, #1
 8001912:	2300      	moveq	r3, #0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	461a      	mov	r2, r3
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	f003 020f 	and.w	r2, r3, #15
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	bf14      	ite	ne
 800193a:	2301      	movne	r3, #1
 800193c:	2300      	moveq	r3, #0
 800193e:	b2db      	uxtb	r3, r3
 8001940:	461a      	mov	r2, r3
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800194e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001952:	2b00      	cmp	r3, #0
 8001954:	bf0c      	ite	eq
 8001956:	2301      	moveq	r3, #1
 8001958:	2300      	movne	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	461a      	mov	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800196a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001978:	0c1b      	lsrs	r3, r3, #16
 800197a:	b29a      	uxth	r2, r3
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	bf14      	ite	ne
 8001990:	2301      	movne	r3, #1
 8001992:	2300      	moveq	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	461a      	mov	r2, r3
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	bf14      	ite	ne
 80019ae:	2301      	movne	r3, #1
 80019b0:	2300      	moveq	r3, #0
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80019c4:	f003 0272 	and.w	r2, r3, #114	; 0x72
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80019d4:	f003 0223 	and.w	r2, r3, #35	; 0x23
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	bf14      	ite	ne
 80019ec:	2301      	movne	r3, #1
 80019ee:	2300      	moveq	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	bf14      	ite	ne
 8001a0a:	2301      	movne	r3, #1
 8001a0c:	2300      	moveq	r3, #0
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	461a      	mov	r2, r3
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	bf0c      	ite	eq
 8001a28:	2301      	moveq	r3, #1
 8001a2a:	2300      	movne	r3, #0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	461a      	mov	r2, r3
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e00a      	b.n	8001a6e <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5c:	2b10      	cmp	r3, #16
 8001a5e:	d105      	bne.n	8001a6c <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8001a60:	6839      	ldr	r1, [r7, #0]
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 f860 	bl	8001b28 <ETH_SetMACConfig>

    return HAL_OK;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	e000      	b.n	8001a6e <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
  }
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a88:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a90:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001a92:	f001 fea9 	bl	80037e8 <HAL_RCC_GetHCLKFreq>
 8001a96:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4a1e      	ldr	r2, [pc, #120]	; (8001b14 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d908      	bls.n	8001ab2 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	4a1d      	ldr	r2, [pc, #116]	; (8001b18 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d804      	bhi.n	8001ab2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	e027      	b.n	8001b02 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	4a18      	ldr	r2, [pc, #96]	; (8001b18 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d908      	bls.n	8001acc <HAL_ETH_SetMDIOClockRange+0x54>
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d804      	bhi.n	8001acc <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	e01a      	b.n	8001b02 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	4a13      	ldr	r2, [pc, #76]	; (8001b1c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d903      	bls.n	8001adc <HAL_ETH_SetMDIOClockRange+0x64>
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d911      	bls.n	8001b00 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	4a10      	ldr	r2, [pc, #64]	; (8001b20 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d908      	bls.n	8001af6 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d804      	bhi.n	8001af6 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	e005      	b.n	8001b02 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	e000      	b.n	8001b02 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001b00:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001b0c:	bf00      	nop
 8001b0e:	3710      	adds	r7, #16
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	01312cff 	.word	0x01312cff
 8001b18:	02160ebf 	.word	0x02160ebf
 8001b1c:	039386ff 	.word	0x039386ff
 8001b20:	05f5e0ff 	.word	0x05f5e0ff
 8001b24:	08f0d17f 	.word	0x08f0d17f

08001b28 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8001b3a:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	791b      	ldrb	r3, [r3, #4]
 8001b40:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8001b42:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	7b1b      	ldrb	r3, [r3, #12]
 8001b48:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001b4a:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	7b5b      	ldrb	r3, [r3, #13]
 8001b50:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b52:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	7b9b      	ldrb	r3, [r3, #14]
 8001b58:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001b5a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	7bdb      	ldrb	r3, [r3, #15]
 8001b60:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001b62:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	7c12      	ldrb	r2, [r2, #16]
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	d102      	bne.n	8001b72 <ETH_SetMACConfig+0x4a>
 8001b6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001b70:	e000      	b.n	8001b74 <ETH_SetMACConfig+0x4c>
 8001b72:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001b74:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	7c52      	ldrb	r2, [r2, #17]
 8001b7a:	2a00      	cmp	r2, #0
 8001b7c:	d102      	bne.n	8001b84 <ETH_SetMACConfig+0x5c>
 8001b7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b82:	e000      	b.n	8001b86 <ETH_SetMACConfig+0x5e>
 8001b84:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001b86:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	7c9b      	ldrb	r3, [r3, #18]
 8001b8c:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001b8e:	431a      	orrs	r2, r3
                                macconf->Speed |
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001b94:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8001b9a:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	7f1b      	ldrb	r3, [r3, #28]
 8001ba0:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8001ba2:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	7f5b      	ldrb	r3, [r3, #29]
 8001ba8:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001baa:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	7f92      	ldrb	r2, [r2, #30]
 8001bb0:	2a00      	cmp	r2, #0
 8001bb2:	d102      	bne.n	8001bba <ETH_SetMACConfig+0x92>
 8001bb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bb8:	e000      	b.n	8001bbc <ETH_SetMACConfig+0x94>
 8001bba:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001bbc:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	7fdb      	ldrb	r3, [r3, #31]
 8001bc2:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001bc4:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001bcc:	2a00      	cmp	r2, #0
 8001bce:	d102      	bne.n	8001bd6 <ETH_SetMACConfig+0xae>
 8001bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bd4:	e000      	b.n	8001bd8 <ETH_SetMACConfig+0xb0>
 8001bd6:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001bd8:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001bde:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001be6:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8001be8:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b56      	ldr	r3, [pc, #344]	; (8001d54 <ETH_SetMACConfig+0x22c>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	68f9      	ldr	r1, [r7, #12]
 8001c02:	430b      	orrs	r3, r1
 8001c04:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c0a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c12:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001c14:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c1c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001c1e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001c26:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001c28:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001c30:	2a00      	cmp	r2, #0
 8001c32:	d102      	bne.n	8001c3a <ETH_SetMACConfig+0x112>
 8001c34:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c38:	e000      	b.n	8001c3c <ETH_SetMACConfig+0x114>
 8001c3a:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001c3c:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001c42:	4313      	orrs	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	4b42      	ldr	r3, [pc, #264]	; (8001d58 <ETH_SetMACConfig+0x230>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	68f9      	ldr	r1, [r7, #12]
 8001c56:	430b      	orrs	r3, r1
 8001c58:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c60:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68da      	ldr	r2, [r3, #12]
 8001c70:	4b3a      	ldr	r3, [pc, #232]	; (8001d5c <ETH_SetMACConfig+0x234>)
 8001c72:	4013      	ands	r3, r2
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	68f9      	ldr	r1, [r7, #12]
 8001c7a:	430b      	orrs	r3, r1
 8001c7c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001c84:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001c8a:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001c92:	2a00      	cmp	r2, #0
 8001c94:	d101      	bne.n	8001c9a <ETH_SetMACConfig+0x172>
 8001c96:	2280      	movs	r2, #128	; 0x80
 8001c98:	e000      	b.n	8001c9c <ETH_SetMACConfig+0x174>
 8001c9a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001c9c:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ca2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cae:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	68f9      	ldr	r1, [r7, #12]
 8001cba:	430b      	orrs	r3, r1
 8001cbc:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001cc4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001ccc:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cda:	f023 0103 	bic.w	r1, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001cf2:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001d0e:	2a00      	cmp	r2, #0
 8001d10:	d101      	bne.n	8001d16 <ETH_SetMACConfig+0x1ee>
 8001d12:	2240      	movs	r2, #64	; 0x40
 8001d14:	e000      	b.n	8001d18 <ETH_SetMACConfig+0x1f0>
 8001d16:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001d18:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001d20:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d22:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001d2a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001d38:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	00048083 	.word	0x00048083
 8001d58:	c0f88000 	.word	0xc0f88000
 8001d5c:	fffffef0 	.word	0xfffffef0

08001d60 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b38      	ldr	r3, [pc, #224]	; (8001e58 <ETH_SetDMAConfig+0xf8>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	6809      	ldr	r1, [r1, #0]
 8001d80:	431a      	orrs	r2, r3
 8001d82:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8001d86:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	791b      	ldrb	r3, [r3, #4]
 8001d8c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d92:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	7b1b      	ldrb	r3, [r3, #12]
 8001d98:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	f241 0304 	movw	r3, #4100	; 0x1004
 8001da6:	4413      	add	r3, r2
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	4b2c      	ldr	r3, [pc, #176]	; (8001e5c <ETH_SetDMAConfig+0xfc>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6811      	ldr	r1, [r2, #0]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	f241 0304 	movw	r3, #4100	; 0x1004
 8001dba:	440b      	add	r3, r1
 8001dbc:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	7b5b      	ldrb	r3, [r3, #13]
 8001dc2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	4b22      	ldr	r3, [pc, #136]	; (8001e60 <ETH_SetDMAConfig+0x100>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6811      	ldr	r1, [r2, #0]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8001de6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	7d1b      	ldrb	r3, [r3, #20]
 8001df0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001df2:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	7f5b      	ldrb	r3, [r3, #29]
 8001df8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e06:	4413      	add	r3, r2
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <ETH_SetDMAConfig+0x104>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6811      	ldr	r1, [r2, #0]
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	431a      	orrs	r2, r3
 8001e16:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e1a:	440b      	add	r3, r1
 8001e1c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	7f1b      	ldrb	r3, [r3, #28]
 8001e22:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	f241 1308 	movw	r3, #4360	; 0x1108
 8001e34:	4413      	add	r3, r2
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <ETH_SetDMAConfig+0x108>)
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	6811      	ldr	r1, [r2, #0]
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	431a      	orrs	r2, r3
 8001e44:	f241 1308 	movw	r3, #4360	; 0x1108
 8001e48:	440b      	add	r3, r1
 8001e4a:	601a      	str	r2, [r3, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	ffff87fd 	.word	0xffff87fd
 8001e5c:	ffff2ffe 	.word	0xffff2ffe
 8001e60:	fffec000 	.word	0xfffec000
 8001e64:	ffc0efef 	.word	0xffc0efef
 8001e68:	7fc0ffff 	.word	0x7fc0ffff

08001e6c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b0a4      	sub	sp, #144	; 0x90
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001e74:	2301      	movs	r3, #1
 8001e76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001e90:	2301      	movs	r3, #1
 8001e92:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e96:	2301      	movs	r3, #1
 8001e98:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001ea8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eac:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001ec4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001ec8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001efe:	2301      	movs	r3, #1
 8001f00:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001f04:	2320      	movs	r3, #32
 8001f06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001f16:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f20:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001f40:	2301      	movs	r3, #1
 8001f42:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001f46:	2300      	movs	r3, #0
 8001f48:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f54:	4619      	mov	r1, r3
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fde6 	bl	8001b28 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001f60:	2301      	movs	r3, #1
 8001f62:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001f76:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f7a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001f80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f84:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001f8c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001f90:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	4619      	mov	r1, r3
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f7ff fee1 	bl	8001d60 <ETH_SetDMAConfig>
}
 8001f9e:	bf00      	nop
 8001fa0:	3790      	adds	r7, #144	; 0x90
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001fc2:	f001 fc11 	bl	80037e8 <HAL_RCC_GetHCLKFreq>
 8001fc6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	4a1e      	ldr	r2, [pc, #120]	; (8002044 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d908      	bls.n	8001fe2 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	4a1d      	ldr	r2, [pc, #116]	; (8002048 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d804      	bhi.n	8001fe2 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	e027      	b.n	8002032 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	4a18      	ldr	r2, [pc, #96]	; (8002048 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d908      	bls.n	8001ffc <ETH_MAC_MDIO_ClkConfig+0x54>
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	4a17      	ldr	r2, [pc, #92]	; (800204c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d804      	bhi.n	8001ffc <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	e01a      	b.n	8002032 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	4a13      	ldr	r2, [pc, #76]	; (800204c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d903      	bls.n	800200c <ETH_MAC_MDIO_ClkConfig+0x64>
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d911      	bls.n	8002030 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4a10      	ldr	r2, [pc, #64]	; (8002050 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d908      	bls.n	8002026 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	4a0f      	ldr	r2, [pc, #60]	; (8002054 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d804      	bhi.n	8002026 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	e005      	b.n	8002032 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	e000      	b.n	8002032 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8002030:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800203c:	bf00      	nop
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	01312cff 	.word	0x01312cff
 8002048:	02160ebf 	.word	0x02160ebf
 800204c:	039386ff 	.word	0x039386ff
 8002050:	05f5e0ff 	.word	0x05f5e0ff
 8002054:	08f0d17f 	.word	0x08f0d17f

08002058 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002060:	2300      	movs	r3, #0
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	e01d      	b.n	80020a2 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68d9      	ldr	r1, [r3, #12]
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2200      	movs	r2, #0
 8002082:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2200      	movs	r2, #0
 800208e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002090:	68b9      	ldr	r1, [r7, #8]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	3206      	adds	r2, #6
 8002098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	3301      	adds	r3, #1
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2b03      	cmp	r3, #3
 80020a6:	d9de      	bls.n	8002066 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	f241 132c 	movw	r3, #4396	; 0x112c
 80020b6:	4413      	add	r3, r2
 80020b8:	2203      	movs	r2, #3
 80020ba:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68d9      	ldr	r1, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	f241 1314 	movw	r3, #4372	; 0x1114
 80020c8:	4413      	add	r3, r2
 80020ca:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80020d8:	601a      	str	r2, [r3, #0]
}
 80020da:	bf00      	nop
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b085      	sub	sp, #20
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	e024      	b.n	800213e <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6919      	ldr	r1, [r3, #16]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4613      	mov	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4413      	add	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	440b      	add	r3, r1
 8002104:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2200      	movs	r2, #0
 8002110:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2200      	movs	r2, #0
 8002128:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	6879      	ldr	r1, [r7, #4]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	330a      	adds	r3, #10
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	3301      	adds	r3, #1
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d9d7      	bls.n	80020f4 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	f241 1330 	movw	r3, #4400	; 0x1130
 800216a:	4413      	add	r3, r2
 800216c:	2203      	movs	r2, #3
 800216e:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6919      	ldr	r1, [r3, #16]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	f241 131c 	movw	r3, #4380	; 0x111c
 800217c:	4413      	add	r3, r2
 800217e:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	f241 1328 	movw	r3, #4392	; 0x1128
 8002190:	4413      	add	r3, r2
 8002192:	6019      	str	r1, [r3, #0]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b08d      	sub	sp, #52	; 0x34
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	3318      	adds	r3, #24
 80021b0:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 80021be:	2300      	movs	r3, #0
 80021c0:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ca:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80021da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80021de:	d101      	bne.n	80021e4 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 80021e0:	2302      	movs	r3, #2
 80021e2:	e223      	b.n	800262c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d044      	beq.n	800227a <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80021f0:	6a3b      	ldr	r3, [r7, #32]
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	4b72      	ldr	r3, [pc, #456]	; (80023c0 <ETH_Prepare_Tx_Descriptors+0x220>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021fc:	431a      	orrs	r2, r3
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002202:	6a3b      	ldr	r3, [r7, #32]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800221c:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	2b00      	cmp	r3, #0
 8002228:	d027      	beq.n	800227a <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800222a:	6a3b      	ldr	r3, [r7, #32]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	b29a      	uxth	r2, r3
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002234:	041b      	lsls	r3, r3, #16
 8002236:	431a      	orrs	r2, r3
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002248:	6a3b      	ldr	r3, [r7, #32]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	431a      	orrs	r2, r3
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002268:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002278:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00e      	beq.n	80022a4 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002286:	6a3b      	ldr	r3, [r7, #32]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	4b4e      	ldr	r3, [pc, #312]	; (80023c4 <ETH_Prepare_Tx_Descriptors+0x224>)
 800228c:	4013      	ands	r3, r2
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	6992      	ldr	r2, [r2, #24]
 8002292:	431a      	orrs	r2, r3
 8002294:	6a3b      	ldr	r3, [r7, #32]
 8002296:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002298:	6a3b      	ldr	r3, [r7, #32]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d105      	bne.n	80022bc <ETH_Prepare_Tx_Descriptors+0x11c>
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d030      	beq.n	800231e <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80022c4:	6a3b      	ldr	r3, [r7, #32]
 80022c6:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80022c8:	6a3b      	ldr	r3, [r7, #32]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80022d0:	6a3b      	ldr	r3, [r7, #32]
 80022d2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d6:	3301      	adds	r3, #1
 80022d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d902      	bls.n	80022e6 <ETH_Prepare_Tx_Descriptors+0x146>
 80022e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e2:	3b04      	subs	r3, #4
 80022e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ee:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 80022f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f2:	3301      	adds	r3, #1
 80022f4:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80022f6:	6a3b      	ldr	r3, [r7, #32]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80022fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002302:	d10c      	bne.n	800231e <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800230c:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800231a:	2302      	movs	r3, #2
 800231c:	e186      	b.n	800262c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800231e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002320:	3301      	adds	r3, #1
 8002322:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	461a      	mov	r2, r3
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800232e:	6a3b      	ldr	r3, [r7, #32]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <ETH_Prepare_Tx_Descriptors+0x224>)
 8002334:	4013      	ands	r3, r2
 8002336:	69fa      	ldr	r2, [r7, #28]
 8002338:	6852      	ldr	r2, [r2, #4]
 800233a:	431a      	orrs	r2, r3
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d012      	beq.n	800236e <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002358:	6a3b      	ldr	r3, [r7, #32]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <ETH_Prepare_Tx_Descriptors+0x228>)
 800235e:	4013      	ands	r3, r2
 8002360:	69fa      	ldr	r2, [r7, #28]
 8002362:	6852      	ldr	r2, [r2, #4]
 8002364:	0412      	lsls	r2, r2, #16
 8002366:	431a      	orrs	r2, r3
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	e008      	b.n	8002380 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800236e:	6a3b      	ldr	r3, [r7, #32]
 8002370:	2200      	movs	r2, #0
 8002372:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	4b13      	ldr	r3, [pc, #76]	; (80023c8 <ETH_Prepare_Tx_Descriptors+0x228>)
 800237a:	4013      	ands	r3, r2
 800237c:	6a3a      	ldr	r2, [r7, #32]
 800237e:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b00      	cmp	r3, #0
 800238a:	d021      	beq.n	80023d0 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	04db      	lsls	r3, r3, #19
 800239a:	431a      	orrs	r2, r3
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <ETH_Prepare_Tx_Descriptors+0x22c>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	69d2      	ldr	r2, [r2, #28]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80023ba:	6a3b      	ldr	r3, [r7, #32]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	e02e      	b.n	800241e <ETH_Prepare_Tx_Descriptors+0x27e>
 80023c0:	ffff0000 	.word	0xffff0000
 80023c4:	ffffc000 	.word	0xffffc000
 80023c8:	c000ffff 	.word	0xc000ffff
 80023cc:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	4b98      	ldr	r3, [pc, #608]	; (8002638 <ETH_Prepare_Tx_Descriptors+0x498>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	6852      	ldr	r2, [r2, #4]
 80023dc:	431a      	orrs	r2, r3
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d008      	beq.n	8002400 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	6a3b      	ldr	r3, [r7, #32]
 80023fe:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b00      	cmp	r3, #0
 800240a:	d008      	beq.n	800241e <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	431a      	orrs	r2, r3
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	2b00      	cmp	r3, #0
 8002428:	d008      	beq.n	800243c <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002436:	431a      	orrs	r2, r3
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002450:	6a3b      	ldr	r3, [r7, #32]
 8002452:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800245c:	6a3b      	ldr	r3, [r7, #32]
 800245e:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 80c0 	beq.w	80025ee <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	431a      	orrs	r2, r3
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002480:	e0b5      	b.n	80025ee <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002482:	6a3b      	ldr	r3, [r7, #32]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800248a:	6a3b      	ldr	r3, [r7, #32]
 800248c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002490:	3301      	adds	r3, #1
 8002492:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002496:	2b03      	cmp	r3, #3
 8002498:	d902      	bls.n	80024a0 <ETH_Prepare_Tx_Descriptors+0x300>
 800249a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249c:	3b04      	subs	r3, #4
 800249e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a8:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80024be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024c2:	d126      	bne.n	8002512 <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d0:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
 80024d6:	e016      	b.n	8002506 <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80024d8:	6a3b      	ldr	r3, [r7, #32]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80024e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e6:	3301      	adds	r3, #1
 80024e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ec:	2b03      	cmp	r3, #3
 80024ee:	d902      	bls.n	80024f6 <ETH_Prepare_Tx_Descriptors+0x356>
 80024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f2:	3b04      	subs	r3, #4
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fe:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	3301      	adds	r3, #1
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
 8002506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250a:	429a      	cmp	r2, r3
 800250c:	d3e4      	bcc.n	80024d8 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 800250e:	2302      	movs	r3, #2
 8002510:	e08c      	b.n	800262c <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 8002512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002514:	3301      	adds	r3, #1
 8002516:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	461a      	mov	r2, r3
 8002524:	6a3b      	ldr	r3, [r7, #32]
 8002526:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	4b43      	ldr	r3, [pc, #268]	; (800263c <ETH_Prepare_Tx_Descriptors+0x49c>)
 800252e:	4013      	ands	r3, r2
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	6852      	ldr	r2, [r2, #4]
 8002534:	431a      	orrs	r2, r3
 8002536:	6a3b      	ldr	r3, [r7, #32]
 8002538:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d012      	beq.n	8002568 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002552:	6a3b      	ldr	r3, [r7, #32]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	4b3a      	ldr	r3, [pc, #232]	; (8002640 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8002558:	4013      	ands	r3, r2
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	6852      	ldr	r2, [r2, #4]
 800255e:	0412      	lsls	r2, r2, #16
 8002560:	431a      	orrs	r2, r3
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	609a      	str	r2, [r3, #8]
 8002566:	e008      	b.n	800257a <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	2200      	movs	r2, #0
 800256c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800256e:	6a3b      	ldr	r3, [r7, #32]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b33      	ldr	r3, [pc, #204]	; (8002640 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8002574:	4013      	ands	r3, r2
 8002576:	6a3a      	ldr	r2, [r7, #32]
 8002578:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00f      	beq.n	80025a6 <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	4b2e      	ldr	r3, [pc, #184]	; (8002644 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 800258c:	4013      	ands	r3, r2
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	69d2      	ldr	r2, [r2, #28]
 8002592:	431a      	orrs	r2, r3
 8002594:	6a3b      	ldr	r3, [r7, #32]
 8002596:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002598:	6a3b      	ldr	r3, [r7, #32]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	60da      	str	r2, [r3, #12]
 80025a4:	e017      	b.n	80025d6 <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	4b23      	ldr	r3, [pc, #140]	; (8002638 <ETH_Prepare_Tx_Descriptors+0x498>)
 80025ac:	4013      	ands	r3, r2
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	6852      	ldr	r2, [r2, #4]
 80025b2:	431a      	orrs	r2, r3
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	695b      	ldr	r3, [r3, #20]
 80025d0:	431a      	orrs	r2, r3
 80025d2:	6a3b      	ldr	r3, [r7, #32]
 80025d4:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80025d6:	6a3b      	ldr	r3, [r7, #32]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80025de:	6a3b      	ldr	r3, [r7, #32]
 80025e0:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80025ea:	6a3b      	ldr	r3, [r7, #32]
 80025ec:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f47f af45 	bne.w	8002482 <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d006      	beq.n	800260c <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	609a      	str	r2, [r3, #8]
 800260a:	e005      	b.n	8002618 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800260c:	6a3b      	ldr	r3, [r7, #32]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002614:	6a3b      	ldr	r3, [r7, #32]
 8002616:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002628:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3734      	adds	r7, #52	; 0x34
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	ffff8000 	.word	0xffff8000
 800263c:	ffffc000 	.word	0xffffc000
 8002640:	c000ffff 	.word	0xc000ffff
 8002644:	fffc0000 	.word	0xfffc0000

08002648 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002656:	4b89      	ldr	r3, [pc, #548]	; (800287c <HAL_GPIO_Init+0x234>)
 8002658:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800265a:	e194      	b.n	8002986 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2101      	movs	r1, #1
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	4013      	ands	r3, r2
 800266a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 8186 	beq.w	8002980 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b02      	cmp	r3, #2
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x3c>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b12      	cmp	r3, #18
 8002682:	d123      	bne.n	80026cc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	08da      	lsrs	r2, r3, #3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3208      	adds	r2, #8
 800268c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	08da      	lsrs	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3208      	adds	r2, #8
 80026c6:	69b9      	ldr	r1, [r7, #24]
 80026c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d00b      	beq.n	8002720 <HAL_GPIO_Init+0xd8>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b02      	cmp	r3, #2
 800270e:	d007      	beq.n	8002720 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002714:	2b11      	cmp	r3, #17
 8002716:	d003      	beq.n	8002720 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b12      	cmp	r3, #18
 800271e:	d130      	bne.n	8002782 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68da      	ldr	r2, [r3, #12]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002756:	2201      	movs	r2, #1
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4013      	ands	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	f003 0201 	and.w	r2, r3, #1
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	2203      	movs	r2, #3
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4013      	ands	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 80e0 	beq.w	8002980 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027c0:	4b2f      	ldr	r3, [pc, #188]	; (8002880 <HAL_GPIO_Init+0x238>)
 80027c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027c6:	4a2e      	ldr	r2, [pc, #184]	; (8002880 <HAL_GPIO_Init+0x238>)
 80027c8:	f043 0302 	orr.w	r3, r3, #2
 80027cc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80027d0:	4b2b      	ldr	r3, [pc, #172]	; (8002880 <HAL_GPIO_Init+0x238>)
 80027d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027de:	4a29      	ldr	r2, [pc, #164]	; (8002884 <HAL_GPIO_Init+0x23c>)
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	089b      	lsrs	r3, r3, #2
 80027e4:	3302      	adds	r3, #2
 80027e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	220f      	movs	r2, #15
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43db      	mvns	r3, r3
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	4013      	ands	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a20      	ldr	r2, [pc, #128]	; (8002888 <HAL_GPIO_Init+0x240>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d052      	beq.n	80028b0 <HAL_GPIO_Init+0x268>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a1f      	ldr	r2, [pc, #124]	; (800288c <HAL_GPIO_Init+0x244>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d031      	beq.n	8002876 <HAL_GPIO_Init+0x22e>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <HAL_GPIO_Init+0x248>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d02b      	beq.n	8002872 <HAL_GPIO_Init+0x22a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a1d      	ldr	r2, [pc, #116]	; (8002894 <HAL_GPIO_Init+0x24c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d025      	beq.n	800286e <HAL_GPIO_Init+0x226>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a1c      	ldr	r2, [pc, #112]	; (8002898 <HAL_GPIO_Init+0x250>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d01f      	beq.n	800286a <HAL_GPIO_Init+0x222>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1b      	ldr	r2, [pc, #108]	; (800289c <HAL_GPIO_Init+0x254>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d019      	beq.n	8002866 <HAL_GPIO_Init+0x21e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1a      	ldr	r2, [pc, #104]	; (80028a0 <HAL_GPIO_Init+0x258>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_GPIO_Init+0x21a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a19      	ldr	r2, [pc, #100]	; (80028a4 <HAL_GPIO_Init+0x25c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00d      	beq.n	800285e <HAL_GPIO_Init+0x216>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a18      	ldr	r2, [pc, #96]	; (80028a8 <HAL_GPIO_Init+0x260>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <HAL_GPIO_Init+0x212>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a17      	ldr	r2, [pc, #92]	; (80028ac <HAL_GPIO_Init+0x264>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d101      	bne.n	8002856 <HAL_GPIO_Init+0x20e>
 8002852:	2309      	movs	r3, #9
 8002854:	e02d      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 8002856:	230a      	movs	r3, #10
 8002858:	e02b      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 800285a:	2308      	movs	r3, #8
 800285c:	e029      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 800285e:	2307      	movs	r3, #7
 8002860:	e027      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 8002862:	2306      	movs	r3, #6
 8002864:	e025      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 8002866:	2305      	movs	r3, #5
 8002868:	e023      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 800286a:	2304      	movs	r3, #4
 800286c:	e021      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 800286e:	2303      	movs	r3, #3
 8002870:	e01f      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 8002872:	2302      	movs	r3, #2
 8002874:	e01d      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 8002876:	2301      	movs	r3, #1
 8002878:	e01b      	b.n	80028b2 <HAL_GPIO_Init+0x26a>
 800287a:	bf00      	nop
 800287c:	58000080 	.word	0x58000080
 8002880:	58024400 	.word	0x58024400
 8002884:	58000400 	.word	0x58000400
 8002888:	58020000 	.word	0x58020000
 800288c:	58020400 	.word	0x58020400
 8002890:	58020800 	.word	0x58020800
 8002894:	58020c00 	.word	0x58020c00
 8002898:	58021000 	.word	0x58021000
 800289c:	58021400 	.word	0x58021400
 80028a0:	58021800 	.word	0x58021800
 80028a4:	58021c00 	.word	0x58021c00
 80028a8:	58022000 	.word	0x58022000
 80028ac:	58022400 	.word	0x58022400
 80028b0:	2300      	movs	r3, #0
 80028b2:	69fa      	ldr	r2, [r7, #28]
 80028b4:	f002 0203 	and.w	r2, r2, #3
 80028b8:	0092      	lsls	r2, r2, #2
 80028ba:	4093      	lsls	r3, r2
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028c2:	4938      	ldr	r1, [pc, #224]	; (80029a4 <HAL_GPIO_Init+0x35c>)
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	089b      	lsrs	r3, r3, #2
 80028c8:	3302      	adds	r3, #2
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800294a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	43db      	mvns	r3, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4013      	ands	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002978:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	3301      	adds	r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	fa22 f303 	lsr.w	r3, r2, r3
 8002990:	2b00      	cmp	r3, #0
 8002992:	f47f ae63 	bne.w	800265c <HAL_GPIO_Init+0x14>
  }
}
 8002996:	bf00      	nop
 8002998:	3724      	adds	r7, #36	; 0x24
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	58000400 	.word	0x58000400

080029a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	807b      	strh	r3, [r7, #2]
 80029b4:	4613      	mov	r3, r2
 80029b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029b8:	787b      	ldrb	r3, [r7, #1]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029be:	887a      	ldrh	r2, [r7, #2]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80029c4:	e003      	b.n	80029ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80029c6:	887b      	ldrh	r3, [r7, #2]
 80029c8:	041a      	lsls	r2, r3, #16
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	619a      	str	r2, [r3, #24]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 80029e4:	4b18      	ldr	r3, [pc, #96]	; (8002a48 <HAL_PWREx_ConfigSupply+0x6c>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d008      	beq.n	8002a02 <HAL_PWREx_ConfigSupply+0x26>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80029f0:	4b15      	ldr	r3, [pc, #84]	; (8002a48 <HAL_PWREx_ConfigSupply+0x6c>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d001      	beq.n	8002a02 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e01d      	b.n	8002a3e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002a02:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <HAL_PWREx_ConfigSupply+0x6c>)
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f023 0207 	bic.w	r2, r3, #7
 8002a0a:	490f      	ldr	r1, [pc, #60]	; (8002a48 <HAL_PWREx_ConfigSupply+0x6c>)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a12:	f7fd fdc7 	bl	80005a4 <HAL_GetTick>
 8002a16:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8002a18:	e009      	b.n	8002a2e <HAL_PWREx_ConfigSupply+0x52>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8002a1a:	f7fd fdc3 	bl	80005a4 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a28:	d901      	bls.n	8002a2e <HAL_PWREx_ConfigSupply+0x52>
    {
      return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e007      	b.n	8002a3e <HAL_PWREx_ConfigSupply+0x62>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8002a2e:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <HAL_PWREx_ConfigSupply+0x6c>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a3a:	d1ee      	bne.n	8002a1a <HAL_PWREx_ConfigSupply+0x3e>
    }
  }

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	58024800 	.word	0x58024800

08002a4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e3a4      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 8087 	beq.w	8002b7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a6c:	4b9a      	ldr	r3, [pc, #616]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a74:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a76:	4b98      	ldr	r3, [pc, #608]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7a:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	2b10      	cmp	r3, #16
 8002a80:	d007      	beq.n	8002a92 <HAL_RCC_OscConfig+0x46>
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	2b18      	cmp	r3, #24
 8002a86:	d110      	bne.n	8002aaa <HAL_RCC_OscConfig+0x5e>
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d10b      	bne.n	8002aaa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a92:	4b91      	ldr	r3, [pc, #580]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d06c      	beq.n	8002b78 <HAL_RCC_OscConfig+0x12c>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d168      	bne.n	8002b78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e37e      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab2:	d106      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x76>
 8002ab4:	4b88      	ldr	r3, [pc, #544]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a87      	ldr	r2, [pc, #540]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	e02e      	b.n	8002b20 <HAL_RCC_OscConfig+0xd4>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x98>
 8002aca:	4b83      	ldr	r3, [pc, #524]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a82      	ldr	r2, [pc, #520]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b80      	ldr	r3, [pc, #512]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7f      	ldr	r2, [pc, #508]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	e01d      	b.n	8002b20 <HAL_RCC_OscConfig+0xd4>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aec:	d10c      	bne.n	8002b08 <HAL_RCC_OscConfig+0xbc>
 8002aee:	4b7a      	ldr	r3, [pc, #488]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a79      	ldr	r2, [pc, #484]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	4b77      	ldr	r3, [pc, #476]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a76      	ldr	r2, [pc, #472]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b04:	6013      	str	r3, [r2, #0]
 8002b06:	e00b      	b.n	8002b20 <HAL_RCC_OscConfig+0xd4>
 8002b08:	4b73      	ldr	r3, [pc, #460]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a72      	ldr	r2, [pc, #456]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	4b70      	ldr	r3, [pc, #448]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a6f      	ldr	r2, [pc, #444]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d013      	beq.n	8002b50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b28:	f7fd fd3c 	bl	80005a4 <HAL_GetTick>
 8002b2c:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b30:	f7fd fd38 	bl	80005a4 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b64      	cmp	r3, #100	; 0x64
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e332      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b42:	4b65      	ldr	r3, [pc, #404]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f0      	beq.n	8002b30 <HAL_RCC_OscConfig+0xe4>
 8002b4e:	e014      	b.n	8002b7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b50:	f7fd fd28 	bl	80005a4 <HAL_GetTick>
 8002b54:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b58:	f7fd fd24 	bl	80005a4 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b64      	cmp	r3, #100	; 0x64
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e31e      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b6a:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x10c>
 8002b76:	e000      	b.n	8002b7a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 80b0 	beq.w	8002ce8 <HAL_RCC_OscConfig+0x29c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b88:	4b53      	ldr	r3, [pc, #332]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b90:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b92:	4b51      	ldr	r3, [pc, #324]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b96:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d007      	beq.n	8002bae <HAL_RCC_OscConfig+0x162>
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	2b18      	cmp	r3, #24
 8002ba2:	d149      	bne.n	8002c38 <HAL_RCC_OscConfig+0x1ec>
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d144      	bne.n	8002c38 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bae:	4b4a      	ldr	r3, [pc, #296]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x17a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e2f0      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002bc6:	4b44      	ldr	r3, [pc, #272]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 0219 	bic.w	r2, r3, #25
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	4941      	ldr	r1, [pc, #260]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7fd fce4 	bl	80005a4 <HAL_GetTick>
 8002bdc:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002be0:	f7fd fce0 	bl	80005a4 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e2da      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bf2:	4b39      	ldr	r3, [pc, #228]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bfe:	f7fd fcff 	bl	8000600 <HAL_GetREVID>
 8002c02:	4602      	mov	r2, r0
 8002c04:	f241 0303 	movw	r3, #4099	; 0x1003
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d80a      	bhi.n	8002c22 <HAL_RCC_OscConfig+0x1d6>
 8002c0c:	4b32      	ldr	r3, [pc, #200]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	031b      	lsls	r3, r3, #12
 8002c1a:	492f      	ldr	r1, [pc, #188]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c20:	e062      	b.n	8002ce8 <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c22:	4b2d      	ldr	r3, [pc, #180]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	061b      	lsls	r3, r3, #24
 8002c30:	4929      	ldr	r1, [pc, #164]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c36:	e057      	b.n	8002ce8 <HAL_RCC_OscConfig+0x29c>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d038      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x266>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c40:	4b25      	ldr	r3, [pc, #148]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 0219 	bic.w	r2, r3, #25
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	4922      	ldr	r1, [pc, #136]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c52:	f7fd fca7 	bl	80005a4 <HAL_GetTick>
 8002c56:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c5a:	f7fd fca3 	bl	80005a4 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e29d      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c6c:	4b1a      	ldr	r3, [pc, #104]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c78:	f7fd fcc2 	bl	8000600 <HAL_GetREVID>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	f241 0303 	movw	r3, #4099	; 0x1003
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d80a      	bhi.n	8002c9c <HAL_RCC_OscConfig+0x250>
 8002c86:	4b14      	ldr	r3, [pc, #80]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	031b      	lsls	r3, r3, #12
 8002c94:	4910      	ldr	r1, [pc, #64]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
 8002c9a:	e025      	b.n	8002ce8 <HAL_RCC_OscConfig+0x29c>
 8002c9c:	4b0e      	ldr	r3, [pc, #56]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	061b      	lsls	r3, r3, #24
 8002caa:	490b      	ldr	r1, [pc, #44]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	604b      	str	r3, [r1, #4]
 8002cb0:	e01a      	b.n	8002ce8 <HAL_RCC_OscConfig+0x29c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cb2:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <HAL_RCC_OscConfig+0x28c>)
 8002cb8:	f023 0301 	bic.w	r3, r3, #1
 8002cbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbe:	f7fd fc71 	bl	80005a4 <HAL_GetTick>
 8002cc2:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_OscConfig+0x290>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cc6:	f7fd fc6d 	bl	80005a4 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d903      	bls.n	8002cdc <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e267      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
 8002cd8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cdc:	4ba0      	ldr	r3, [pc, #640]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1ee      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 808f 	beq.w	8002e14 <HAL_RCC_OscConfig+0x3c8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cf6:	4b9a      	ldr	r3, [pc, #616]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cfe:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d00:	4b97      	ldr	r3, [pc, #604]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d007      	beq.n	8002d1c <HAL_RCC_OscConfig+0x2d0>
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	2b18      	cmp	r3, #24
 8002d10:	d12d      	bne.n	8002d6e <HAL_RCC_OscConfig+0x322>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d128      	bne.n	8002d6e <HAL_RCC_OscConfig+0x322>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d1c:	4b90      	ldr	r3, [pc, #576]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_RCC_OscConfig+0x2e8>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	2b80      	cmp	r3, #128	; 0x80
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e239      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d34:	f7fd fc64 	bl	8000600 <HAL_GetREVID>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	f241 0303 	movw	r3, #4099	; 0x1003
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d80a      	bhi.n	8002d58 <HAL_RCC_OscConfig+0x30c>
 8002d42:	4b87      	ldr	r3, [pc, #540]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	069b      	lsls	r3, r3, #26
 8002d50:	4983      	ldr	r1, [pc, #524]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d56:	e05d      	b.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d58:	4b81      	ldr	r3, [pc, #516]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	061b      	lsls	r3, r3, #24
 8002d66:	497e      	ldr	r1, [pc, #504]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d6c:	e052      	b.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d035      	beq.n	8002de2 <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002d76:	4b7a      	ldr	r3, [pc, #488]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a79      	ldr	r2, [pc, #484]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d82:	f7fd fc0f 	bl	80005a4 <HAL_GetTick>
 8002d86:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d88:	e008      	b.n	8002d9c <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002d8a:	f7fd fc0b 	bl	80005a4 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e205      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d9c:	4b70      	ldr	r3, [pc, #448]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0f0      	beq.n	8002d8a <HAL_RCC_OscConfig+0x33e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002da8:	f7fd fc2a 	bl	8000600 <HAL_GetREVID>
 8002dac:	4602      	mov	r2, r0
 8002dae:	f241 0303 	movw	r3, #4099	; 0x1003
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d80a      	bhi.n	8002dcc <HAL_RCC_OscConfig+0x380>
 8002db6:	4b6a      	ldr	r3, [pc, #424]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	069b      	lsls	r3, r3, #26
 8002dc4:	4966      	ldr	r1, [pc, #408]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	604b      	str	r3, [r1, #4]
 8002dca:	e023      	b.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
 8002dcc:	4b64      	ldr	r3, [pc, #400]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	061b      	lsls	r3, r3, #24
 8002dda:	4961      	ldr	r1, [pc, #388]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	60cb      	str	r3, [r1, #12]
 8002de0:	e018      	b.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002de2:	4b5f      	ldr	r3, [pc, #380]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a5e      	ldr	r2, [pc, #376]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dee:	f7fd fbd9 	bl	80005a4 <HAL_GetTick>
 8002df2:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x3bc>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002df6:	f7fd fbd5 	bl	80005a4 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e1cf      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e08:	4b55      	ldr	r3, [pc, #340]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1f0      	bne.n	8002df6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0308 	and.w	r3, r3, #8
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d036      	beq.n	8002e8e <HAL_RCC_OscConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d019      	beq.n	8002e5c <HAL_RCC_OscConfig+0x410>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e28:	4b4d      	ldr	r3, [pc, #308]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e2c:	4a4c      	ldr	r2, [pc, #304]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e34:	f7fd fbb6 	bl	80005a4 <HAL_GetTick>
 8002e38:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e3c:	f7fd fbb2 	bl	80005a4 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e1ac      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e4e:	4b44      	ldr	r3, [pc, #272]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0x3f0>
 8002e5a:	e018      	b.n	8002e8e <HAL_RCC_OscConfig+0x442>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e5c:	4b40      	ldr	r3, [pc, #256]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e60:	4a3f      	ldr	r2, [pc, #252]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e68:	f7fd fb9c 	bl	80005a4 <HAL_GetTick>
 8002e6c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x436>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e70:	f7fd fb98 	bl	80005a4 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e192      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e82:	4b37      	ldr	r3, [pc, #220]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x424>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d036      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d019      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x48a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ea2:	4b2f      	ldr	r3, [pc, #188]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2e      	ldr	r2, [pc, #184]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002ea8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002eac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002eae:	f7fd fb79 	bl	80005a4 <HAL_GetTick>
 8002eb2:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002eb4:	e008      	b.n	8002ec8 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002eb6:	f7fd fb75 	bl	80005a4 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d901      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e16f      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ec8:	4b25      	ldr	r3, [pc, #148]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0f0      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x46a>
 8002ed4:	e018      	b.n	8002f08 <HAL_RCC_OscConfig+0x4bc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ed6:	4b22      	ldr	r3, [pc, #136]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a21      	ldr	r2, [pc, #132]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002edc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ee0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ee2:	f7fd fb5f 	bl	80005a4 <HAL_GetTick>
 8002ee6:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x4b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002eea:	f7fd fb5b 	bl	80005a4 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x4b0>
        {
          return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e155      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002efc:	4b18      	ldr	r3, [pc, #96]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 8086 	beq.w	8003022 <HAL_RCC_OscConfig+0x5d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_RCC_OscConfig+0x518>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a12      	ldr	r2, [pc, #72]	; (8002f64 <HAL_RCC_OscConfig+0x518>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f22:	f7fd fb3f 	bl	80005a4 <HAL_GetTick>
 8002f26:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x4f0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002f2a:	f7fd fb3b 	bl	80005a4 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b64      	cmp	r3, #100	; 0x64
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x4f0>
      {
        return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e135      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f3c:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <HAL_RCC_OscConfig+0x518>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x4de>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d10b      	bne.n	8002f68 <HAL_RCC_OscConfig+0x51c>
 8002f50:	4b03      	ldr	r3, [pc, #12]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f54:	4a02      	ldr	r2, [pc, #8]	; (8002f60 <HAL_RCC_OscConfig+0x514>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5c:	e032      	b.n	8002fc4 <HAL_RCC_OscConfig+0x578>
 8002f5e:	bf00      	nop
 8002f60:	58024400 	.word	0x58024400
 8002f64:	58024800 	.word	0x58024800
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10c      	bne.n	8002f8a <HAL_RCC_OscConfig+0x53e>
 8002f70:	4b8f      	ldr	r3, [pc, #572]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f74:	4a8e      	ldr	r2, [pc, #568]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f76:	f023 0301 	bic.w	r3, r3, #1
 8002f7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7c:	4b8c      	ldr	r3, [pc, #560]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f80:	4a8b      	ldr	r2, [pc, #556]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f82:	f023 0304 	bic.w	r3, r3, #4
 8002f86:	6713      	str	r3, [r2, #112]	; 0x70
 8002f88:	e01c      	b.n	8002fc4 <HAL_RCC_OscConfig+0x578>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b05      	cmp	r3, #5
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x560>
 8002f92:	4b87      	ldr	r3, [pc, #540]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f96:	4a86      	ldr	r2, [pc, #536]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002f98:	f043 0304 	orr.w	r3, r3, #4
 8002f9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9e:	4b84      	ldr	r3, [pc, #528]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa2:	4a83      	ldr	r2, [pc, #524]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	6713      	str	r3, [r2, #112]	; 0x70
 8002faa:	e00b      	b.n	8002fc4 <HAL_RCC_OscConfig+0x578>
 8002fac:	4b80      	ldr	r3, [pc, #512]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	4a7f      	ldr	r2, [pc, #508]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb8:	4b7d      	ldr	r3, [pc, #500]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbc:	4a7c      	ldr	r2, [pc, #496]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fbe:	f023 0304 	bic.w	r3, r3, #4
 8002fc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d015      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x5ac>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fcc:	f7fd faea 	bl	80005a4 <HAL_GetTick>
 8002fd0:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fd2:	e00a      	b.n	8002fea <HAL_RCC_OscConfig+0x59e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd4:	f7fd fae6 	bl	80005a4 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x59e>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e0de      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fea:	4b71      	ldr	r3, [pc, #452]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0ee      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x588>
 8002ff6:	e014      	b.n	8003022 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff8:	f7fd fad4 	bl	80005a4 <HAL_GetTick>
 8002ffc:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ffe:	e00a      	b.n	8003016 <HAL_RCC_OscConfig+0x5ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003000:	f7fd fad0 	bl	80005a4 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	f241 3288 	movw	r2, #5000	; 0x1388
 800300e:	4293      	cmp	r3, r2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x5ca>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e0c8      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003016:	4b66      	ldr	r3, [pc, #408]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1ee      	bne.n	8003000 <HAL_RCC_OscConfig+0x5b4>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 80bd 	beq.w	80031a6 <HAL_RCC_OscConfig+0x75a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800302c:	4b60      	ldr	r3, [pc, #384]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003034:	2b18      	cmp	r3, #24
 8003036:	f000 80b4 	beq.w	80031a2 <HAL_RCC_OscConfig+0x756>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303e:	2b02      	cmp	r3, #2
 8003040:	f040 8095 	bne.w	800316e <HAL_RCC_OscConfig+0x722>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003044:	4b5a      	ldr	r3, [pc, #360]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a59      	ldr	r2, [pc, #356]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800304a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800304e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003050:	f7fd faa8 	bl	80005a4 <HAL_GetTick>
 8003054:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003058:	f7fd faa4 	bl	80005a4 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e09e      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800306a:	4b51      	ldr	r3, [pc, #324]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x60c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003076:	4b4e      	ldr	r3, [pc, #312]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003078:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800307a:	4b4e      	ldr	r3, [pc, #312]	; (80031b4 <HAL_RCC_OscConfig+0x768>)
 800307c:	4013      	ands	r3, r2
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003086:	0112      	lsls	r2, r2, #4
 8003088:	430a      	orrs	r2, r1
 800308a:	4949      	ldr	r1, [pc, #292]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800308c:	4313      	orrs	r3, r2
 800308e:	628b      	str	r3, [r1, #40]	; 0x28
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	3b01      	subs	r3, #1
 8003096:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309e:	3b01      	subs	r3, #1
 80030a0:	025b      	lsls	r3, r3, #9
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030aa:	3b01      	subs	r3, #1
 80030ac:	041b      	lsls	r3, r3, #16
 80030ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b8:	3b01      	subs	r3, #1
 80030ba:	061b      	lsls	r3, r3, #24
 80030bc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80030c0:	493b      	ldr	r1, [pc, #236]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80030c6:	4b3a      	ldr	r3, [pc, #232]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	4a39      	ldr	r2, [pc, #228]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030cc:	f023 0301 	bic.w	r3, r3, #1
 80030d0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030d2:	4b37      	ldr	r3, [pc, #220]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030d6:	4b38      	ldr	r3, [pc, #224]	; (80031b8 <HAL_RCC_OscConfig+0x76c>)
 80030d8:	4013      	ands	r3, r2
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80030de:	00d2      	lsls	r2, r2, #3
 80030e0:	4933      	ldr	r1, [pc, #204]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80030e6:	4b32      	ldr	r3, [pc, #200]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ea:	f023 020c 	bic.w	r2, r3, #12
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	492f      	ldr	r1, [pc, #188]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80030f8:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 80030fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fc:	f023 0202 	bic.w	r2, r3, #2
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003104:	492a      	ldr	r1, [pc, #168]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003106:	4313      	orrs	r3, r2
 8003108:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800310a:	4b29      	ldr	r3, [pc, #164]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310e:	4a28      	ldr	r2, [pc, #160]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003114:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003116:	4b26      	ldr	r3, [pc, #152]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311a:	4a25      	ldr	r2, [pc, #148]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800311c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003120:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003122:	4b23      	ldr	r3, [pc, #140]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003126:	4a22      	ldr	r2, [pc, #136]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800312c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800312e:	4b20      	ldr	r3, [pc, #128]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	4a1f      	ldr	r2, [pc, #124]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800313a:	4b1d      	ldr	r3, [pc, #116]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1c      	ldr	r2, [pc, #112]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003140:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003144:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003146:	f7fd fa2d 	bl	80005a4 <HAL_GetTick>
 800314a:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800314e:	f7fd fa29 	bl	80005a4 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e023      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003160:	4b13      	ldr	r3, [pc, #76]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x702>
 800316c:	e01b      	b.n	80031a6 <HAL_RCC_OscConfig+0x75a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003174:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7fd fa13 	bl	80005a4 <HAL_GetTick>
 800317e:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x748>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003182:	f7fd fa0f 	bl	80005a4 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e009      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_RCC_OscConfig+0x764>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1f0      	bne.n	8003182 <HAL_RCC_OscConfig+0x736>
 80031a0:	e001      	b.n	80031a6 <HAL_RCC_OscConfig+0x75a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <HAL_RCC_OscConfig+0x75c>
    }
  }
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3728      	adds	r7, #40	; 0x28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	58024400 	.word	0x58024400
 80031b4:	fffffc0c 	.word	0xfffffc0c
 80031b8:	ffff0007 	.word	0xffff0007

080031bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e18d      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d0:	4b8a      	ldr	r3, [pc, #552]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 030f 	and.w	r3, r3, #15
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d910      	bls.n	8003200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031de:	4b87      	ldr	r3, [pc, #540]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 020f 	bic.w	r2, r3, #15
 80031e6:	4985      	ldr	r1, [pc, #532]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ee:	4b83      	ldr	r3, [pc, #524]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d001      	beq.n	8003200 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e175      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	d010      	beq.n	800322e <HAL_RCC_ClockConfig+0x72>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	4b7b      	ldr	r3, [pc, #492]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003218:	429a      	cmp	r2, r3
 800321a:	d908      	bls.n	800322e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800321c:	4b78      	ldr	r3, [pc, #480]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	4975      	ldr	r1, [pc, #468]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800322a:	4313      	orrs	r3, r2
 800322c:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b00      	cmp	r3, #0
 8003238:	d010      	beq.n	800325c <HAL_RCC_ClockConfig+0xa0>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	4b70      	ldr	r3, [pc, #448]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003246:	429a      	cmp	r2, r3
 8003248:	d908      	bls.n	800325c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800324a:	4b6d      	ldr	r3, [pc, #436]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	496a      	ldr	r1, [pc, #424]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003258:	4313      	orrs	r3, r2
 800325a:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	2b00      	cmp	r3, #0
 8003266:	d010      	beq.n	800328a <HAL_RCC_ClockConfig+0xce>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699a      	ldr	r2, [r3, #24]
 800326c:	4b64      	ldr	r3, [pc, #400]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003274:	429a      	cmp	r2, r3
 8003276:	d908      	bls.n	800328a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003278:	4b61      	ldr	r3, [pc, #388]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	495e      	ldr	r1, [pc, #376]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003286:	4313      	orrs	r3, r2
 8003288:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0320 	and.w	r3, r3, #32
 8003292:	2b00      	cmp	r3, #0
 8003294:	d010      	beq.n	80032b8 <HAL_RCC_ClockConfig+0xfc>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69da      	ldr	r2, [r3, #28]
 800329a:	4b59      	ldr	r3, [pc, #356]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d908      	bls.n	80032b8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80032a6:	4b56      	ldr	r3, [pc, #344]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	4953      	ldr	r1, [pc, #332]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d010      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x12a>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	4b4d      	ldr	r3, [pc, #308]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	f003 030f 	and.w	r3, r3, #15
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d908      	bls.n	80032e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d4:	4b4a      	ldr	r3, [pc, #296]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f023 020f 	bic.w	r2, r3, #15
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4947      	ldr	r1, [pc, #284]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d055      	beq.n	800339e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80032f2:	4b43      	ldr	r3, [pc, #268]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	4940      	ldr	r1, [pc, #256]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003300:	4313      	orrs	r3, r2
 8003302:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b02      	cmp	r3, #2
 800330a:	d107      	bne.n	800331c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800330c:	4b3c      	ldr	r3, [pc, #240]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d121      	bne.n	800335c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e0e7      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b03      	cmp	r3, #3
 8003322:	d107      	bne.n	8003334 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003324:	4b36      	ldr	r3, [pc, #216]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d115      	bne.n	800335c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e0db      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d107      	bne.n	800334c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800333c:	4b30      	ldr	r3, [pc, #192]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d109      	bne.n	800335c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0cf      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800334c:	4b2c      	ldr	r3, [pc, #176]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0c7      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800335c:	4b28      	ldr	r3, [pc, #160]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	f023 0207 	bic.w	r2, r3, #7
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4925      	ldr	r1, [pc, #148]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800336a:	4313      	orrs	r3, r2
 800336c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336e:	f7fd f919 	bl	80005a4 <HAL_GetTick>
 8003372:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003374:	e00a      	b.n	800338c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003376:	f7fd f915 	bl	80005a4 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	f241 3288 	movw	r2, #5000	; 0x1388
 8003384:	4293      	cmp	r3, r2
 8003386:	d901      	bls.n	800338c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e0af      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338c:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	00db      	lsls	r3, r3, #3
 800339a:	429a      	cmp	r2, r3
 800339c:	d1eb      	bne.n	8003376 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d010      	beq.n	80033cc <HAL_RCC_ClockConfig+0x210>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68da      	ldr	r2, [r3, #12]
 80033ae:	4b14      	ldr	r3, [pc, #80]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d208      	bcs.n	80033cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ba:	4b11      	ldr	r3, [pc, #68]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f023 020f 	bic.w	r2, r3, #15
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	490e      	ldr	r1, [pc, #56]	; (8003400 <HAL_RCC_ClockConfig+0x244>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033cc:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 030f 	and.w	r3, r3, #15
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d214      	bcs.n	8003404 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033da:	4b08      	ldr	r3, [pc, #32]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 020f 	bic.w	r2, r3, #15
 80033e2:	4906      	ldr	r1, [pc, #24]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	4b04      	ldr	r3, [pc, #16]	; (80033fc <HAL_RCC_ClockConfig+0x240>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 030f 	and.w	r3, r3, #15
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e077      	b.n	80034ec <HAL_RCC_ClockConfig+0x330>
 80033fc:	52002000 	.word	0x52002000
 8003400:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d010      	beq.n	8003432 <HAL_RCC_ClockConfig+0x276>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	4b37      	ldr	r3, [pc, #220]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800341c:	429a      	cmp	r2, r3
 800341e:	d208      	bcs.n	8003432 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003420:	4b34      	ldr	r3, [pc, #208]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	4931      	ldr	r1, [pc, #196]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 800342e:	4313      	orrs	r3, r2
 8003430:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d010      	beq.n	8003460 <HAL_RCC_ClockConfig+0x2a4>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695a      	ldr	r2, [r3, #20]
 8003442:	4b2c      	ldr	r3, [pc, #176]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800344a:	429a      	cmp	r2, r3
 800344c:	d208      	bcs.n	8003460 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800344e:	4b29      	ldr	r3, [pc, #164]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	4926      	ldr	r1, [pc, #152]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 800345c:	4313      	orrs	r3, r2
 800345e:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0310 	and.w	r3, r3, #16
 8003468:	2b00      	cmp	r3, #0
 800346a:	d010      	beq.n	800348e <HAL_RCC_ClockConfig+0x2d2>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	699a      	ldr	r2, [r3, #24]
 8003470:	4b20      	ldr	r3, [pc, #128]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003478:	429a      	cmp	r2, r3
 800347a:	d208      	bcs.n	800348e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800347c:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 800347e:	69db      	ldr	r3, [r3, #28]
 8003480:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	491a      	ldr	r1, [pc, #104]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 800348a:	4313      	orrs	r3, r2
 800348c:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0320 	and.w	r3, r3, #32
 8003496:	2b00      	cmp	r3, #0
 8003498:	d010      	beq.n	80034bc <HAL_RCC_ClockConfig+0x300>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69da      	ldr	r2, [r3, #28]
 800349e:	4b15      	ldr	r3, [pc, #84]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d208      	bcs.n	80034bc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80034aa:	4b12      	ldr	r3, [pc, #72]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	490f      	ldr	r1, [pc, #60]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80034bc:	f000 f822 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80034c0:	4601      	mov	r1, r0
 80034c2:	4b0c      	ldr	r3, [pc, #48]	; (80034f4 <HAL_RCC_ClockConfig+0x338>)
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	f003 030f 	and.w	r3, r3, #15
 80034cc:	4a0a      	ldr	r2, [pc, #40]	; (80034f8 <HAL_RCC_ClockConfig+0x33c>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	f003 031f 	and.w	r3, r3, #31
 80034d4:	fa21 f303 	lsr.w	r3, r1, r3
 80034d8:	4a08      	ldr	r2, [pc, #32]	; (80034fc <HAL_RCC_ClockConfig+0x340>)
 80034da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80034dc:	4b08      	ldr	r3, [pc, #32]	; (8003500 <HAL_RCC_ClockConfig+0x344>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fd f815 	bl	8000510 <HAL_InitTick>
 80034e6:	4603      	mov	r3, r0
 80034e8:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80034ea:	7afb      	ldrb	r3, [r7, #11]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	58024400 	.word	0x58024400
 80034f8:	0801335c 	.word	0x0801335c
 80034fc:	24000024 	.word	0x24000024
 8003500:	24000000 	.word	0x24000000

08003504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	; 0x24
 8003508:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800350a:	4baf      	ldr	r3, [pc, #700]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003512:	2b18      	cmp	r3, #24
 8003514:	f200 814e 	bhi.w	80037b4 <HAL_RCC_GetSysClockFreq+0x2b0>
 8003518:	a201      	add	r2, pc, #4	; (adr r2, 8003520 <HAL_RCC_GetSysClockFreq+0x1c>)
 800351a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351e:	bf00      	nop
 8003520:	08003585 	.word	0x08003585
 8003524:	080037b5 	.word	0x080037b5
 8003528:	080037b5 	.word	0x080037b5
 800352c:	080037b5 	.word	0x080037b5
 8003530:	080037b5 	.word	0x080037b5
 8003534:	080037b5 	.word	0x080037b5
 8003538:	080037b5 	.word	0x080037b5
 800353c:	080037b5 	.word	0x080037b5
 8003540:	080035ab 	.word	0x080035ab
 8003544:	080037b5 	.word	0x080037b5
 8003548:	080037b5 	.word	0x080037b5
 800354c:	080037b5 	.word	0x080037b5
 8003550:	080037b5 	.word	0x080037b5
 8003554:	080037b5 	.word	0x080037b5
 8003558:	080037b5 	.word	0x080037b5
 800355c:	080037b5 	.word	0x080037b5
 8003560:	080035b1 	.word	0x080035b1
 8003564:	080037b5 	.word	0x080037b5
 8003568:	080037b5 	.word	0x080037b5
 800356c:	080037b5 	.word	0x080037b5
 8003570:	080037b5 	.word	0x080037b5
 8003574:	080037b5 	.word	0x080037b5
 8003578:	080037b5 	.word	0x080037b5
 800357c:	080037b5 	.word	0x080037b5
 8003580:	080035b7 	.word	0x080035b7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003584:	4b90      	ldr	r3, [pc, #576]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b00      	cmp	r3, #0
 800358e:	d009      	beq.n	80035a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003590:	4b8d      	ldr	r3, [pc, #564]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	08db      	lsrs	r3, r3, #3
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	4a8c      	ldr	r2, [pc, #560]	; (80037cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 800359c:	fa22 f303 	lsr.w	r3, r2, r3
 80035a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80035a2:	e10a      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80035a4:	4b89      	ldr	r3, [pc, #548]	; (80037cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 80035a6:	61bb      	str	r3, [r7, #24]
    break;
 80035a8:	e107      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80035aa:	4b89      	ldr	r3, [pc, #548]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x2cc>)
 80035ac:	61bb      	str	r3, [r7, #24]
    break;
 80035ae:	e104      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80035b0:	4b88      	ldr	r3, [pc, #544]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x2d0>)
 80035b2:	61bb      	str	r3, [r7, #24]
    break;
 80035b4:	e101      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80035b6:	4b84      	ldr	r3, [pc, #528]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80035b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80035c0:	4b81      	ldr	r3, [pc, #516]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80035c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c4:	091b      	lsrs	r3, r3, #4
 80035c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035ca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80035cc:	4b7e      	ldr	r3, [pc, #504]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80035d6:	4b7c      	ldr	r3, [pc, #496]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80035d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035da:	08db      	lsrs	r3, r3, #3
 80035dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	ee07 3a90 	vmov	s15, r3
 80035ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ee:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80da 	beq.w	80037ae <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d05a      	beq.n	80036b6 <HAL_RCC_GetSysClockFreq+0x1b2>
 8003600:	2b01      	cmp	r3, #1
 8003602:	d302      	bcc.n	800360a <HAL_RCC_GetSysClockFreq+0x106>
 8003604:	2b02      	cmp	r3, #2
 8003606:	d078      	beq.n	80036fa <HAL_RCC_GetSysClockFreq+0x1f6>
 8003608:	e099      	b.n	800373e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800360a:	4b6f      	ldr	r3, [pc, #444]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d02d      	beq.n	8003672 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003616:	4b6c      	ldr	r3, [pc, #432]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	08db      	lsrs	r3, r3, #3
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	4a6a      	ldr	r2, [pc, #424]	; (80037cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003622:	fa22 f303 	lsr.w	r3, r2, r3
 8003626:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	ee07 3a90 	vmov	s15, r3
 800362e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	ee07 3a90 	vmov	s15, r3
 8003638:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003640:	4b61      	ldr	r3, [pc, #388]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003648:	ee07 3a90 	vmov	s15, r3
 800364c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003650:	ed97 6a02 	vldr	s12, [r7, #8]
 8003654:	eddf 5a60 	vldr	s11, [pc, #384]	; 80037d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003658:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800365c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003660:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003664:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003670:	e087      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	ee07 3a90 	vmov	s15, r3
 8003678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367c:	eddf 6a57 	vldr	s13, [pc, #348]	; 80037dc <HAL_RCC_GetSysClockFreq+0x2d8>
 8003680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003684:	4b50      	ldr	r3, [pc, #320]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003694:	ed97 6a02 	vldr	s12, [r7, #8]
 8003698:	eddf 5a4f 	vldr	s11, [pc, #316]	; 80037d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 800369c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80036b4:	e065      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	ee07 3a90 	vmov	s15, r3
 80036bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c0:	eddf 6a47 	vldr	s13, [pc, #284]	; 80037e0 <HAL_RCC_GetSysClockFreq+0x2dc>
 80036c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036c8:	4b3f      	ldr	r3, [pc, #252]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80036ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d0:	ee07 3a90 	vmov	s15, r3
 80036d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80036dc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80037d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 80036e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80036f8:	e043      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	ee07 3a90 	vmov	s15, r3
 8003700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003704:	eddf 6a37 	vldr	s13, [pc, #220]	; 80037e4 <HAL_RCC_GetSysClockFreq+0x2e0>
 8003708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800370c:	4b2e      	ldr	r3, [pc, #184]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003714:	ee07 3a90 	vmov	s15, r3
 8003718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800371c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003720:	eddf 5a2d 	vldr	s11, [pc, #180]	; 80037d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003724:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003728:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800372c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003730:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003738:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800373c:	e021      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	ee07 3a90 	vmov	s15, r3
 8003744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003748:	eddf 6a25 	vldr	s13, [pc, #148]	; 80037e0 <HAL_RCC_GetSysClockFreq+0x2dc>
 800374c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003750:	4b1d      	ldr	r3, [pc, #116]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003758:	ee07 3a90 	vmov	s15, r3
 800375c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003760:	ed97 6a02 	vldr	s12, [r7, #8]
 8003764:	eddf 5a1c 	vldr	s11, [pc, #112]	; 80037d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800376c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003770:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800377c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003780:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003782:	4b11      	ldr	r3, [pc, #68]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	0a5b      	lsrs	r3, r3, #9
 8003788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800378c:	3301      	adds	r3, #1
 800378e:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800379a:	edd7 6a07 	vldr	s13, [r7, #28]
 800379e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037a6:	ee17 3a90 	vmov	r3, s15
 80037aa:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80037ac:	e005      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
    break;
 80037b2:	e002      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 80037b4:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x2cc>)
 80037b6:	61bb      	str	r3, [r7, #24]
    break;
 80037b8:	bf00      	nop
  }

  return sysclockfreq;
 80037ba:	69bb      	ldr	r3, [r7, #24]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3724      	adds	r7, #36	; 0x24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	58024400 	.word	0x58024400
 80037cc:	03d09000 	.word	0x03d09000
 80037d0:	003d0900 	.word	0x003d0900
 80037d4:	017d7840 	.word	0x017d7840
 80037d8:	46000000 	.word	0x46000000
 80037dc:	4c742400 	.word	0x4c742400
 80037e0:	4a742400 	.word	0x4a742400
 80037e4:	4bbebc20 	.word	0x4bbebc20

080037e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037ec:	f000 f818 	bl	8003820 <HAL_RCCEx_GetD1SysClockFreq>
 80037f0:	4601      	mov	r1, r0
 80037f2:	4b08      	ldr	r3, [pc, #32]	; (8003814 <HAL_RCC_GetHCLKFreq+0x2c>)
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	f003 030f 	and.w	r3, r3, #15
 80037fa:	4a07      	ldr	r2, [pc, #28]	; (8003818 <HAL_RCC_GetHCLKFreq+0x30>)
 80037fc:	5cd3      	ldrb	r3, [r2, r3]
 80037fe:	f003 031f 	and.w	r3, r3, #31
 8003802:	fa21 f303 	lsr.w	r3, r1, r3
 8003806:	4a05      	ldr	r2, [pc, #20]	; (800381c <HAL_RCC_GetHCLKFreq+0x34>)
 8003808:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 800380a:	4b04      	ldr	r3, [pc, #16]	; (800381c <HAL_RCC_GetHCLKFreq+0x34>)
 800380c:	681b      	ldr	r3, [r3, #0]
}
 800380e:	4618      	mov	r0, r3
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	58024400 	.word	0x58024400
 8003818:	0801335c 	.word	0x0801335c
 800381c:	24000028 	.word	0x24000028

08003820 <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003824:	f7ff fe6e 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8003828:	4601      	mov	r1, r0
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	f003 030f 	and.w	r3, r3, #15
 8003834:	4a06      	ldr	r2, [pc, #24]	; (8003850 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8003836:	5cd3      	ldrb	r3, [r2, r3]
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	fa21 f303 	lsr.w	r3, r1, r3
 8003840:	4a04      	ldr	r2, [pc, #16]	; (8003854 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003842:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003844:	4b03      	ldr	r3, [pc, #12]	; (8003854 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003846:	681b      	ldr	r3, [r3, #0]
}
 8003848:	4618      	mov	r0, r3
 800384a:	bd80      	pop	{r7, pc}
 800384c:	58024400 	.word	0x58024400
 8003850:	0801335c 	.word	0x0801335c
 8003854:	24000024 	.word	0x24000024

08003858 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003862:	2300      	movs	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003866:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800386a:	2b84      	cmp	r3, #132	; 0x84
 800386c:	d005      	beq.n	800387a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800386e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4413      	add	r3, r2
 8003876:	3303      	adds	r3, #3
 8003878:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800387a:	68fb      	ldr	r3, [r7, #12]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800388e:	f3ef 8305 	mrs	r3, IPSR
 8003892:	607b      	str	r3, [r7, #4]
  return(result);
 8003894:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003896:	2b00      	cmp	r3, #0
 8003898:	bf14      	ite	ne
 800389a:	2301      	movne	r3, #1
 800389c:	2300      	moveq	r3, #0
 800389e:	b2db      	uxtb	r3, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80038b0:	f001 faea 	bl	8004e88 <vTaskStartScheduler>
  
  return osOK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	bd80      	pop	{r7, pc}

080038ba <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80038be:	f7ff ffe3 	bl	8003888 <inHandlerMode>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80038c8:	f001 fbde 	bl	8005088 <xTaskGetTickCountFromISR>
 80038cc:	4603      	mov	r3, r0
 80038ce:	e002      	b.n	80038d6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80038d0:	f001 fbca 	bl	8005068 <xTaskGetTickCount>
 80038d4:	4603      	mov	r3, r0
  }
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	bd80      	pop	{r7, pc}

080038da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80038da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038dc:	b087      	sub	sp, #28
 80038de:	af02      	add	r7, sp, #8
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685c      	ldr	r4, [r3, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038f0:	b29e      	uxth	r6, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff ffad 	bl	8003858 <makeFreeRtosPriority>
 80038fe:	4602      	mov	r2, r0
 8003900:	f107 030c 	add.w	r3, r7, #12
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	9200      	str	r2, [sp, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	4632      	mov	r2, r6
 800390c:	4629      	mov	r1, r5
 800390e:	4620      	mov	r0, r4
 8003910:	f001 f95d 	bl	8004bce <xTaskCreate>
 8003914:	4603      	mov	r3, r0
 8003916:	2b01      	cmp	r3, #1
 8003918:	d001      	beq.n	800391e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800391a:	2300      	movs	r3, #0
 800391c:	e000      	b.n	8003920 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800391e:	68fb      	ldr	r3, [r7, #12]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003928 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <osDelay+0x16>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	e000      	b.n	8003940 <osDelay+0x18>
 800393e:	2301      	movs	r3, #1
 8003940:	4618      	mov	r0, r3
 8003942:	f001 fa6d 	bl	8004e20 <vTaskDelay>
  
  return osOK;
 8003946:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8003958:	2001      	movs	r0, #1
 800395a:	f000 fb7f 	bl	800405c <xQueueCreateMutex>
 800395e:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8003960:	4618      	mov	r0, r3
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003972:	2300      	movs	r3, #0
 8003974:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <osMutexWait+0x18>
    return osErrorParameter;
 800397c:	2380      	movs	r3, #128	; 0x80
 800397e:	e03a      	b.n	80039f6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398a:	d103      	bne.n	8003994 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800398c:	f04f 33ff 	mov.w	r3, #4294967295
 8003990:	60fb      	str	r3, [r7, #12]
 8003992:	e009      	b.n	80039a8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d006      	beq.n	80039a8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <osMutexWait+0x40>
      ticks = 1;
 80039a4:	2301      	movs	r3, #1
 80039a6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80039a8:	f7ff ff6e 	bl	8003888 <inHandlerMode>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d017      	beq.n	80039e2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80039b2:	f107 0308 	add.w	r3, r7, #8
 80039b6:	461a      	mov	r2, r3
 80039b8:	2100      	movs	r1, #0
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 ff62 	bl	8004884 <xQueueReceiveFromISR>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d001      	beq.n	80039ca <osMutexWait+0x62>
      return osErrorOS;
 80039c6:	23ff      	movs	r3, #255	; 0xff
 80039c8:	e015      	b.n	80039f6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d011      	beq.n	80039f4 <osMutexWait+0x8c>
 80039d0:	4b0b      	ldr	r3, [pc, #44]	; (8003a00 <osMutexWait+0x98>)
 80039d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	f3bf 8f4f 	dsb	sy
 80039dc:	f3bf 8f6f 	isb	sy
 80039e0:	e008      	b.n	80039f4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80039e2:	68f9      	ldr	r1, [r7, #12]
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 fe45 	bl	8004674 <xQueueSemaphoreTake>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d001      	beq.n	80039f4 <osMutexWait+0x8c>
    return osErrorOS;
 80039f0:	23ff      	movs	r3, #255	; 0xff
 80039f2:	e000      	b.n	80039f6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	e000ed04 	.word	0xe000ed04

08003a04 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003a14:	f7ff ff38 	bl	8003888 <inHandlerMode>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d016      	beq.n	8003a4c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003a1e:	f107 0308 	add.w	r3, r7, #8
 8003a22:	4619      	mov	r1, r3
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fcbf 	bl	80043a8 <xQueueGiveFromISR>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <osMutexRelease+0x30>
      return osErrorOS;
 8003a30:	23ff      	movs	r3, #255	; 0xff
 8003a32:	e017      	b.n	8003a64 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d013      	beq.n	8003a62 <osMutexRelease+0x5e>
 8003a3a:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <osMutexRelease+0x68>)
 8003a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	f3bf 8f4f 	dsb	sy
 8003a46:	f3bf 8f6f 	isb	sy
 8003a4a:	e00a      	b.n	8003a62 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2100      	movs	r1, #0
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 fb1a 	bl	800408c <xQueueGenericSend>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d001      	beq.n	8003a62 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003a5e:	23ff      	movs	r3, #255	; 0xff
 8003a60:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003a62:	68fb      	ldr	r3, [r7, #12]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	e000ed04 	.word	0xe000ed04

08003a70 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d110      	bne.n	8003aa2 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8003a80:	2203      	movs	r2, #3
 8003a82:	2100      	movs	r1, #0
 8003a84:	2001      	movs	r0, #1
 8003a86:	f000 fa77 	bl	8003f78 <xQueueGenericCreate>
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <osSemaphoreCreate+0x2e>
 8003a92:	2300      	movs	r3, #0
 8003a94:	2200      	movs	r2, #0
 8003a96:	2100      	movs	r1, #0
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f000 faf7 	bl	800408c <xQueueGenericSend>
    return sema;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	e000      	b.n	8003aa4 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8003aa2:	2300      	movs	r3, #0
#endif
  }
#endif
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003ac0:	2380      	movs	r3, #128	; 0x80
 8003ac2:	e03a      	b.n	8003b3a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ace:	d103      	bne.n	8003ad8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	e009      	b.n	8003aec <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d006      	beq.n	8003aec <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <osSemaphoreWait+0x40>
      ticks = 1;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003aec:	f7ff fecc 	bl	8003888 <inHandlerMode>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d017      	beq.n	8003b26 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003af6:	f107 0308 	add.w	r3, r7, #8
 8003afa:	461a      	mov	r2, r3
 8003afc:	2100      	movs	r1, #0
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fec0 	bl	8004884 <xQueueReceiveFromISR>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d001      	beq.n	8003b0e <osSemaphoreWait+0x62>
      return osErrorOS;
 8003b0a:	23ff      	movs	r3, #255	; 0xff
 8003b0c:	e015      	b.n	8003b3a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d011      	beq.n	8003b38 <osSemaphoreWait+0x8c>
 8003b14:	4b0b      	ldr	r3, [pc, #44]	; (8003b44 <osSemaphoreWait+0x98>)
 8003b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	f3bf 8f6f 	isb	sy
 8003b24:	e008      	b.n	8003b38 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003b26:	68f9      	ldr	r1, [r7, #12]
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fda3 	bl	8004674 <xQueueSemaphoreTake>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d001      	beq.n	8003b38 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003b34:	23ff      	movs	r3, #255	; 0xff
 8003b36:	e000      	b.n	8003b3a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	e000ed04 	.word	0xe000ed04

08003b48 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003b58:	f7ff fe96 	bl	8003888 <inHandlerMode>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d016      	beq.n	8003b90 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003b62:	f107 0308 	add.w	r3, r7, #8
 8003b66:	4619      	mov	r1, r3
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 fc1d 	bl	80043a8 <xQueueGiveFromISR>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d001      	beq.n	8003b78 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003b74:	23ff      	movs	r3, #255	; 0xff
 8003b76:	e017      	b.n	8003ba8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d013      	beq.n	8003ba6 <osSemaphoreRelease+0x5e>
 8003b7e:	4b0c      	ldr	r3, [pc, #48]	; (8003bb0 <osSemaphoreRelease+0x68>)
 8003b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	f3bf 8f6f 	isb	sy
 8003b8e:	e00a      	b.n	8003ba6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003b90:	2300      	movs	r3, #0
 8003b92:	2200      	movs	r2, #0
 8003b94:	2100      	movs	r1, #0
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fa78 	bl	800408c <xQueueGenericSend>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d001      	beq.n	8003ba6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003ba2:	23ff      	movs	r3, #255	; 0xff
 8003ba4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	e000ed04 	.word	0xe000ed04

08003bb4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	4619      	mov	r1, r3
 8003bca:	f000 f9d5 	bl	8003f78 <xQueueGenericCreate>
 8003bce:	4603      	mov	r3, r0
#endif
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <osMessagePut+0x1e>
    ticks = 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003bf6:	f7ff fe47 	bl	8003888 <inHandlerMode>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d018      	beq.n	8003c32 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003c00:	f107 0210 	add.w	r2, r7, #16
 8003c04:	f107 0108 	add.w	r1, r7, #8
 8003c08:	2300      	movs	r3, #0
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fb38 	bl	8004280 <xQueueGenericSendFromISR>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d001      	beq.n	8003c1a <osMessagePut+0x42>
      return osErrorOS;
 8003c16:	23ff      	movs	r3, #255	; 0xff
 8003c18:	e018      	b.n	8003c4c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d014      	beq.n	8003c4a <osMessagePut+0x72>
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <osMessagePut+0x7c>)
 8003c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	f3bf 8f6f 	isb	sy
 8003c30:	e00b      	b.n	8003c4a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003c32:	f107 0108 	add.w	r1, r7, #8
 8003c36:	2300      	movs	r3, #0
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 fa26 	bl	800408c <xQueueGenericSend>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d001      	beq.n	8003c4a <osMessagePut+0x72>
      return osErrorOS;
 8003c46:	23ff      	movs	r3, #255	; 0xff
 8003c48:	e000      	b.n	8003c4c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	e000ed04 	.word	0xe000ed04

08003c58 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003c58:	b590      	push	{r4, r7, lr}
 8003c5a:	b08b      	sub	sp, #44	; 0x2c
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10a      	bne.n	8003c88 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	617b      	str	r3, [r7, #20]
    return event;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	461c      	mov	r4, r3
 8003c7a:	f107 0314 	add.w	r3, r7, #20
 8003c7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003c82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003c86:	e054      	b.n	8003d32 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c96:	d103      	bne.n	8003ca0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8003c98:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c9e:	e009      	b.n	8003cb4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d006      	beq.n	8003cb4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <osMessageGet+0x5c>
      ticks = 1;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8003cb4:	f7ff fde8 	bl	8003888 <inHandlerMode>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d01c      	beq.n	8003cf8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8003cbe:	f107 0220 	add.w	r2, r7, #32
 8003cc2:	f107 0314 	add.w	r3, r7, #20
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	4619      	mov	r1, r3
 8003cca:	68b8      	ldr	r0, [r7, #8]
 8003ccc:	f000 fdda 	bl	8004884 <xQueueReceiveFromISR>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d102      	bne.n	8003cdc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8003cd6:	2310      	movs	r3, #16
 8003cd8:	617b      	str	r3, [r7, #20]
 8003cda:	e001      	b.n	8003ce0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d01d      	beq.n	8003d22 <osMessageGet+0xca>
 8003ce6:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <osMessageGet+0xe4>)
 8003ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	e014      	b.n	8003d22 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003cf8:	f107 0314 	add.w	r3, r7, #20
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d00:	4619      	mov	r1, r3
 8003d02:	68b8      	ldr	r0, [r7, #8]
 8003d04:	f000 fbda 	bl	80044bc <xQueueReceive>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d102      	bne.n	8003d14 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8003d0e:	2310      	movs	r3, #16
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	e006      	b.n	8003d22 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <osMessageGet+0xc6>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	e000      	b.n	8003d20 <osMessageGet+0xc8>
 8003d1e:	2340      	movs	r3, #64	; 0x40
 8003d20:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	461c      	mov	r4, r3
 8003d26:	f107 0314 	add.w	r3, r7, #20
 8003d2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003d2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	372c      	adds	r7, #44	; 0x2c
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd90      	pop	{r4, r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	e000ed04 	.word	0xe000ed04

08003d40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f103 0208 	add.w	r2, r3, #8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f04f 32ff 	mov.w	r2, #4294967295
 8003d58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f103 0208 	add.w	r2, r3, #8
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f103 0208 	add.w	r2, r3, #8
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b085      	sub	sp, #20
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	601a      	str	r2, [r3, #0]
}
 8003dd6:	bf00      	nop
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d103      	bne.n	8003e02 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	e00c      	b.n	8003e1c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	3308      	adds	r3, #8
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	e002      	b.n	8003e10 <vListInsert+0x2e>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d2f6      	bcs.n	8003e0a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	601a      	str	r2, [r3, #0]
}
 8003e48:	bf00      	nop
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6892      	ldr	r2, [r2, #8]
 8003e6a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6852      	ldr	r2, [r2, #4]
 8003e74:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d103      	bne.n	8003e88 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	1e5a      	subs	r2, r3, #1
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3714      	adds	r7, #20
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d109      	bne.n	8003ed0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	e7fe      	b.n	8003ece <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003ed0:	f001 ff2c 	bl	8005d2c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003edc:	68f9      	ldr	r1, [r7, #12]
 8003ede:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ee0:	fb01 f303 	mul.w	r3, r1, r3
 8003ee4:	441a      	add	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f00:	3b01      	subs	r3, #1
 8003f02:	68f9      	ldr	r1, [r7, #12]
 8003f04:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f06:	fb01 f303 	mul.w	r3, r1, r3
 8003f0a:	441a      	add	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	22ff      	movs	r2, #255	; 0xff
 8003f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	22ff      	movs	r2, #255	; 0xff
 8003f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d114      	bne.n	8003f50 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d01a      	beq.n	8003f64 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	3310      	adds	r3, #16
 8003f32:	4618      	mov	r0, r3
 8003f34:	f001 f9f4 	bl	8005320 <xTaskRemoveFromEventList>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d012      	beq.n	8003f64 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f3e:	4b0d      	ldr	r3, [pc, #52]	; (8003f74 <xQueueGenericReset+0xcc>)
 8003f40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	f3bf 8f4f 	dsb	sy
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	e009      	b.n	8003f64 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3310      	adds	r3, #16
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7ff fef3 	bl	8003d40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	3324      	adds	r3, #36	; 0x24
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff feee 	bl	8003d40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f64:	f001 ff10 	bl	8005d88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f68:	2301      	movs	r3, #1
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	e000ed04 	.word	0xe000ed04

08003f78 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08a      	sub	sp, #40	; 0x28
 8003f7c:	af02      	add	r7, sp, #8
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	4613      	mov	r3, r2
 8003f84:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d109      	bne.n	8003fa0 <xQueueGenericCreate+0x28>
 8003f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	e7fe      	b.n	8003f9e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d102      	bne.n	8003fac <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61fb      	str	r3, [r7, #28]
 8003faa:	e004      	b.n	8003fb6 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	fb02 f303 	mul.w	r3, r2, r3
 8003fb4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	3348      	adds	r3, #72	; 0x48
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f001 ffd0 	bl	8005f60 <pvPortMalloc>
 8003fc0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00b      	beq.n	8003fe0 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	3348      	adds	r3, #72	; 0x48
 8003fcc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fce:	79fa      	ldrb	r2, [r7, #7]
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	68b9      	ldr	r1, [r7, #8]
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f805 	bl	8003fea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003fe0:	69bb      	ldr	r3, [r7, #24]
	}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3720      	adds	r7, #32
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b084      	sub	sp, #16
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
 8003ff6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d103      	bne.n	8004006 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	e002      	b.n	800400c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004018:	2101      	movs	r1, #1
 800401a:	69b8      	ldr	r0, [r7, #24]
 800401c:	f7ff ff44 	bl	8003ea8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004020:	bf00      	nop
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00e      	beq.n	8004054 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004048:	2300      	movs	r3, #0
 800404a:	2200      	movs	r2, #0
 800404c:	2100      	movs	r1, #0
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f81c 	bl	800408c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004066:	2301      	movs	r3, #1
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800406e:	79fb      	ldrb	r3, [r7, #7]
 8004070:	461a      	mov	r2, r3
 8004072:	6939      	ldr	r1, [r7, #16]
 8004074:	6978      	ldr	r0, [r7, #20]
 8004076:	f7ff ff7f 	bl	8003f78 <xQueueGenericCreate>
 800407a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f7ff ffd3 	bl	8004028 <prvInitialiseMutex>

		return pxNewQueue;
 8004082:	68fb      	ldr	r3, [r7, #12]
	}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b08e      	sub	sp, #56	; 0x38
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800409a:	2300      	movs	r3, #0
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80040a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d109      	bne.n	80040bc <xQueueGenericSend+0x30>
 80040a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ac:	f383 8811 	msr	BASEPRI, r3
 80040b0:	f3bf 8f6f 	isb	sy
 80040b4:	f3bf 8f4f 	dsb	sy
 80040b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ba:	e7fe      	b.n	80040ba <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d103      	bne.n	80040ca <xQueueGenericSend+0x3e>
 80040c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <xQueueGenericSend+0x42>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <xQueueGenericSend+0x44>
 80040ce:	2300      	movs	r3, #0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d109      	bne.n	80040e8 <xQueueGenericSend+0x5c>
 80040d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d8:	f383 8811 	msr	BASEPRI, r3
 80040dc:	f3bf 8f6f 	isb	sy
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	627b      	str	r3, [r7, #36]	; 0x24
 80040e6:	e7fe      	b.n	80040e6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d103      	bne.n	80040f6 <xQueueGenericSend+0x6a>
 80040ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <xQueueGenericSend+0x6e>
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <xQueueGenericSend+0x70>
 80040fa:	2300      	movs	r3, #0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d109      	bne.n	8004114 <xQueueGenericSend+0x88>
 8004100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004104:	f383 8811 	msr	BASEPRI, r3
 8004108:	f3bf 8f6f 	isb	sy
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	623b      	str	r3, [r7, #32]
 8004112:	e7fe      	b.n	8004112 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004114:	f001 faa2 	bl	800565c <xTaskGetSchedulerState>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d102      	bne.n	8004124 <xQueueGenericSend+0x98>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <xQueueGenericSend+0x9c>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <xQueueGenericSend+0x9e>
 8004128:	2300      	movs	r3, #0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d109      	bne.n	8004142 <xQueueGenericSend+0xb6>
 800412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004132:	f383 8811 	msr	BASEPRI, r3
 8004136:	f3bf 8f6f 	isb	sy
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	61fb      	str	r3, [r7, #28]
 8004140:	e7fe      	b.n	8004140 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004142:	f001 fdf3 	bl	8005d2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800414a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <xQueueGenericSend+0xcc>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d129      	bne.n	80041ac <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	68b9      	ldr	r1, [r7, #8]
 800415c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800415e:	f000 fc26 	bl	80049ae <prvCopyDataToQueue>
 8004162:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	2b00      	cmp	r3, #0
 800416a:	d010      	beq.n	800418e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800416c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416e:	3324      	adds	r3, #36	; 0x24
 8004170:	4618      	mov	r0, r3
 8004172:	f001 f8d5 	bl	8005320 <xTaskRemoveFromEventList>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d013      	beq.n	80041a4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800417c:	4b3f      	ldr	r3, [pc, #252]	; (800427c <xQueueGenericSend+0x1f0>)
 800417e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	f3bf 8f6f 	isb	sy
 800418c:	e00a      	b.n	80041a4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800418e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004194:	4b39      	ldr	r3, [pc, #228]	; (800427c <xQueueGenericSend+0x1f0>)
 8004196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80041a4:	f001 fdf0 	bl	8005d88 <vPortExitCritical>
				return pdPASS;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e063      	b.n	8004274 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d103      	bne.n	80041ba <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80041b2:	f001 fde9 	bl	8005d88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	e05c      	b.n	8004274 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d106      	bne.n	80041ce <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80041c0:	f107 0314 	add.w	r3, r7, #20
 80041c4:	4618      	mov	r0, r3
 80041c6:	f001 f90d 	bl	80053e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80041ca:	2301      	movs	r3, #1
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80041ce:	f001 fddb 	bl	8005d88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80041d2:	f000 fe9f 	bl	8004f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80041d6:	f001 fda9 	bl	8005d2c <vPortEnterCritical>
 80041da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041e0:	b25b      	sxtb	r3, r3
 80041e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e6:	d103      	bne.n	80041f0 <xQueueGenericSend+0x164>
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041f6:	b25b      	sxtb	r3, r3
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d103      	bne.n	8004206 <xQueueGenericSend+0x17a>
 80041fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004206:	f001 fdbf 	bl	8005d88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800420a:	1d3a      	adds	r2, r7, #4
 800420c:	f107 0314 	add.w	r3, r7, #20
 8004210:	4611      	mov	r1, r2
 8004212:	4618      	mov	r0, r3
 8004214:	f001 f8fc 	bl	8005410 <xTaskCheckForTimeOut>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d124      	bne.n	8004268 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800421e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004220:	f000 fcbd 	bl	8004b9e <prvIsQueueFull>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d018      	beq.n	800425c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	3310      	adds	r3, #16
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	4611      	mov	r1, r2
 8004232:	4618      	mov	r0, r3
 8004234:	f001 f850 	bl	80052d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004238:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800423a:	f000 fc48 	bl	8004ace <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800423e:	f000 fe77 	bl	8004f30 <xTaskResumeAll>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	f47f af7c 	bne.w	8004142 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800424a:	4b0c      	ldr	r3, [pc, #48]	; (800427c <xQueueGenericSend+0x1f0>)
 800424c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	f3bf 8f4f 	dsb	sy
 8004256:	f3bf 8f6f 	isb	sy
 800425a:	e772      	b.n	8004142 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800425c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800425e:	f000 fc36 	bl	8004ace <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004262:	f000 fe65 	bl	8004f30 <xTaskResumeAll>
 8004266:	e76c      	b.n	8004142 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004268:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800426a:	f000 fc30 	bl	8004ace <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800426e:	f000 fe5f 	bl	8004f30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004272:	2300      	movs	r3, #0
		}
	}
}
 8004274:	4618      	mov	r0, r3
 8004276:	3738      	adds	r7, #56	; 0x38
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	e000ed04 	.word	0xe000ed04

08004280 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08e      	sub	sp, #56	; 0x38
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004294:	2b00      	cmp	r3, #0
 8004296:	d109      	bne.n	80042ac <xQueueGenericSendFromISR+0x2c>
 8004298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
 80042aa:	e7fe      	b.n	80042aa <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d103      	bne.n	80042ba <xQueueGenericSendFromISR+0x3a>
 80042b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <xQueueGenericSendFromISR+0x3e>
 80042ba:	2301      	movs	r3, #1
 80042bc:	e000      	b.n	80042c0 <xQueueGenericSendFromISR+0x40>
 80042be:	2300      	movs	r3, #0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d109      	bne.n	80042d8 <xQueueGenericSendFromISR+0x58>
 80042c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c8:	f383 8811 	msr	BASEPRI, r3
 80042cc:	f3bf 8f6f 	isb	sy
 80042d0:	f3bf 8f4f 	dsb	sy
 80042d4:	623b      	str	r3, [r7, #32]
 80042d6:	e7fe      	b.n	80042d6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d103      	bne.n	80042e6 <xQueueGenericSendFromISR+0x66>
 80042de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <xQueueGenericSendFromISR+0x6a>
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <xQueueGenericSendFromISR+0x6c>
 80042ea:	2300      	movs	r3, #0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d109      	bne.n	8004304 <xQueueGenericSendFromISR+0x84>
 80042f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f4:	f383 8811 	msr	BASEPRI, r3
 80042f8:	f3bf 8f6f 	isb	sy
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	e7fe      	b.n	8004302 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004304:	f001 fdee 	bl	8005ee4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004308:	f3ef 8211 	mrs	r2, BASEPRI
 800430c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004310:	f383 8811 	msr	BASEPRI, r3
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	f3bf 8f4f 	dsb	sy
 800431c:	61ba      	str	r2, [r7, #24]
 800431e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004320:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004322:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432c:	429a      	cmp	r2, r3
 800432e:	d302      	bcc.n	8004336 <xQueueGenericSendFromISR+0xb6>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	2b02      	cmp	r3, #2
 8004334:	d12c      	bne.n	8004390 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004338:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800433c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004346:	f000 fb32 	bl	80049ae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800434a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800434e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004352:	d112      	bne.n	800437a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	2b00      	cmp	r3, #0
 800435a:	d016      	beq.n	800438a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800435c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800435e:	3324      	adds	r3, #36	; 0x24
 8004360:	4618      	mov	r0, r3
 8004362:	f000 ffdd 	bl	8005320 <xTaskRemoveFromEventList>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00e      	beq.n	800438a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00b      	beq.n	800438a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	e007      	b.n	800438a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800437a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800437e:	3301      	adds	r3, #1
 8004380:	b2db      	uxtb	r3, r3
 8004382:	b25a      	sxtb	r2, r3
 8004384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800438a:	2301      	movs	r3, #1
 800438c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800438e:	e001      	b.n	8004394 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004390:	2300      	movs	r3, #0
 8004392:	637b      	str	r3, [r7, #52]	; 0x34
 8004394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004396:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800439e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3738      	adds	r7, #56	; 0x38
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08e      	sub	sp, #56	; 0x38
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d109      	bne.n	80043d0 <xQueueGiveFromISR+0x28>
	__asm volatile
 80043bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c0:	f383 8811 	msr	BASEPRI, r3
 80043c4:	f3bf 8f6f 	isb	sy
 80043c8:	f3bf 8f4f 	dsb	sy
 80043cc:	623b      	str	r3, [r7, #32]
 80043ce:	e7fe      	b.n	80043ce <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80043d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d009      	beq.n	80043ec <xQueueGiveFromISR+0x44>
 80043d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	61fb      	str	r3, [r7, #28]
 80043ea:	e7fe      	b.n	80043ea <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80043ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d103      	bne.n	80043fc <xQueueGiveFromISR+0x54>
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <xQueueGiveFromISR+0x58>
 80043fc:	2301      	movs	r3, #1
 80043fe:	e000      	b.n	8004402 <xQueueGiveFromISR+0x5a>
 8004400:	2300      	movs	r3, #0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d109      	bne.n	800441a <xQueueGiveFromISR+0x72>
 8004406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800440a:	f383 8811 	msr	BASEPRI, r3
 800440e:	f3bf 8f6f 	isb	sy
 8004412:	f3bf 8f4f 	dsb	sy
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	e7fe      	b.n	8004418 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800441a:	f001 fd63 	bl	8005ee4 <vPortValidateInterruptPriority>
	__asm volatile
 800441e:	f3ef 8211 	mrs	r2, BASEPRI
 8004422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	617a      	str	r2, [r7, #20]
 8004434:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004436:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004438:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800443a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800443c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004444:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004446:	429a      	cmp	r2, r3
 8004448:	d22b      	bcs.n	80044a2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800444a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800445c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004464:	d112      	bne.n	800448c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800446e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004470:	3324      	adds	r3, #36	; 0x24
 8004472:	4618      	mov	r0, r3
 8004474:	f000 ff54 	bl	8005320 <xTaskRemoveFromEventList>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00e      	beq.n	800449c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00b      	beq.n	800449c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	2201      	movs	r2, #1
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	e007      	b.n	800449c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800448c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004490:	3301      	adds	r3, #1
 8004492:	b2db      	uxtb	r3, r3
 8004494:	b25a      	sxtb	r2, r3
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800449c:	2301      	movs	r3, #1
 800449e:	637b      	str	r3, [r7, #52]	; 0x34
 80044a0:	e001      	b.n	80044a6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80044a2:	2300      	movs	r3, #0
 80044a4:	637b      	str	r3, [r7, #52]	; 0x34
 80044a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80044b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3738      	adds	r7, #56	; 0x38
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08c      	sub	sp, #48	; 0x30
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80044c8:	2300      	movs	r3, #0
 80044ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d109      	bne.n	80044ea <xQueueReceive+0x2e>
	__asm volatile
 80044d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	623b      	str	r3, [r7, #32]
 80044e8:	e7fe      	b.n	80044e8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d103      	bne.n	80044f8 <xQueueReceive+0x3c>
 80044f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <xQueueReceive+0x40>
 80044f8:	2301      	movs	r3, #1
 80044fa:	e000      	b.n	80044fe <xQueueReceive+0x42>
 80044fc:	2300      	movs	r3, #0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d109      	bne.n	8004516 <xQueueReceive+0x5a>
 8004502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	61fb      	str	r3, [r7, #28]
 8004514:	e7fe      	b.n	8004514 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004516:	f001 f8a1 	bl	800565c <xTaskGetSchedulerState>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d102      	bne.n	8004526 <xQueueReceive+0x6a>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <xQueueReceive+0x6e>
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <xQueueReceive+0x70>
 800452a:	2300      	movs	r3, #0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d109      	bne.n	8004544 <xQueueReceive+0x88>
 8004530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	61bb      	str	r3, [r7, #24]
 8004542:	e7fe      	b.n	8004542 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004544:	f001 fbf2 	bl	8005d2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800454e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004550:	2b00      	cmp	r3, #0
 8004552:	d01f      	beq.n	8004594 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004558:	f000 fa93 	bl	8004a82 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455e:	1e5a      	subs	r2, r3, #1
 8004560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004562:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00f      	beq.n	800458c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800456c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456e:	3310      	adds	r3, #16
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fed5 	bl	8005320 <xTaskRemoveFromEventList>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d007      	beq.n	800458c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800457c:	4b3c      	ldr	r3, [pc, #240]	; (8004670 <xQueueReceive+0x1b4>)
 800457e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800458c:	f001 fbfc 	bl	8005d88 <vPortExitCritical>
				return pdPASS;
 8004590:	2301      	movs	r3, #1
 8004592:	e069      	b.n	8004668 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d103      	bne.n	80045a2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800459a:	f001 fbf5 	bl	8005d88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800459e:	2300      	movs	r3, #0
 80045a0:	e062      	b.n	8004668 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d106      	bne.n	80045b6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045a8:	f107 0310 	add.w	r3, r7, #16
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 ff19 	bl	80053e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045b2:	2301      	movs	r3, #1
 80045b4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045b6:	f001 fbe7 	bl	8005d88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045ba:	f000 fcab 	bl	8004f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045be:	f001 fbb5 	bl	8005d2c <vPortEnterCritical>
 80045c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045c8:	b25b      	sxtb	r3, r3
 80045ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ce:	d103      	bne.n	80045d8 <xQueueReceive+0x11c>
 80045d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045de:	b25b      	sxtb	r3, r3
 80045e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e4:	d103      	bne.n	80045ee <xQueueReceive+0x132>
 80045e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045ee:	f001 fbcb 	bl	8005d88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045f2:	1d3a      	adds	r2, r7, #4
 80045f4:	f107 0310 	add.w	r3, r7, #16
 80045f8:	4611      	mov	r1, r2
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 ff08 	bl	8005410 <xTaskCheckForTimeOut>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d123      	bne.n	800464e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004606:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004608:	f000 fab3 	bl	8004b72 <prvIsQueueEmpty>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d017      	beq.n	8004642 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004614:	3324      	adds	r3, #36	; 0x24
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	4611      	mov	r1, r2
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fe5c 	bl	80052d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004620:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004622:	f000 fa54 	bl	8004ace <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004626:	f000 fc83 	bl	8004f30 <xTaskResumeAll>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d189      	bne.n	8004544 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004630:	4b0f      	ldr	r3, [pc, #60]	; (8004670 <xQueueReceive+0x1b4>)
 8004632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	e780      	b.n	8004544 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004644:	f000 fa43 	bl	8004ace <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004648:	f000 fc72 	bl	8004f30 <xTaskResumeAll>
 800464c:	e77a      	b.n	8004544 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800464e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004650:	f000 fa3d 	bl	8004ace <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004654:	f000 fc6c 	bl	8004f30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800465a:	f000 fa8a 	bl	8004b72 <prvIsQueueEmpty>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	f43f af6f 	beq.w	8004544 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004666:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004668:	4618      	mov	r0, r3
 800466a:	3730      	adds	r7, #48	; 0x30
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	e000ed04 	.word	0xe000ed04

08004674 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08e      	sub	sp, #56	; 0x38
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800467e:	2300      	movs	r3, #0
 8004680:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004686:	2300      	movs	r3, #0
 8004688:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800468a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468c:	2b00      	cmp	r3, #0
 800468e:	d109      	bne.n	80046a4 <xQueueSemaphoreTake+0x30>
 8004690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004694:	f383 8811 	msr	BASEPRI, r3
 8004698:	f3bf 8f6f 	isb	sy
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	623b      	str	r3, [r7, #32]
 80046a2:	e7fe      	b.n	80046a2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80046a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d009      	beq.n	80046c0 <xQueueSemaphoreTake+0x4c>
 80046ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b0:	f383 8811 	msr	BASEPRI, r3
 80046b4:	f3bf 8f6f 	isb	sy
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	e7fe      	b.n	80046be <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046c0:	f000 ffcc 	bl	800565c <xTaskGetSchedulerState>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d102      	bne.n	80046d0 <xQueueSemaphoreTake+0x5c>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <xQueueSemaphoreTake+0x60>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <xQueueSemaphoreTake+0x62>
 80046d4:	2300      	movs	r3, #0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d109      	bne.n	80046ee <xQueueSemaphoreTake+0x7a>
 80046da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e7fe      	b.n	80046ec <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80046ee:	f001 fb1d 	bl	8005d2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80046f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f6:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d024      	beq.n	8004748 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80046fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004700:	1e5a      	subs	r2, r3, #1
 8004702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004704:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d104      	bne.n	8004718 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800470e:	f001 f96b 	bl	80059e8 <pvTaskIncrementMutexHeldCount>
 8004712:	4602      	mov	r2, r0
 8004714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004716:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00f      	beq.n	8004740 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004722:	3310      	adds	r3, #16
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fdfb 	bl	8005320 <xTaskRemoveFromEventList>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d007      	beq.n	8004740 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004730:	4b53      	ldr	r3, [pc, #332]	; (8004880 <xQueueSemaphoreTake+0x20c>)
 8004732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004740:	f001 fb22 	bl	8005d88 <vPortExitCritical>
				return pdPASS;
 8004744:	2301      	movs	r3, #1
 8004746:	e096      	b.n	8004876 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d110      	bne.n	8004770 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800474e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004750:	2b00      	cmp	r3, #0
 8004752:	d009      	beq.n	8004768 <xQueueSemaphoreTake+0xf4>
 8004754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	e7fe      	b.n	8004766 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004768:	f001 fb0e 	bl	8005d88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800476c:	2300      	movs	r3, #0
 800476e:	e082      	b.n	8004876 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004776:	f107 030c 	add.w	r3, r7, #12
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fe32 	bl	80053e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004780:	2301      	movs	r3, #1
 8004782:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004784:	f001 fb00 	bl	8005d88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004788:	f000 fbc4 	bl	8004f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800478c:	f001 face 	bl	8005d2c <vPortEnterCritical>
 8004790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004792:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004796:	b25b      	sxtb	r3, r3
 8004798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479c:	d103      	bne.n	80047a6 <xQueueSemaphoreTake+0x132>
 800479e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047ac:	b25b      	sxtb	r3, r3
 80047ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b2:	d103      	bne.n	80047bc <xQueueSemaphoreTake+0x148>
 80047b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047bc:	f001 fae4 	bl	8005d88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047c0:	463a      	mov	r2, r7
 80047c2:	f107 030c 	add.w	r3, r7, #12
 80047c6:	4611      	mov	r1, r2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 fe21 	bl	8005410 <xTaskCheckForTimeOut>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d132      	bne.n	800483a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80047d6:	f000 f9cc 	bl	8004b72 <prvIsQueueEmpty>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d026      	beq.n	800482e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80047e8:	f001 faa0 	bl	8005d2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80047ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 ff51 	bl	8005698 <xTaskPriorityInherit>
 80047f6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80047f8:	f001 fac6 	bl	8005d88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fe:	3324      	adds	r3, #36	; 0x24
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fd67 	bl	80052d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800480a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800480c:	f000 f95f 	bl	8004ace <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004810:	f000 fb8e 	bl	8004f30 <xTaskResumeAll>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	f47f af69 	bne.w	80046ee <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800481c:	4b18      	ldr	r3, [pc, #96]	; (8004880 <xQueueSemaphoreTake+0x20c>)
 800481e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	f3bf 8f6f 	isb	sy
 800482c:	e75f      	b.n	80046ee <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800482e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004830:	f000 f94d 	bl	8004ace <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004834:	f000 fb7c 	bl	8004f30 <xTaskResumeAll>
 8004838:	e759      	b.n	80046ee <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800483a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800483c:	f000 f947 	bl	8004ace <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004840:	f000 fb76 	bl	8004f30 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004844:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004846:	f000 f994 	bl	8004b72 <prvIsQueueEmpty>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	f43f af4e 	beq.w	80046ee <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00d      	beq.n	8004874 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8004858:	f001 fa68 	bl	8005d2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800485c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800485e:	f000 f88e 	bl	800497e <prvGetDisinheritPriorityAfterTimeout>
 8004862:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8004864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800486a:	4618      	mov	r0, r3
 800486c:	f001 f81e 	bl	80058ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004870:	f001 fa8a 	bl	8005d88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004874:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004876:	4618      	mov	r0, r3
 8004878:	3738      	adds	r7, #56	; 0x38
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	e000ed04 	.word	0xe000ed04

08004884 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08e      	sub	sp, #56	; 0x38
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004896:	2b00      	cmp	r3, #0
 8004898:	d109      	bne.n	80048ae <xQueueReceiveFromISR+0x2a>
 800489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	623b      	str	r3, [r7, #32]
 80048ac:	e7fe      	b.n	80048ac <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d103      	bne.n	80048bc <xQueueReceiveFromISR+0x38>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <xQueueReceiveFromISR+0x3c>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <xQueueReceiveFromISR+0x3e>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d109      	bne.n	80048da <xQueueReceiveFromISR+0x56>
 80048c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	61fb      	str	r3, [r7, #28]
 80048d8:	e7fe      	b.n	80048d8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048da:	f001 fb03 	bl	8005ee4 <vPortValidateInterruptPriority>
	__asm volatile
 80048de:	f3ef 8211 	mrs	r2, BASEPRI
 80048e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	61ba      	str	r2, [r7, #24]
 80048f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80048f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004902:	2b00      	cmp	r3, #0
 8004904:	d02f      	beq.n	8004966 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004908:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800490c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004914:	f000 f8b5 	bl	8004a82 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491a:	1e5a      	subs	r2, r3, #1
 800491c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004920:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004928:	d112      	bne.n	8004950 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800492a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d016      	beq.n	8004960 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004934:	3310      	adds	r3, #16
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fcf2 	bl	8005320 <xTaskRemoveFromEventList>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00e      	beq.n	8004960 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	e007      	b.n	8004960 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004950:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004954:	3301      	adds	r3, #1
 8004956:	b2db      	uxtb	r3, r3
 8004958:	b25a      	sxtb	r2, r3
 800495a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004960:	2301      	movs	r3, #1
 8004962:	637b      	str	r3, [r7, #52]	; 0x34
 8004964:	e001      	b.n	800496a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8004966:	2300      	movs	r3, #0
 8004968:	637b      	str	r3, [r7, #52]	; 0x34
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004976:	4618      	mov	r0, r3
 8004978:	3738      	adds	r7, #56	; 0x38
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800497e:	b480      	push	{r7}
 8004980:	b085      	sub	sp, #20
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	2b00      	cmp	r3, #0
 800498c:	d006      	beq.n	800499c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f1c3 0320 	rsb	r3, r3, #32
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	e001      	b.n	80049a0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800499c:	2300      	movs	r3, #0
 800499e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80049a0:	68fb      	ldr	r3, [r7, #12]
	}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b086      	sub	sp, #24
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	60f8      	str	r0, [r7, #12]
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80049ba:	2300      	movs	r3, #0
 80049bc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10d      	bne.n	80049e8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d14d      	bne.n	8004a70 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 fee3 	bl	80057a4 <xTaskPriorityDisinherit>
 80049de:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	605a      	str	r2, [r3, #4]
 80049e6:	e043      	b.n	8004a70 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d119      	bne.n	8004a22 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6898      	ldr	r0, [r3, #8]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	461a      	mov	r2, r3
 80049f8:	68b9      	ldr	r1, [r7, #8]
 80049fa:	f00b fe16 	bl	801062a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a06:	441a      	add	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d32b      	bcc.n	8004a70 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	e026      	b.n	8004a70 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	68d8      	ldr	r0, [r3, #12]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	f00b fdfc 	bl	801062a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	425b      	negs	r3, r3
 8004a3c:	441a      	add	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d207      	bcs.n	8004a5e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	425b      	negs	r3, r3
 8004a58:	441a      	add	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d105      	bne.n	8004a70 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d002      	beq.n	8004a70 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1c5a      	adds	r2, r3, #1
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a78:	697b      	ldr	r3, [r7, #20]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d018      	beq.n	8004ac6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	441a      	add	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d303      	bcc.n	8004ab6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68d9      	ldr	r1, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	461a      	mov	r2, r3
 8004ac0:	6838      	ldr	r0, [r7, #0]
 8004ac2:	f00b fdb2 	bl	801062a <memcpy>
	}
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ad6:	f001 f929 	bl	8005d2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ae0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ae2:	e011      	b.n	8004b08 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d012      	beq.n	8004b12 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	3324      	adds	r3, #36	; 0x24
 8004af0:	4618      	mov	r0, r3
 8004af2:	f000 fc15 	bl	8005320 <xTaskRemoveFromEventList>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004afc:	f000 fce8 	bl	80054d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	dce9      	bgt.n	8004ae4 <prvUnlockQueue+0x16>
 8004b10:	e000      	b.n	8004b14 <prvUnlockQueue+0x46>
					break;
 8004b12:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004b1c:	f001 f934 	bl	8005d88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b20:	f001 f904 	bl	8005d2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b2a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b2c:	e011      	b.n	8004b52 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d012      	beq.n	8004b5c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3310      	adds	r3, #16
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fbf0 	bl	8005320 <xTaskRemoveFromEventList>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b46:	f000 fcc3 	bl	80054d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b4a:	7bbb      	ldrb	r3, [r7, #14]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	dce9      	bgt.n	8004b2e <prvUnlockQueue+0x60>
 8004b5a:	e000      	b.n	8004b5e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b5c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	22ff      	movs	r2, #255	; 0xff
 8004b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004b66:	f001 f90f 	bl	8005d88 <vPortExitCritical>
}
 8004b6a:	bf00      	nop
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b084      	sub	sp, #16
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b7a:	f001 f8d7 	bl	8005d2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d102      	bne.n	8004b8c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b86:	2301      	movs	r3, #1
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	e001      	b.n	8004b90 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b90:	f001 f8fa 	bl	8005d88 <vPortExitCritical>

	return xReturn;
 8004b94:	68fb      	ldr	r3, [r7, #12]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ba6:	f001 f8c1 	bl	8005d2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d102      	bne.n	8004bbc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	e001      	b.n	8004bc0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bc0:	f001 f8e2 	bl	8005d88 <vPortExitCritical>

	return xReturn;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b08c      	sub	sp, #48	; 0x30
 8004bd2:	af04      	add	r7, sp, #16
 8004bd4:	60f8      	str	r0, [r7, #12]
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	603b      	str	r3, [r7, #0]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 f9bc 	bl	8005f60 <pvPortMalloc>
 8004be8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00e      	beq.n	8004c0e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004bf0:	2054      	movs	r0, #84	; 0x54
 8004bf2:	f001 f9b5 	bl	8005f60 <pvPortMalloc>
 8004bf6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	631a      	str	r2, [r3, #48]	; 0x30
 8004c04:	e005      	b.n	8004c12 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c06:	6978      	ldr	r0, [r7, #20]
 8004c08:	f001 fa6c 	bl	80060e4 <vPortFree>
 8004c0c:	e001      	b.n	8004c12 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d013      	beq.n	8004c40 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c18:	88fa      	ldrh	r2, [r7, #6]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	9303      	str	r3, [sp, #12]
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	9302      	str	r3, [sp, #8]
 8004c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68b9      	ldr	r1, [r7, #8]
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 f80e 	bl	8004c50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c34:	69f8      	ldr	r0, [r7, #28]
 8004c36:	f000 f889 	bl	8004d4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	61bb      	str	r3, [r7, #24]
 8004c3e:	e002      	b.n	8004c46 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c40:	f04f 33ff 	mov.w	r3, #4294967295
 8004c44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c46:	69bb      	ldr	r3, [r7, #24]
	}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3720      	adds	r7, #32
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
 8004c5c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004c68:	440b      	add	r3, r1
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	f023 0307 	bic.w	r3, r3, #7
 8004c76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d009      	beq.n	8004c96 <prvInitialiseNewTask+0x46>
	__asm volatile
 8004c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	e7fe      	b.n	8004c94 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
 8004c9a:	e012      	b.n	8004cc2 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	7819      	ldrb	r1, [r3, #0]
 8004ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	4413      	add	r3, r2
 8004caa:	3334      	adds	r3, #52	; 0x34
 8004cac:	460a      	mov	r2, r1
 8004cae:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d006      	beq.n	8004cca <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	2b0f      	cmp	r3, #15
 8004cc6:	d9e9      	bls.n	8004c9c <prvInitialiseNewTask+0x4c>
 8004cc8:	e000      	b.n	8004ccc <prvInitialiseNewTask+0x7c>
		{
			break;
 8004cca:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd6:	2b1f      	cmp	r3, #31
 8004cd8:	d901      	bls.n	8004cde <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004cda:	231f      	movs	r3, #31
 8004cdc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ce2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ce8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cec:	2200      	movs	r2, #0
 8004cee:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf2:	3304      	adds	r3, #4
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff f843 	bl	8003d80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfc:	3318      	adds	r3, #24
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff f83e 	bl	8003d80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0c:	f1c3 0220 	rsb	r2, r3, #32
 8004d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d18:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	68f9      	ldr	r1, [r7, #12]
 8004d2c:	69b8      	ldr	r0, [r7, #24]
 8004d2e:	f000 fed5 	bl	8005adc <pxPortInitialiseStack>
 8004d32:	4602      	mov	r2, r0
 8004d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d36:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d42:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d44:	bf00      	nop
 8004d46:	3720      	adds	r7, #32
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d54:	f000 ffea 	bl	8005d2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d58:	4b2a      	ldr	r3, [pc, #168]	; (8004e04 <prvAddNewTaskToReadyList+0xb8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	4a29      	ldr	r2, [pc, #164]	; (8004e04 <prvAddNewTaskToReadyList+0xb8>)
 8004d60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d62:	4b29      	ldr	r3, [pc, #164]	; (8004e08 <prvAddNewTaskToReadyList+0xbc>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d109      	bne.n	8004d7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d6a:	4a27      	ldr	r2, [pc, #156]	; (8004e08 <prvAddNewTaskToReadyList+0xbc>)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d70:	4b24      	ldr	r3, [pc, #144]	; (8004e04 <prvAddNewTaskToReadyList+0xb8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d110      	bne.n	8004d9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d78:	f000 fbce 	bl	8005518 <prvInitialiseTaskLists>
 8004d7c:	e00d      	b.n	8004d9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d7e:	4b23      	ldr	r3, [pc, #140]	; (8004e0c <prvAddNewTaskToReadyList+0xc0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d109      	bne.n	8004d9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d86:	4b20      	ldr	r3, [pc, #128]	; (8004e08 <prvAddNewTaskToReadyList+0xbc>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d802      	bhi.n	8004d9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d94:	4a1c      	ldr	r2, [pc, #112]	; (8004e08 <prvAddNewTaskToReadyList+0xbc>)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d9a:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <prvAddNewTaskToReadyList+0xc4>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3301      	adds	r3, #1
 8004da0:	4a1b      	ldr	r2, [pc, #108]	; (8004e10 <prvAddNewTaskToReadyList+0xc4>)
 8004da2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da8:	2201      	movs	r2, #1
 8004daa:	409a      	lsls	r2, r3
 8004dac:	4b19      	ldr	r3, [pc, #100]	; (8004e14 <prvAddNewTaskToReadyList+0xc8>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	4a18      	ldr	r2, [pc, #96]	; (8004e14 <prvAddNewTaskToReadyList+0xc8>)
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4a15      	ldr	r2, [pc, #84]	; (8004e18 <prvAddNewTaskToReadyList+0xcc>)
 8004dc4:	441a      	add	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f7fe ffe4 	bl	8003d9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004dd2:	f000 ffd9 	bl	8005d88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	; (8004e0c <prvAddNewTaskToReadyList+0xc0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00e      	beq.n	8004dfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004dde:	4b0a      	ldr	r3, [pc, #40]	; (8004e08 <prvAddNewTaskToReadyList+0xbc>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d207      	bcs.n	8004dfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <prvAddNewTaskToReadyList+0xd0>)
 8004dee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dfc:	bf00      	nop
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	240003a0 	.word	0x240003a0
 8004e08:	240000ac 	.word	0x240000ac
 8004e0c:	240003ac 	.word	0x240003ac
 8004e10:	240003bc 	.word	0x240003bc
 8004e14:	240003a8 	.word	0x240003a8
 8004e18:	240000b0 	.word	0x240000b0
 8004e1c:	e000ed04 	.word	0xe000ed04

08004e20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d016      	beq.n	8004e60 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e32:	4b13      	ldr	r3, [pc, #76]	; (8004e80 <vTaskDelay+0x60>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d009      	beq.n	8004e4e <vTaskDelay+0x2e>
 8004e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3e:	f383 8811 	msr	BASEPRI, r3
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	f3bf 8f4f 	dsb	sy
 8004e4a:	60bb      	str	r3, [r7, #8]
 8004e4c:	e7fe      	b.n	8004e4c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004e4e:	f000 f861 	bl	8004f14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e52:	2100      	movs	r1, #0
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fddb 	bl	8005a10 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e5a:	f000 f869 	bl	8004f30 <xTaskResumeAll>
 8004e5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d107      	bne.n	8004e76 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004e66:	4b07      	ldr	r3, [pc, #28]	; (8004e84 <vTaskDelay+0x64>)
 8004e68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	f3bf 8f4f 	dsb	sy
 8004e72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e76:	bf00      	nop
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	240003c8 	.word	0x240003c8
 8004e84:	e000ed04 	.word	0xe000ed04

08004e88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004e8e:	4b1b      	ldr	r3, [pc, #108]	; (8004efc <vTaskStartScheduler+0x74>)
 8004e90:	9301      	str	r3, [sp, #4]
 8004e92:	2300      	movs	r3, #0
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	2300      	movs	r3, #0
 8004e98:	2280      	movs	r2, #128	; 0x80
 8004e9a:	4919      	ldr	r1, [pc, #100]	; (8004f00 <vTaskStartScheduler+0x78>)
 8004e9c:	4819      	ldr	r0, [pc, #100]	; (8004f04 <vTaskStartScheduler+0x7c>)
 8004e9e:	f7ff fe96 	bl	8004bce <xTaskCreate>
 8004ea2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d115      	bne.n	8004ed6 <vTaskStartScheduler+0x4e>
 8004eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eae:	f383 8811 	msr	BASEPRI, r3
 8004eb2:	f3bf 8f6f 	isb	sy
 8004eb6:	f3bf 8f4f 	dsb	sy
 8004eba:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ebc:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <vTaskStartScheduler+0x80>)
 8004ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8004ec2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ec4:	4b11      	ldr	r3, [pc, #68]	; (8004f0c <vTaskStartScheduler+0x84>)
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004eca:	4b11      	ldr	r3, [pc, #68]	; (8004f10 <vTaskStartScheduler+0x88>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004ed0:	f000 fe8e 	bl	8005bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004ed4:	e00d      	b.n	8004ef2 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004edc:	d109      	bne.n	8004ef2 <vTaskStartScheduler+0x6a>
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	e7fe      	b.n	8004ef0 <vTaskStartScheduler+0x68>
}
 8004ef2:	bf00      	nop
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	240003c4 	.word	0x240003c4
 8004f00:	08011430 	.word	0x08011430
 8004f04:	080054e9 	.word	0x080054e9
 8004f08:	240003c0 	.word	0x240003c0
 8004f0c:	240003ac 	.word	0x240003ac
 8004f10:	240003a4 	.word	0x240003a4

08004f14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004f18:	4b04      	ldr	r3, [pc, #16]	; (8004f2c <vTaskSuspendAll+0x18>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	4a03      	ldr	r2, [pc, #12]	; (8004f2c <vTaskSuspendAll+0x18>)
 8004f20:	6013      	str	r3, [r2, #0]
}
 8004f22:	bf00      	nop
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr
 8004f2c:	240003c8 	.word	0x240003c8

08004f30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f3e:	4b41      	ldr	r3, [pc, #260]	; (8005044 <xTaskResumeAll+0x114>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d109      	bne.n	8004f5a <xTaskResumeAll+0x2a>
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	603b      	str	r3, [r7, #0]
 8004f58:	e7fe      	b.n	8004f58 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f5a:	f000 fee7 	bl	8005d2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f5e:	4b39      	ldr	r3, [pc, #228]	; (8005044 <xTaskResumeAll+0x114>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	4a37      	ldr	r2, [pc, #220]	; (8005044 <xTaskResumeAll+0x114>)
 8004f66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f68:	4b36      	ldr	r3, [pc, #216]	; (8005044 <xTaskResumeAll+0x114>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d161      	bne.n	8005034 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f70:	4b35      	ldr	r3, [pc, #212]	; (8005048 <xTaskResumeAll+0x118>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d05d      	beq.n	8005034 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f78:	e02e      	b.n	8004fd8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004f7a:	4b34      	ldr	r3, [pc, #208]	; (800504c <xTaskResumeAll+0x11c>)
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	3318      	adds	r3, #24
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fe ff64 	bl	8003e54 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7fe ff5f 	bl	8003e54 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	409a      	lsls	r2, r3
 8004f9e:	4b2c      	ldr	r3, [pc, #176]	; (8005050 <xTaskResumeAll+0x120>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	4a2a      	ldr	r2, [pc, #168]	; (8005050 <xTaskResumeAll+0x120>)
 8004fa6:	6013      	str	r3, [r2, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4a27      	ldr	r2, [pc, #156]	; (8005054 <xTaskResumeAll+0x124>)
 8004fb6:	441a      	add	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3304      	adds	r3, #4
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4610      	mov	r0, r2
 8004fc0:	f7fe feeb 	bl	8003d9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fc8:	4b23      	ldr	r3, [pc, #140]	; (8005058 <xTaskResumeAll+0x128>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d302      	bcc.n	8004fd8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004fd2:	4b22      	ldr	r3, [pc, #136]	; (800505c <xTaskResumeAll+0x12c>)
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fd8:	4b1c      	ldr	r3, [pc, #112]	; (800504c <xTaskResumeAll+0x11c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1cc      	bne.n	8004f7a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004fe6:	f000 fb13 	bl	8005610 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004fea:	4b1d      	ldr	r3, [pc, #116]	; (8005060 <xTaskResumeAll+0x130>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d010      	beq.n	8005018 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ff6:	f000 f859 	bl	80050ac <xTaskIncrementTick>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d002      	beq.n	8005006 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005000:	4b16      	ldr	r3, [pc, #88]	; (800505c <xTaskResumeAll+0x12c>)
 8005002:	2201      	movs	r2, #1
 8005004:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3b01      	subs	r3, #1
 800500a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f1      	bne.n	8004ff6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005012:	4b13      	ldr	r3, [pc, #76]	; (8005060 <xTaskResumeAll+0x130>)
 8005014:	2200      	movs	r2, #0
 8005016:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005018:	4b10      	ldr	r3, [pc, #64]	; (800505c <xTaskResumeAll+0x12c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d009      	beq.n	8005034 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005020:	2301      	movs	r3, #1
 8005022:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005024:	4b0f      	ldr	r3, [pc, #60]	; (8005064 <xTaskResumeAll+0x134>)
 8005026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005034:	f000 fea8 	bl	8005d88 <vPortExitCritical>

	return xAlreadyYielded;
 8005038:	68bb      	ldr	r3, [r7, #8]
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	240003c8 	.word	0x240003c8
 8005048:	240003a0 	.word	0x240003a0
 800504c:	24000360 	.word	0x24000360
 8005050:	240003a8 	.word	0x240003a8
 8005054:	240000b0 	.word	0x240000b0
 8005058:	240000ac 	.word	0x240000ac
 800505c:	240003b4 	.word	0x240003b4
 8005060:	240003b0 	.word	0x240003b0
 8005064:	e000ed04 	.word	0xe000ed04

08005068 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800506e:	4b05      	ldr	r3, [pc, #20]	; (8005084 <xTaskGetTickCount+0x1c>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005074:	687b      	ldr	r3, [r7, #4]
}
 8005076:	4618      	mov	r0, r3
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	240003a4 	.word	0x240003a4

08005088 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800508e:	f000 ff29 	bl	8005ee4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005092:	2300      	movs	r3, #0
 8005094:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005096:	4b04      	ldr	r3, [pc, #16]	; (80050a8 <xTaskGetTickCountFromISR+0x20>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800509c:	683b      	ldr	r3, [r7, #0]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	240003a4 	.word	0x240003a4

080050ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80050b2:	2300      	movs	r3, #0
 80050b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b6:	4b50      	ldr	r3, [pc, #320]	; (80051f8 <xTaskIncrementTick+0x14c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f040 808c 	bne.w	80051d8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80050c0:	4b4e      	ldr	r3, [pc, #312]	; (80051fc <xTaskIncrementTick+0x150>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	3301      	adds	r3, #1
 80050c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80050c8:	4a4c      	ldr	r2, [pc, #304]	; (80051fc <xTaskIncrementTick+0x150>)
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d11f      	bne.n	8005114 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80050d4:	4b4a      	ldr	r3, [pc, #296]	; (8005200 <xTaskIncrementTick+0x154>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d009      	beq.n	80050f2 <xTaskIncrementTick+0x46>
 80050de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e2:	f383 8811 	msr	BASEPRI, r3
 80050e6:	f3bf 8f6f 	isb	sy
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	603b      	str	r3, [r7, #0]
 80050f0:	e7fe      	b.n	80050f0 <xTaskIncrementTick+0x44>
 80050f2:	4b43      	ldr	r3, [pc, #268]	; (8005200 <xTaskIncrementTick+0x154>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	4b42      	ldr	r3, [pc, #264]	; (8005204 <xTaskIncrementTick+0x158>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a40      	ldr	r2, [pc, #256]	; (8005200 <xTaskIncrementTick+0x154>)
 80050fe:	6013      	str	r3, [r2, #0]
 8005100:	4a40      	ldr	r2, [pc, #256]	; (8005204 <xTaskIncrementTick+0x158>)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	4b40      	ldr	r3, [pc, #256]	; (8005208 <xTaskIncrementTick+0x15c>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3301      	adds	r3, #1
 800510c:	4a3e      	ldr	r2, [pc, #248]	; (8005208 <xTaskIncrementTick+0x15c>)
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	f000 fa7e 	bl	8005610 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005114:	4b3d      	ldr	r3, [pc, #244]	; (800520c <xTaskIncrementTick+0x160>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	429a      	cmp	r2, r3
 800511c:	d34d      	bcc.n	80051ba <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800511e:	4b38      	ldr	r3, [pc, #224]	; (8005200 <xTaskIncrementTick+0x154>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <xTaskIncrementTick+0x80>
 8005128:	2301      	movs	r3, #1
 800512a:	e000      	b.n	800512e <xTaskIncrementTick+0x82>
 800512c:	2300      	movs	r3, #0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d004      	beq.n	800513c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005132:	4b36      	ldr	r3, [pc, #216]	; (800520c <xTaskIncrementTick+0x160>)
 8005134:	f04f 32ff 	mov.w	r2, #4294967295
 8005138:	601a      	str	r2, [r3, #0]
					break;
 800513a:	e03e      	b.n	80051ba <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800513c:	4b30      	ldr	r3, [pc, #192]	; (8005200 <xTaskIncrementTick+0x154>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	429a      	cmp	r2, r3
 8005152:	d203      	bcs.n	800515c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005154:	4a2d      	ldr	r2, [pc, #180]	; (800520c <xTaskIncrementTick+0x160>)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6013      	str	r3, [r2, #0]
						break;
 800515a:	e02e      	b.n	80051ba <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	3304      	adds	r3, #4
 8005160:	4618      	mov	r0, r3
 8005162:	f7fe fe77 	bl	8003e54 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800516a:	2b00      	cmp	r3, #0
 800516c:	d004      	beq.n	8005178 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	3318      	adds	r3, #24
 8005172:	4618      	mov	r0, r3
 8005174:	f7fe fe6e 	bl	8003e54 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517c:	2201      	movs	r2, #1
 800517e:	409a      	lsls	r2, r3
 8005180:	4b23      	ldr	r3, [pc, #140]	; (8005210 <xTaskIncrementTick+0x164>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4313      	orrs	r3, r2
 8005186:	4a22      	ldr	r2, [pc, #136]	; (8005210 <xTaskIncrementTick+0x164>)
 8005188:	6013      	str	r3, [r2, #0]
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800518e:	4613      	mov	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4413      	add	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4a1f      	ldr	r2, [pc, #124]	; (8005214 <xTaskIncrementTick+0x168>)
 8005198:	441a      	add	r2, r3
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	3304      	adds	r3, #4
 800519e:	4619      	mov	r1, r3
 80051a0:	4610      	mov	r0, r2
 80051a2:	f7fe fdfa 	bl	8003d9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051aa:	4b1b      	ldr	r3, [pc, #108]	; (8005218 <xTaskIncrementTick+0x16c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d3b4      	bcc.n	800511e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80051b4:	2301      	movs	r3, #1
 80051b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051b8:	e7b1      	b.n	800511e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80051ba:	4b17      	ldr	r3, [pc, #92]	; (8005218 <xTaskIncrementTick+0x16c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c0:	4914      	ldr	r1, [pc, #80]	; (8005214 <xTaskIncrementTick+0x168>)
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d907      	bls.n	80051e2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80051d2:	2301      	movs	r3, #1
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	e004      	b.n	80051e2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80051d8:	4b10      	ldr	r3, [pc, #64]	; (800521c <xTaskIncrementTick+0x170>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3301      	adds	r3, #1
 80051de:	4a0f      	ldr	r2, [pc, #60]	; (800521c <xTaskIncrementTick+0x170>)
 80051e0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80051e2:	4b0f      	ldr	r3, [pc, #60]	; (8005220 <xTaskIncrementTick+0x174>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80051ea:	2301      	movs	r3, #1
 80051ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80051ee:	697b      	ldr	r3, [r7, #20]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	240003c8 	.word	0x240003c8
 80051fc:	240003a4 	.word	0x240003a4
 8005200:	24000358 	.word	0x24000358
 8005204:	2400035c 	.word	0x2400035c
 8005208:	240003b8 	.word	0x240003b8
 800520c:	240003c0 	.word	0x240003c0
 8005210:	240003a8 	.word	0x240003a8
 8005214:	240000b0 	.word	0x240000b0
 8005218:	240000ac 	.word	0x240000ac
 800521c:	240003b0 	.word	0x240003b0
 8005220:	240003b4 	.word	0x240003b4

08005224 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800522a:	4b26      	ldr	r3, [pc, #152]	; (80052c4 <vTaskSwitchContext+0xa0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005232:	4b25      	ldr	r3, [pc, #148]	; (80052c8 <vTaskSwitchContext+0xa4>)
 8005234:	2201      	movs	r2, #1
 8005236:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005238:	e03e      	b.n	80052b8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800523a:	4b23      	ldr	r3, [pc, #140]	; (80052c8 <vTaskSwitchContext+0xa4>)
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005240:	4b22      	ldr	r3, [pc, #136]	; (80052cc <vTaskSwitchContext+0xa8>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	fab3 f383 	clz	r3, r3
 800524c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800524e:	7afb      	ldrb	r3, [r7, #11]
 8005250:	f1c3 031f 	rsb	r3, r3, #31
 8005254:	617b      	str	r3, [r7, #20]
 8005256:	491e      	ldr	r1, [pc, #120]	; (80052d0 <vTaskSwitchContext+0xac>)
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	4613      	mov	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4413      	add	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d109      	bne.n	800527e <vTaskSwitchContext+0x5a>
	__asm volatile
 800526a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526e:	f383 8811 	msr	BASEPRI, r3
 8005272:	f3bf 8f6f 	isb	sy
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	607b      	str	r3, [r7, #4]
 800527c:	e7fe      	b.n	800527c <vTaskSwitchContext+0x58>
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4613      	mov	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4a11      	ldr	r2, [pc, #68]	; (80052d0 <vTaskSwitchContext+0xac>)
 800528a:	4413      	add	r3, r2
 800528c:	613b      	str	r3, [r7, #16]
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	605a      	str	r2, [r3, #4]
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	3308      	adds	r3, #8
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d104      	bne.n	80052ae <vTaskSwitchContext+0x8a>
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	605a      	str	r2, [r3, #4]
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	4a07      	ldr	r2, [pc, #28]	; (80052d4 <vTaskSwitchContext+0xb0>)
 80052b6:	6013      	str	r3, [r2, #0]
}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	240003c8 	.word	0x240003c8
 80052c8:	240003b4 	.word	0x240003b4
 80052cc:	240003a8 	.word	0x240003a8
 80052d0:	240000b0 	.word	0x240000b0
 80052d4:	240000ac 	.word	0x240000ac

080052d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d109      	bne.n	80052fc <vTaskPlaceOnEventList+0x24>
 80052e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ec:	f383 8811 	msr	BASEPRI, r3
 80052f0:	f3bf 8f6f 	isb	sy
 80052f4:	f3bf 8f4f 	dsb	sy
 80052f8:	60fb      	str	r3, [r7, #12]
 80052fa:	e7fe      	b.n	80052fa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052fc:	4b07      	ldr	r3, [pc, #28]	; (800531c <vTaskPlaceOnEventList+0x44>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3318      	adds	r3, #24
 8005302:	4619      	mov	r1, r3
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7fe fd6c 	bl	8003de2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800530a:	2101      	movs	r1, #1
 800530c:	6838      	ldr	r0, [r7, #0]
 800530e:	f000 fb7f 	bl	8005a10 <prvAddCurrentTaskToDelayedList>
}
 8005312:	bf00      	nop
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	240000ac 	.word	0x240000ac

08005320 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <xTaskRemoveFromEventList+0x2a>
 8005336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e7fe      	b.n	8005348 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	3318      	adds	r3, #24
 800534e:	4618      	mov	r0, r3
 8005350:	f7fe fd80 	bl	8003e54 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005354:	4b1d      	ldr	r3, [pc, #116]	; (80053cc <xTaskRemoveFromEventList+0xac>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d11c      	bne.n	8005396 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	3304      	adds	r3, #4
 8005360:	4618      	mov	r0, r3
 8005362:	f7fe fd77 	bl	8003e54 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536a:	2201      	movs	r2, #1
 800536c:	409a      	lsls	r2, r3
 800536e:	4b18      	ldr	r3, [pc, #96]	; (80053d0 <xTaskRemoveFromEventList+0xb0>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4313      	orrs	r3, r2
 8005374:	4a16      	ldr	r2, [pc, #88]	; (80053d0 <xTaskRemoveFromEventList+0xb0>)
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537c:	4613      	mov	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4a13      	ldr	r2, [pc, #76]	; (80053d4 <xTaskRemoveFromEventList+0xb4>)
 8005386:	441a      	add	r2, r3
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	3304      	adds	r3, #4
 800538c:	4619      	mov	r1, r3
 800538e:	4610      	mov	r0, r2
 8005390:	f7fe fd03 	bl	8003d9a <vListInsertEnd>
 8005394:	e005      	b.n	80053a2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	3318      	adds	r3, #24
 800539a:	4619      	mov	r1, r3
 800539c:	480e      	ldr	r0, [pc, #56]	; (80053d8 <xTaskRemoveFromEventList+0xb8>)
 800539e:	f7fe fcfc 	bl	8003d9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a6:	4b0d      	ldr	r3, [pc, #52]	; (80053dc <xTaskRemoveFromEventList+0xbc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d905      	bls.n	80053bc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80053b0:	2301      	movs	r3, #1
 80053b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80053b4:	4b0a      	ldr	r3, [pc, #40]	; (80053e0 <xTaskRemoveFromEventList+0xc0>)
 80053b6:	2201      	movs	r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	e001      	b.n	80053c0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80053c0:	697b      	ldr	r3, [r7, #20]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	240003c8 	.word	0x240003c8
 80053d0:	240003a8 	.word	0x240003a8
 80053d4:	240000b0 	.word	0x240000b0
 80053d8:	24000360 	.word	0x24000360
 80053dc:	240000ac 	.word	0x240000ac
 80053e0:	240003b4 	.word	0x240003b4

080053e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80053ec:	4b06      	ldr	r3, [pc, #24]	; (8005408 <vTaskInternalSetTimeOutState+0x24>)
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80053f4:	4b05      	ldr	r3, [pc, #20]	; (800540c <vTaskInternalSetTimeOutState+0x28>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	605a      	str	r2, [r3, #4]
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	240003b8 	.word	0x240003b8
 800540c:	240003a4 	.word	0x240003a4

08005410 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b088      	sub	sp, #32
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d109      	bne.n	8005434 <xTaskCheckForTimeOut+0x24>
 8005420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	e7fe      	b.n	8005432 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d109      	bne.n	800544e <xTaskCheckForTimeOut+0x3e>
 800543a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	e7fe      	b.n	800544c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800544e:	f000 fc6d 	bl	8005d2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005452:	4b1d      	ldr	r3, [pc, #116]	; (80054c8 <xTaskCheckForTimeOut+0xb8>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546a:	d102      	bne.n	8005472 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800546c:	2300      	movs	r3, #0
 800546e:	61fb      	str	r3, [r7, #28]
 8005470:	e023      	b.n	80054ba <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	4b15      	ldr	r3, [pc, #84]	; (80054cc <xTaskCheckForTimeOut+0xbc>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	429a      	cmp	r2, r3
 800547c:	d007      	beq.n	800548e <xTaskCheckForTimeOut+0x7e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	429a      	cmp	r2, r3
 8005486:	d302      	bcc.n	800548e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005488:	2301      	movs	r3, #1
 800548a:	61fb      	str	r3, [r7, #28]
 800548c:	e015      	b.n	80054ba <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	429a      	cmp	r2, r3
 8005496:	d20b      	bcs.n	80054b0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	1ad2      	subs	r2, r2, r3
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f7ff ff9d 	bl	80053e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80054aa:	2300      	movs	r3, #0
 80054ac:	61fb      	str	r3, [r7, #28]
 80054ae:	e004      	b.n	80054ba <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80054b6:	2301      	movs	r3, #1
 80054b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80054ba:	f000 fc65 	bl	8005d88 <vPortExitCritical>

	return xReturn;
 80054be:	69fb      	ldr	r3, [r7, #28]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3720      	adds	r7, #32
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	240003a4 	.word	0x240003a4
 80054cc:	240003b8 	.word	0x240003b8

080054d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80054d4:	4b03      	ldr	r3, [pc, #12]	; (80054e4 <vTaskMissedYield+0x14>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	601a      	str	r2, [r3, #0]
}
 80054da:	bf00      	nop
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	240003b4 	.word	0x240003b4

080054e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80054f0:	f000 f852 	bl	8005598 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80054f4:	4b06      	ldr	r3, [pc, #24]	; (8005510 <prvIdleTask+0x28>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d9f9      	bls.n	80054f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80054fc:	4b05      	ldr	r3, [pc, #20]	; (8005514 <prvIdleTask+0x2c>)
 80054fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800550c:	e7f0      	b.n	80054f0 <prvIdleTask+0x8>
 800550e:	bf00      	nop
 8005510:	240000b0 	.word	0x240000b0
 8005514:	e000ed04 	.word	0xe000ed04

08005518 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800551e:	2300      	movs	r3, #0
 8005520:	607b      	str	r3, [r7, #4]
 8005522:	e00c      	b.n	800553e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	4613      	mov	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	4413      	add	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4a12      	ldr	r2, [pc, #72]	; (8005578 <prvInitialiseTaskLists+0x60>)
 8005530:	4413      	add	r3, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe fc04 	bl	8003d40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3301      	adds	r3, #1
 800553c:	607b      	str	r3, [r7, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b1f      	cmp	r3, #31
 8005542:	d9ef      	bls.n	8005524 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005544:	480d      	ldr	r0, [pc, #52]	; (800557c <prvInitialiseTaskLists+0x64>)
 8005546:	f7fe fbfb 	bl	8003d40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800554a:	480d      	ldr	r0, [pc, #52]	; (8005580 <prvInitialiseTaskLists+0x68>)
 800554c:	f7fe fbf8 	bl	8003d40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005550:	480c      	ldr	r0, [pc, #48]	; (8005584 <prvInitialiseTaskLists+0x6c>)
 8005552:	f7fe fbf5 	bl	8003d40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005556:	480c      	ldr	r0, [pc, #48]	; (8005588 <prvInitialiseTaskLists+0x70>)
 8005558:	f7fe fbf2 	bl	8003d40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800555c:	480b      	ldr	r0, [pc, #44]	; (800558c <prvInitialiseTaskLists+0x74>)
 800555e:	f7fe fbef 	bl	8003d40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005562:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <prvInitialiseTaskLists+0x78>)
 8005564:	4a05      	ldr	r2, [pc, #20]	; (800557c <prvInitialiseTaskLists+0x64>)
 8005566:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <prvInitialiseTaskLists+0x7c>)
 800556a:	4a05      	ldr	r2, [pc, #20]	; (8005580 <prvInitialiseTaskLists+0x68>)
 800556c:	601a      	str	r2, [r3, #0]
}
 800556e:	bf00      	nop
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	240000b0 	.word	0x240000b0
 800557c:	24000330 	.word	0x24000330
 8005580:	24000344 	.word	0x24000344
 8005584:	24000360 	.word	0x24000360
 8005588:	24000374 	.word	0x24000374
 800558c:	2400038c 	.word	0x2400038c
 8005590:	24000358 	.word	0x24000358
 8005594:	2400035c 	.word	0x2400035c

08005598 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800559e:	e019      	b.n	80055d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80055a0:	f000 fbc4 	bl	8005d2c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80055a4:	4b0f      	ldr	r3, [pc, #60]	; (80055e4 <prvCheckTasksWaitingTermination+0x4c>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fe fc4f 	bl	8003e54 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80055b6:	4b0c      	ldr	r3, [pc, #48]	; (80055e8 <prvCheckTasksWaitingTermination+0x50>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	4a0a      	ldr	r2, [pc, #40]	; (80055e8 <prvCheckTasksWaitingTermination+0x50>)
 80055be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80055c0:	4b0a      	ldr	r3, [pc, #40]	; (80055ec <prvCheckTasksWaitingTermination+0x54>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3b01      	subs	r3, #1
 80055c6:	4a09      	ldr	r2, [pc, #36]	; (80055ec <prvCheckTasksWaitingTermination+0x54>)
 80055c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80055ca:	f000 fbdd 	bl	8005d88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f80e 	bl	80055f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055d4:	4b05      	ldr	r3, [pc, #20]	; (80055ec <prvCheckTasksWaitingTermination+0x54>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1e1      	bne.n	80055a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80055dc:	bf00      	nop
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	24000374 	.word	0x24000374
 80055e8:	240003a0 	.word	0x240003a0
 80055ec:	24000388 	.word	0x24000388

080055f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 fd71 	bl	80060e4 <vPortFree>
			vPortFree( pxTCB );
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fd6e 	bl	80060e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005608:	bf00      	nop
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005616:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <prvResetNextTaskUnblockTime+0x44>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <prvResetNextTaskUnblockTime+0x14>
 8005620:	2301      	movs	r3, #1
 8005622:	e000      	b.n	8005626 <prvResetNextTaskUnblockTime+0x16>
 8005624:	2300      	movs	r3, #0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d004      	beq.n	8005634 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800562a:	4b0b      	ldr	r3, [pc, #44]	; (8005658 <prvResetNextTaskUnblockTime+0x48>)
 800562c:	f04f 32ff 	mov.w	r2, #4294967295
 8005630:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005632:	e008      	b.n	8005646 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005634:	4b07      	ldr	r3, [pc, #28]	; (8005654 <prvResetNextTaskUnblockTime+0x44>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	4a05      	ldr	r2, [pc, #20]	; (8005658 <prvResetNextTaskUnblockTime+0x48>)
 8005644:	6013      	str	r3, [r2, #0]
}
 8005646:	bf00      	nop
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	24000358 	.word	0x24000358
 8005658:	240003c0 	.word	0x240003c0

0800565c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005662:	4b0b      	ldr	r3, [pc, #44]	; (8005690 <xTaskGetSchedulerState+0x34>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d102      	bne.n	8005670 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800566a:	2301      	movs	r3, #1
 800566c:	607b      	str	r3, [r7, #4]
 800566e:	e008      	b.n	8005682 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005670:	4b08      	ldr	r3, [pc, #32]	; (8005694 <xTaskGetSchedulerState+0x38>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d102      	bne.n	800567e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005678:	2302      	movs	r3, #2
 800567a:	607b      	str	r3, [r7, #4]
 800567c:	e001      	b.n	8005682 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800567e:	2300      	movs	r3, #0
 8005680:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005682:	687b      	ldr	r3, [r7, #4]
	}
 8005684:	4618      	mov	r0, r3
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	240003ac 	.word	0x240003ac
 8005694:	240003c8 	.word	0x240003c8

08005698 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d06e      	beq.n	800578c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b2:	4b39      	ldr	r3, [pc, #228]	; (8005798 <xTaskPriorityInherit+0x100>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d25e      	bcs.n	800577a <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	db06      	blt.n	80056d2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056c4:	4b34      	ldr	r3, [pc, #208]	; (8005798 <xTaskPriorityInherit+0x100>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ca:	f1c3 0220 	rsb	r2, r3, #32
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	6959      	ldr	r1, [r3, #20]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056da:	4613      	mov	r3, r2
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	4413      	add	r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4a2e      	ldr	r2, [pc, #184]	; (800579c <xTaskPriorityInherit+0x104>)
 80056e4:	4413      	add	r3, r2
 80056e6:	4299      	cmp	r1, r3
 80056e8:	d101      	bne.n	80056ee <xTaskPriorityInherit+0x56>
 80056ea:	2301      	movs	r3, #1
 80056ec:	e000      	b.n	80056f0 <xTaskPriorityInherit+0x58>
 80056ee:	2300      	movs	r3, #0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d03a      	beq.n	800576a <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	3304      	adds	r3, #4
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fe fbab 	bl	8003e54 <uxListRemove>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d115      	bne.n	8005730 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005708:	4924      	ldr	r1, [pc, #144]	; (800579c <xTaskPriorityInherit+0x104>)
 800570a:	4613      	mov	r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	4413      	add	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	440b      	add	r3, r1
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10a      	bne.n	8005730 <xTaskPriorityInherit+0x98>
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571e:	2201      	movs	r2, #1
 8005720:	fa02 f303 	lsl.w	r3, r2, r3
 8005724:	43da      	mvns	r2, r3
 8005726:	4b1e      	ldr	r3, [pc, #120]	; (80057a0 <xTaskPriorityInherit+0x108>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4013      	ands	r3, r2
 800572c:	4a1c      	ldr	r2, [pc, #112]	; (80057a0 <xTaskPriorityInherit+0x108>)
 800572e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005730:	4b19      	ldr	r3, [pc, #100]	; (8005798 <xTaskPriorityInherit+0x100>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573e:	2201      	movs	r2, #1
 8005740:	409a      	lsls	r2, r3
 8005742:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <xTaskPriorityInherit+0x108>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4313      	orrs	r3, r2
 8005748:	4a15      	ldr	r2, [pc, #84]	; (80057a0 <xTaskPriorityInherit+0x108>)
 800574a:	6013      	str	r3, [r2, #0]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	4a10      	ldr	r2, [pc, #64]	; (800579c <xTaskPriorityInherit+0x104>)
 800575a:	441a      	add	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	3304      	adds	r3, #4
 8005760:	4619      	mov	r1, r3
 8005762:	4610      	mov	r0, r2
 8005764:	f7fe fb19 	bl	8003d9a <vListInsertEnd>
 8005768:	e004      	b.n	8005774 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800576a:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <xTaskPriorityInherit+0x100>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005774:	2301      	movs	r3, #1
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	e008      	b.n	800578c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800577e:	4b06      	ldr	r3, [pc, #24]	; (8005798 <xTaskPriorityInherit+0x100>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005784:	429a      	cmp	r2, r3
 8005786:	d201      	bcs.n	800578c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005788:	2301      	movs	r3, #1
 800578a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800578c:	68fb      	ldr	r3, [r7, #12]
	}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	240000ac 	.word	0x240000ac
 800579c:	240000b0 	.word	0x240000b0
 80057a0:	240003a8 	.word	0x240003a8

080057a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d06c      	beq.n	8005894 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057ba:	4b39      	ldr	r3, [pc, #228]	; (80058a0 <xTaskPriorityDisinherit+0xfc>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d009      	beq.n	80057d8 <xTaskPriorityDisinherit+0x34>
 80057c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	60fb      	str	r3, [r7, #12]
 80057d6:	e7fe      	b.n	80057d6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d109      	bne.n	80057f4 <xTaskPriorityDisinherit+0x50>
 80057e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e4:	f383 8811 	msr	BASEPRI, r3
 80057e8:	f3bf 8f6f 	isb	sy
 80057ec:	f3bf 8f4f 	dsb	sy
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	e7fe      	b.n	80057f2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057f8:	1e5a      	subs	r2, r3, #1
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005806:	429a      	cmp	r2, r3
 8005808:	d044      	beq.n	8005894 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800580e:	2b00      	cmp	r3, #0
 8005810:	d140      	bne.n	8005894 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	3304      	adds	r3, #4
 8005816:	4618      	mov	r0, r3
 8005818:	f7fe fb1c 	bl	8003e54 <uxListRemove>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d115      	bne.n	800584e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005826:	491f      	ldr	r1, [pc, #124]	; (80058a4 <xTaskPriorityDisinherit+0x100>)
 8005828:	4613      	mov	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	440b      	add	r3, r1
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10a      	bne.n	800584e <xTaskPriorityDisinherit+0xaa>
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583c:	2201      	movs	r2, #1
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43da      	mvns	r2, r3
 8005844:	4b18      	ldr	r3, [pc, #96]	; (80058a8 <xTaskPriorityDisinherit+0x104>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4013      	ands	r3, r2
 800584a:	4a17      	ldr	r2, [pc, #92]	; (80058a8 <xTaskPriorityDisinherit+0x104>)
 800584c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585a:	f1c3 0220 	rsb	r2, r3, #32
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	2201      	movs	r2, #1
 8005868:	409a      	lsls	r2, r3
 800586a:	4b0f      	ldr	r3, [pc, #60]	; (80058a8 <xTaskPriorityDisinherit+0x104>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4313      	orrs	r3, r2
 8005870:	4a0d      	ldr	r2, [pc, #52]	; (80058a8 <xTaskPriorityDisinherit+0x104>)
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005878:	4613      	mov	r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	4a08      	ldr	r2, [pc, #32]	; (80058a4 <xTaskPriorityDisinherit+0x100>)
 8005882:	441a      	add	r2, r3
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	3304      	adds	r3, #4
 8005888:	4619      	mov	r1, r3
 800588a:	4610      	mov	r0, r2
 800588c:	f7fe fa85 	bl	8003d9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005890:	2301      	movs	r3, #1
 8005892:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005894:	697b      	ldr	r3, [r7, #20]
	}
 8005896:	4618      	mov	r0, r3
 8005898:	3718      	adds	r7, #24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	240000ac 	.word	0x240000ac
 80058a4:	240000b0 	.word	0x240000b0
 80058a8:	240003a8 	.word	0x240003a8

080058ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b088      	sub	sp, #32
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80058ba:	2301      	movs	r3, #1
 80058bc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8086 	beq.w	80059d2 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d109      	bne.n	80058e2 <vTaskPriorityDisinheritAfterTimeout+0x36>
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	60fb      	str	r3, [r7, #12]
 80058e0:	e7fe      	b.n	80058e0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d902      	bls.n	80058f2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	61fb      	str	r3, [r7, #28]
 80058f0:	e002      	b.n	80058f8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fc:	69fa      	ldr	r2, [r7, #28]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d067      	beq.n	80059d2 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	429a      	cmp	r2, r3
 800590a:	d162      	bne.n	80059d2 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800590c:	4b33      	ldr	r3, [pc, #204]	; (80059dc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	429a      	cmp	r2, r3
 8005914:	d109      	bne.n	800592a <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8005916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	60bb      	str	r3, [r7, #8]
 8005928:	e7fe      	b.n	8005928 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	2b00      	cmp	r3, #0
 800593c:	db04      	blt.n	8005948 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	f1c3 0220 	rsb	r2, r3, #32
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	6959      	ldr	r1, [r3, #20]
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4a22      	ldr	r2, [pc, #136]	; (80059e0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005958:	4413      	add	r3, r2
 800595a:	4299      	cmp	r1, r3
 800595c:	d101      	bne.n	8005962 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 800595e:	2301      	movs	r3, #1
 8005960:	e000      	b.n	8005964 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8005962:	2300      	movs	r3, #0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d034      	beq.n	80059d2 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	3304      	adds	r3, #4
 800596c:	4618      	mov	r0, r3
 800596e:	f7fe fa71 	bl	8003e54 <uxListRemove>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d115      	bne.n	80059a4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800597c:	4918      	ldr	r1, [pc, #96]	; (80059e0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800597e:	4613      	mov	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	440b      	add	r3, r1
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10a      	bne.n	80059a4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005992:	2201      	movs	r2, #1
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	43da      	mvns	r2, r3
 800599a:	4b12      	ldr	r3, [pc, #72]	; (80059e4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4013      	ands	r3, r2
 80059a0:	4a10      	ldr	r2, [pc, #64]	; (80059e4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80059a2:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	2201      	movs	r2, #1
 80059aa:	409a      	lsls	r2, r3
 80059ac:	4b0d      	ldr	r3, [pc, #52]	; (80059e4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	4a0c      	ldr	r2, [pc, #48]	; (80059e4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ba:	4613      	mov	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4a07      	ldr	r2, [pc, #28]	; (80059e0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80059c4:	441a      	add	r2, r3
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	3304      	adds	r3, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	4610      	mov	r0, r2
 80059ce:	f7fe f9e4 	bl	8003d9a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059d2:	bf00      	nop
 80059d4:	3720      	adds	r7, #32
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	240000ac 	.word	0x240000ac
 80059e0:	240000b0 	.word	0x240000b0
 80059e4:	240003a8 	.word	0x240003a8

080059e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80059ec:	4b07      	ldr	r3, [pc, #28]	; (8005a0c <pvTaskIncrementMutexHeldCount+0x24>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d004      	beq.n	80059fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80059f4:	4b05      	ldr	r3, [pc, #20]	; (8005a0c <pvTaskIncrementMutexHeldCount+0x24>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059fa:	3201      	adds	r2, #1
 80059fc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80059fe:	4b03      	ldr	r3, [pc, #12]	; (8005a0c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a00:	681b      	ldr	r3, [r3, #0]
	}
 8005a02:	4618      	mov	r0, r3
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	240000ac 	.word	0x240000ac

08005a10 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a1a:	4b29      	ldr	r3, [pc, #164]	; (8005ac0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a20:	4b28      	ldr	r3, [pc, #160]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3304      	adds	r3, #4
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fe fa14 	bl	8003e54 <uxListRemove>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10b      	bne.n	8005a4a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005a32:	4b24      	ldr	r3, [pc, #144]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a38:	2201      	movs	r2, #1
 8005a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3e:	43da      	mvns	r2, r3
 8005a40:	4b21      	ldr	r3, [pc, #132]	; (8005ac8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4013      	ands	r3, r2
 8005a46:	4a20      	ldr	r2, [pc, #128]	; (8005ac8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a48:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a50:	d10a      	bne.n	8005a68 <prvAddCurrentTaskToDelayedList+0x58>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d007      	beq.n	8005a68 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a58:	4b1a      	ldr	r3, [pc, #104]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	4619      	mov	r1, r3
 8005a60:	481a      	ldr	r0, [pc, #104]	; (8005acc <prvAddCurrentTaskToDelayedList+0xbc>)
 8005a62:	f7fe f99a 	bl	8003d9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a66:	e026      	b.n	8005ab6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a70:	4b14      	ldr	r3, [pc, #80]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d209      	bcs.n	8005a94 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a80:	4b13      	ldr	r3, [pc, #76]	; (8005ad0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3304      	adds	r3, #4
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	f7fe f9a8 	bl	8003de2 <vListInsert>
}
 8005a92:	e010      	b.n	8005ab6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a94:	4b0f      	ldr	r3, [pc, #60]	; (8005ad4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	4b0a      	ldr	r3, [pc, #40]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4610      	mov	r0, r2
 8005aa2:	f7fe f99e 	bl	8003de2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005aa6:	4b0c      	ldr	r3, [pc, #48]	; (8005ad8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d202      	bcs.n	8005ab6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005ab0:	4a09      	ldr	r2, [pc, #36]	; (8005ad8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	6013      	str	r3, [r2, #0]
}
 8005ab6:	bf00      	nop
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	240003a4 	.word	0x240003a4
 8005ac4:	240000ac 	.word	0x240000ac
 8005ac8:	240003a8 	.word	0x240003a8
 8005acc:	2400038c 	.word	0x2400038c
 8005ad0:	2400035c 	.word	0x2400035c
 8005ad4:	24000358 	.word	0x24000358
 8005ad8:	240003c0 	.word	0x240003c0

08005adc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	3b04      	subs	r3, #4
 8005aec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	3b04      	subs	r3, #4
 8005afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f023 0201 	bic.w	r2, r3, #1
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	3b04      	subs	r3, #4
 8005b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b0c:	4a0c      	ldr	r2, [pc, #48]	; (8005b40 <pxPortInitialiseStack+0x64>)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	3b14      	subs	r3, #20
 8005b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3b04      	subs	r3, #4
 8005b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f06f 0202 	mvn.w	r2, #2
 8005b2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	3b20      	subs	r3, #32
 8005b30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b32:	68fb      	ldr	r3, [r7, #12]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	08005b45 	.word	0x08005b45

08005b44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b4e:	4b11      	ldr	r3, [pc, #68]	; (8005b94 <prvTaskExitError+0x50>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b56:	d009      	beq.n	8005b6c <prvTaskExitError+0x28>
 8005b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b5c:	f383 8811 	msr	BASEPRI, r3
 8005b60:	f3bf 8f6f 	isb	sy
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	e7fe      	b.n	8005b6a <prvTaskExitError+0x26>
 8005b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005b7e:	bf00      	nop
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0fc      	beq.n	8005b80 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005b86:	bf00      	nop
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	24000008 	.word	0x24000008
	...

08005ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ba0:	4b07      	ldr	r3, [pc, #28]	; (8005bc0 <pxCurrentTCBConst2>)
 8005ba2:	6819      	ldr	r1, [r3, #0]
 8005ba4:	6808      	ldr	r0, [r1, #0]
 8005ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005baa:	f380 8809 	msr	PSP, r0
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f04f 0000 	mov.w	r0, #0
 8005bb6:	f380 8811 	msr	BASEPRI, r0
 8005bba:	4770      	bx	lr
 8005bbc:	f3af 8000 	nop.w

08005bc0 <pxCurrentTCBConst2>:
 8005bc0:	240000ac 	.word	0x240000ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop

08005bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005bc8:	4808      	ldr	r0, [pc, #32]	; (8005bec <prvPortStartFirstTask+0x24>)
 8005bca:	6800      	ldr	r0, [r0, #0]
 8005bcc:	6800      	ldr	r0, [r0, #0]
 8005bce:	f380 8808 	msr	MSP, r0
 8005bd2:	f04f 0000 	mov.w	r0, #0
 8005bd6:	f380 8814 	msr	CONTROL, r0
 8005bda:	b662      	cpsie	i
 8005bdc:	b661      	cpsie	f
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	df00      	svc	0
 8005be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005bea:	bf00      	nop
 8005bec:	e000ed08 	.word	0xe000ed08

08005bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005bf6:	4b44      	ldr	r3, [pc, #272]	; (8005d08 <xPortStartScheduler+0x118>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a44      	ldr	r2, [pc, #272]	; (8005d0c <xPortStartScheduler+0x11c>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d109      	bne.n	8005c14 <xPortStartScheduler+0x24>
 8005c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	e7fe      	b.n	8005c12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c14:	4b3c      	ldr	r3, [pc, #240]	; (8005d08 <xPortStartScheduler+0x118>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a3d      	ldr	r2, [pc, #244]	; (8005d10 <xPortStartScheduler+0x120>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d109      	bne.n	8005c32 <xPortStartScheduler+0x42>
 8005c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	60fb      	str	r3, [r7, #12]
 8005c30:	e7fe      	b.n	8005c30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c32:	4b38      	ldr	r3, [pc, #224]	; (8005d14 <xPortStartScheduler+0x124>)
 8005c34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	22ff      	movs	r2, #255	; 0xff
 8005c42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	4b30      	ldr	r3, [pc, #192]	; (8005d18 <xPortStartScheduler+0x128>)
 8005c58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005c5a:	4b30      	ldr	r3, [pc, #192]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005c5c:	2207      	movs	r2, #7
 8005c5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c60:	e009      	b.n	8005c76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005c62:	4b2e      	ldr	r3, [pc, #184]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	4a2c      	ldr	r2, [pc, #176]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005c6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c6c:	78fb      	ldrb	r3, [r7, #3]
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c76:	78fb      	ldrb	r3, [r7, #3]
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c7e:	2b80      	cmp	r3, #128	; 0x80
 8005c80:	d0ef      	beq.n	8005c62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c82:	4b26      	ldr	r3, [pc, #152]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f1c3 0307 	rsb	r3, r3, #7
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d009      	beq.n	8005ca2 <xPortStartScheduler+0xb2>
 8005c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	60bb      	str	r3, [r7, #8]
 8005ca0:	e7fe      	b.n	8005ca0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005ca2:	4b1e      	ldr	r3, [pc, #120]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	021b      	lsls	r3, r3, #8
 8005ca8:	4a1c      	ldr	r2, [pc, #112]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005caa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005cac:	4b1b      	ldr	r3, [pc, #108]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cb4:	4a19      	ldr	r2, [pc, #100]	; (8005d1c <xPortStartScheduler+0x12c>)
 8005cb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005cc0:	4b17      	ldr	r3, [pc, #92]	; (8005d20 <xPortStartScheduler+0x130>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a16      	ldr	r2, [pc, #88]	; (8005d20 <xPortStartScheduler+0x130>)
 8005cc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005cca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ccc:	4b14      	ldr	r3, [pc, #80]	; (8005d20 <xPortStartScheduler+0x130>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a13      	ldr	r2, [pc, #76]	; (8005d20 <xPortStartScheduler+0x130>)
 8005cd2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005cd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005cd8:	f000 f8d6 	bl	8005e88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005cdc:	4b11      	ldr	r3, [pc, #68]	; (8005d24 <xPortStartScheduler+0x134>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005ce2:	f000 f8f5 	bl	8005ed0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005ce6:	4b10      	ldr	r3, [pc, #64]	; (8005d28 <xPortStartScheduler+0x138>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a0f      	ldr	r2, [pc, #60]	; (8005d28 <xPortStartScheduler+0x138>)
 8005cec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005cf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005cf2:	f7ff ff69 	bl	8005bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005cf6:	f7ff fa95 	bl	8005224 <vTaskSwitchContext>
	prvTaskExitError();
 8005cfa:	f7ff ff23 	bl	8005b44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3718      	adds	r7, #24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	e000ed00 	.word	0xe000ed00
 8005d0c:	410fc271 	.word	0x410fc271
 8005d10:	410fc270 	.word	0x410fc270
 8005d14:	e000e400 	.word	0xe000e400
 8005d18:	240003cc 	.word	0x240003cc
 8005d1c:	240003d0 	.word	0x240003d0
 8005d20:	e000ed20 	.word	0xe000ed20
 8005d24:	24000008 	.word	0x24000008
 8005d28:	e000ef34 	.word	0xe000ef34

08005d2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d36:	f383 8811 	msr	BASEPRI, r3
 8005d3a:	f3bf 8f6f 	isb	sy
 8005d3e:	f3bf 8f4f 	dsb	sy
 8005d42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d44:	4b0e      	ldr	r3, [pc, #56]	; (8005d80 <vPortEnterCritical+0x54>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	4a0d      	ldr	r2, [pc, #52]	; (8005d80 <vPortEnterCritical+0x54>)
 8005d4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d4e:	4b0c      	ldr	r3, [pc, #48]	; (8005d80 <vPortEnterCritical+0x54>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d10e      	bne.n	8005d74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d56:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <vPortEnterCritical+0x58>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d009      	beq.n	8005d74 <vPortEnterCritical+0x48>
 8005d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d64:	f383 8811 	msr	BASEPRI, r3
 8005d68:	f3bf 8f6f 	isb	sy
 8005d6c:	f3bf 8f4f 	dsb	sy
 8005d70:	603b      	str	r3, [r7, #0]
 8005d72:	e7fe      	b.n	8005d72 <vPortEnterCritical+0x46>
	}
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	24000008 	.word	0x24000008
 8005d84:	e000ed04 	.word	0xe000ed04

08005d88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005d8e:	4b11      	ldr	r3, [pc, #68]	; (8005dd4 <vPortExitCritical+0x4c>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d109      	bne.n	8005daa <vPortExitCritical+0x22>
 8005d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d9a:	f383 8811 	msr	BASEPRI, r3
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	607b      	str	r3, [r7, #4]
 8005da8:	e7fe      	b.n	8005da8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005daa:	4b0a      	ldr	r3, [pc, #40]	; (8005dd4 <vPortExitCritical+0x4c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	3b01      	subs	r3, #1
 8005db0:	4a08      	ldr	r2, [pc, #32]	; (8005dd4 <vPortExitCritical+0x4c>)
 8005db2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005db4:	4b07      	ldr	r3, [pc, #28]	; (8005dd4 <vPortExitCritical+0x4c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d104      	bne.n	8005dc6 <vPortExitCritical+0x3e>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005dc6:	bf00      	nop
 8005dc8:	370c      	adds	r7, #12
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	24000008 	.word	0x24000008
	...

08005de0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005de0:	f3ef 8009 	mrs	r0, PSP
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	4b15      	ldr	r3, [pc, #84]	; (8005e40 <pxCurrentTCBConst>)
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	f01e 0f10 	tst.w	lr, #16
 8005df0:	bf08      	it	eq
 8005df2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005df6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfa:	6010      	str	r0, [r2, #0]
 8005dfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005e04:	f380 8811 	msr	BASEPRI, r0
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	f3bf 8f6f 	isb	sy
 8005e10:	f7ff fa08 	bl	8005224 <vTaskSwitchContext>
 8005e14:	f04f 0000 	mov.w	r0, #0
 8005e18:	f380 8811 	msr	BASEPRI, r0
 8005e1c:	bc09      	pop	{r0, r3}
 8005e1e:	6819      	ldr	r1, [r3, #0]
 8005e20:	6808      	ldr	r0, [r1, #0]
 8005e22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e26:	f01e 0f10 	tst.w	lr, #16
 8005e2a:	bf08      	it	eq
 8005e2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e30:	f380 8809 	msr	PSP, r0
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	f3af 8000 	nop.w

08005e40 <pxCurrentTCBConst>:
 8005e40:	240000ac 	.word	0x240000ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e44:	bf00      	nop
 8005e46:	bf00      	nop

08005e48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e52:	f383 8811 	msr	BASEPRI, r3
 8005e56:	f3bf 8f6f 	isb	sy
 8005e5a:	f3bf 8f4f 	dsb	sy
 8005e5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005e60:	f7ff f924 	bl	80050ac <xTaskIncrementTick>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e6a:	4b06      	ldr	r3, [pc, #24]	; (8005e84 <xPortSysTickHandler+0x3c>)
 8005e6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	2300      	movs	r3, #0
 8005e74:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e7c:	bf00      	nop
 8005e7e:	3708      	adds	r7, #8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	e000ed04 	.word	0xe000ed04

08005e88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e88:	b480      	push	{r7}
 8005e8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e8c:	4b0b      	ldr	r3, [pc, #44]	; (8005ebc <vPortSetupTimerInterrupt+0x34>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e92:	4b0b      	ldr	r3, [pc, #44]	; (8005ec0 <vPortSetupTimerInterrupt+0x38>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <vPortSetupTimerInterrupt+0x3c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a0a      	ldr	r2, [pc, #40]	; (8005ec8 <vPortSetupTimerInterrupt+0x40>)
 8005e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea2:	099b      	lsrs	r3, r3, #6
 8005ea4:	4a09      	ldr	r2, [pc, #36]	; (8005ecc <vPortSetupTimerInterrupt+0x44>)
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005eaa:	4b04      	ldr	r3, [pc, #16]	; (8005ebc <vPortSetupTimerInterrupt+0x34>)
 8005eac:	2207      	movs	r2, #7
 8005eae:	601a      	str	r2, [r3, #0]
}
 8005eb0:	bf00      	nop
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	e000e010 	.word	0xe000e010
 8005ec0:	e000e018 	.word	0xe000e018
 8005ec4:	24000024 	.word	0x24000024
 8005ec8:	10624dd3 	.word	0x10624dd3
 8005ecc:	e000e014 	.word	0xe000e014

08005ed0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005ed0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005ee0 <vPortEnableVFP+0x10>
 8005ed4:	6801      	ldr	r1, [r0, #0]
 8005ed6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005eda:	6001      	str	r1, [r0, #0]
 8005edc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ede:	bf00      	nop
 8005ee0:	e000ed88 	.word	0xe000ed88

08005ee4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005eea:	f3ef 8305 	mrs	r3, IPSR
 8005eee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2b0f      	cmp	r3, #15
 8005ef4:	d913      	bls.n	8005f1e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005ef6:	4a16      	ldr	r2, [pc, #88]	; (8005f50 <vPortValidateInterruptPriority+0x6c>)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	4413      	add	r3, r2
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f00:	4b14      	ldr	r3, [pc, #80]	; (8005f54 <vPortValidateInterruptPriority+0x70>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	7afa      	ldrb	r2, [r7, #11]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d209      	bcs.n	8005f1e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0e:	f383 8811 	msr	BASEPRI, r3
 8005f12:	f3bf 8f6f 	isb	sy
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	607b      	str	r3, [r7, #4]
 8005f1c:	e7fe      	b.n	8005f1c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f1e:	4b0e      	ldr	r3, [pc, #56]	; (8005f58 <vPortValidateInterruptPriority+0x74>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f26:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <vPortValidateInterruptPriority+0x78>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d909      	bls.n	8005f42 <vPortValidateInterruptPriority+0x5e>
 8005f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	603b      	str	r3, [r7, #0]
 8005f40:	e7fe      	b.n	8005f40 <vPortValidateInterruptPriority+0x5c>
	}
 8005f42:	bf00      	nop
 8005f44:	3714      	adds	r7, #20
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	e000e3f0 	.word	0xe000e3f0
 8005f54:	240003cc 	.word	0x240003cc
 8005f58:	e000ed0c 	.word	0xe000ed0c
 8005f5c:	240003d0 	.word	0x240003d0

08005f60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08a      	sub	sp, #40	; 0x28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f6c:	f7fe ffd2 	bl	8004f14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f70:	4b57      	ldr	r3, [pc, #348]	; (80060d0 <pvPortMalloc+0x170>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d101      	bne.n	8005f7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f78:	f000 f90c 	bl	8006194 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f7c:	4b55      	ldr	r3, [pc, #340]	; (80060d4 <pvPortMalloc+0x174>)
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4013      	ands	r3, r2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f040 808c 	bne.w	80060a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d01c      	beq.n	8005fca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005f90:	2208      	movs	r2, #8
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4413      	add	r3, r2
 8005f96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f003 0307 	and.w	r3, r3, #7
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d013      	beq.n	8005fca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f023 0307 	bic.w	r3, r3, #7
 8005fa8:	3308      	adds	r3, #8
 8005faa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f003 0307 	and.w	r3, r3, #7
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d009      	beq.n	8005fca <pvPortMalloc+0x6a>
 8005fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fba:	f383 8811 	msr	BASEPRI, r3
 8005fbe:	f3bf 8f6f 	isb	sy
 8005fc2:	f3bf 8f4f 	dsb	sy
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	e7fe      	b.n	8005fc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d068      	beq.n	80060a2 <pvPortMalloc+0x142>
 8005fd0:	4b41      	ldr	r3, [pc, #260]	; (80060d8 <pvPortMalloc+0x178>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d863      	bhi.n	80060a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005fda:	4b40      	ldr	r3, [pc, #256]	; (80060dc <pvPortMalloc+0x17c>)
 8005fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005fde:	4b3f      	ldr	r3, [pc, #252]	; (80060dc <pvPortMalloc+0x17c>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005fe4:	e004      	b.n	8005ff0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d903      	bls.n	8006002 <pvPortMalloc+0xa2>
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1f1      	bne.n	8005fe6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006002:	4b33      	ldr	r3, [pc, #204]	; (80060d0 <pvPortMalloc+0x170>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006008:	429a      	cmp	r2, r3
 800600a:	d04a      	beq.n	80060a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2208      	movs	r2, #8
 8006012:	4413      	add	r3, r2
 8006014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	6a3b      	ldr	r3, [r7, #32]
 800601c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	1ad2      	subs	r2, r2, r3
 8006026:	2308      	movs	r3, #8
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	429a      	cmp	r2, r3
 800602c:	d91e      	bls.n	800606c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800602e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4413      	add	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	2b00      	cmp	r3, #0
 800603e:	d009      	beq.n	8006054 <pvPortMalloc+0xf4>
 8006040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	613b      	str	r3, [r7, #16]
 8006052:	e7fe      	b.n	8006052 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	1ad2      	subs	r2, r2, r3
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006066:	69b8      	ldr	r0, [r7, #24]
 8006068:	f000 f8f6 	bl	8006258 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800606c:	4b1a      	ldr	r3, [pc, #104]	; (80060d8 <pvPortMalloc+0x178>)
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	4a18      	ldr	r2, [pc, #96]	; (80060d8 <pvPortMalloc+0x178>)
 8006078:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800607a:	4b17      	ldr	r3, [pc, #92]	; (80060d8 <pvPortMalloc+0x178>)
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	4b18      	ldr	r3, [pc, #96]	; (80060e0 <pvPortMalloc+0x180>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d203      	bcs.n	800608e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006086:	4b14      	ldr	r3, [pc, #80]	; (80060d8 <pvPortMalloc+0x178>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a15      	ldr	r2, [pc, #84]	; (80060e0 <pvPortMalloc+0x180>)
 800608c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	4b10      	ldr	r3, [pc, #64]	; (80060d4 <pvPortMalloc+0x174>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	431a      	orrs	r2, r3
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80060a2:	f7fe ff45 	bl	8004f30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d009      	beq.n	80060c4 <pvPortMalloc+0x164>
 80060b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	60fb      	str	r3, [r7, #12]
 80060c2:	e7fe      	b.n	80060c2 <pvPortMalloc+0x162>
	return pvReturn;
 80060c4:	69fb      	ldr	r3, [r7, #28]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3728      	adds	r7, #40	; 0x28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	24003fdc 	.word	0x24003fdc
 80060d4:	24003fe8 	.word	0x24003fe8
 80060d8:	24003fe0 	.word	0x24003fe0
 80060dc:	24003fd4 	.word	0x24003fd4
 80060e0:	24003fe4 	.word	0x24003fe4

080060e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d046      	beq.n	8006184 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80060f6:	2308      	movs	r3, #8
 80060f8:	425b      	negs	r3, r3
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4413      	add	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	4b20      	ldr	r3, [pc, #128]	; (800618c <vPortFree+0xa8>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4013      	ands	r3, r2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d109      	bne.n	8006126 <vPortFree+0x42>
 8006112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	e7fe      	b.n	8006124 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d009      	beq.n	8006142 <vPortFree+0x5e>
 800612e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006132:	f383 8811 	msr	BASEPRI, r3
 8006136:	f3bf 8f6f 	isb	sy
 800613a:	f3bf 8f4f 	dsb	sy
 800613e:	60bb      	str	r3, [r7, #8]
 8006140:	e7fe      	b.n	8006140 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	4b11      	ldr	r3, [pc, #68]	; (800618c <vPortFree+0xa8>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4013      	ands	r3, r2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d019      	beq.n	8006184 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d115      	bne.n	8006184 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	4b0b      	ldr	r3, [pc, #44]	; (800618c <vPortFree+0xa8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	43db      	mvns	r3, r3
 8006162:	401a      	ands	r2, r3
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006168:	f7fe fed4 	bl	8004f14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	4b07      	ldr	r3, [pc, #28]	; (8006190 <vPortFree+0xac>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4413      	add	r3, r2
 8006176:	4a06      	ldr	r2, [pc, #24]	; (8006190 <vPortFree+0xac>)
 8006178:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800617a:	6938      	ldr	r0, [r7, #16]
 800617c:	f000 f86c 	bl	8006258 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006180:	f7fe fed6 	bl	8004f30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006184:	bf00      	nop
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	24003fe8 	.word	0x24003fe8
 8006190:	24003fe0 	.word	0x24003fe0

08006194 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800619a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800619e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80061a0:	4b27      	ldr	r3, [pc, #156]	; (8006240 <prvHeapInit+0xac>)
 80061a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f003 0307 	and.w	r3, r3, #7
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00c      	beq.n	80061c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	3307      	adds	r3, #7
 80061b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f023 0307 	bic.w	r3, r3, #7
 80061ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	4a1f      	ldr	r2, [pc, #124]	; (8006240 <prvHeapInit+0xac>)
 80061c4:	4413      	add	r3, r2
 80061c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80061cc:	4a1d      	ldr	r2, [pc, #116]	; (8006244 <prvHeapInit+0xb0>)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80061d2:	4b1c      	ldr	r3, [pc, #112]	; (8006244 <prvHeapInit+0xb0>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	4413      	add	r3, r2
 80061de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80061e0:	2208      	movs	r2, #8
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f023 0307 	bic.w	r3, r3, #7
 80061ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a15      	ldr	r2, [pc, #84]	; (8006248 <prvHeapInit+0xb4>)
 80061f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80061f6:	4b14      	ldr	r3, [pc, #80]	; (8006248 <prvHeapInit+0xb4>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2200      	movs	r2, #0
 80061fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80061fe:	4b12      	ldr	r3, [pc, #72]	; (8006248 <prvHeapInit+0xb4>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2200      	movs	r2, #0
 8006204:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	1ad2      	subs	r2, r2, r3
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006214:	4b0c      	ldr	r3, [pc, #48]	; (8006248 <prvHeapInit+0xb4>)
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	4a0a      	ldr	r2, [pc, #40]	; (800624c <prvHeapInit+0xb8>)
 8006222:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	4a09      	ldr	r2, [pc, #36]	; (8006250 <prvHeapInit+0xbc>)
 800622a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800622c:	4b09      	ldr	r3, [pc, #36]	; (8006254 <prvHeapInit+0xc0>)
 800622e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006232:	601a      	str	r2, [r3, #0]
}
 8006234:	bf00      	nop
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	240003d4 	.word	0x240003d4
 8006244:	24003fd4 	.word	0x24003fd4
 8006248:	24003fdc 	.word	0x24003fdc
 800624c:	24003fe4 	.word	0x24003fe4
 8006250:	24003fe0 	.word	0x24003fe0
 8006254:	24003fe8 	.word	0x24003fe8

08006258 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006260:	4b28      	ldr	r3, [pc, #160]	; (8006304 <prvInsertBlockIntoFreeList+0xac>)
 8006262:	60fb      	str	r3, [r7, #12]
 8006264:	e002      	b.n	800626c <prvInsertBlockIntoFreeList+0x14>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	60fb      	str	r3, [r7, #12]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	429a      	cmp	r2, r3
 8006274:	d8f7      	bhi.n	8006266 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	4413      	add	r3, r2
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	429a      	cmp	r2, r3
 8006286:	d108      	bne.n	800629a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	685a      	ldr	r2, [r3, #4]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	441a      	add	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	68ba      	ldr	r2, [r7, #8]
 80062a4:	441a      	add	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d118      	bne.n	80062e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	4b15      	ldr	r3, [pc, #84]	; (8006308 <prvInsertBlockIntoFreeList+0xb0>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d00d      	beq.n	80062d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	441a      	add	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	601a      	str	r2, [r3, #0]
 80062d4:	e008      	b.n	80062e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80062d6:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <prvInsertBlockIntoFreeList+0xb0>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	601a      	str	r2, [r3, #0]
 80062de:	e003      	b.n	80062e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d002      	beq.n	80062f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062f6:	bf00      	nop
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	24003fd4 	.word	0x24003fd4
 8006308:	24003fdc 	.word	0x24003fdc

0800630c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 8006314:	4b29      	ldr	r3, [pc, #164]	; (80063bc <tcpip_thread+0xb0>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d005      	beq.n	8006328 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 800631c:	4b27      	ldr	r3, [pc, #156]	; (80063bc <tcpip_thread+0xb0>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a27      	ldr	r2, [pc, #156]	; (80063c0 <tcpip_thread+0xb4>)
 8006322:	6812      	ldr	r2, [r2, #0]
 8006324:	4610      	mov	r0, r2
 8006326:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 8006328:	4826      	ldr	r0, [pc, #152]	; (80063c4 <tcpip_thread+0xb8>)
 800632a:	f008 ff2b 	bl	800f184 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 800632e:	4825      	ldr	r0, [pc, #148]	; (80063c4 <tcpip_thread+0xb8>)
 8006330:	f008 ff37 	bl	800f1a2 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8006334:	f107 030c 	add.w	r3, r7, #12
 8006338:	4619      	mov	r1, r3
 800633a:	4823      	ldr	r0, [pc, #140]	; (80063c8 <tcpip_thread+0xbc>)
 800633c:	f006 fad4 	bl	800c8e8 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 8006340:	4820      	ldr	r0, [pc, #128]	; (80063c4 <tcpip_thread+0xb8>)
 8006342:	f008 ff1f 	bl	800f184 <sys_mutex_lock>
    if (msg == NULL) {
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d106      	bne.n	800635a <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800634c:	4b1f      	ldr	r3, [pc, #124]	; (80063cc <tcpip_thread+0xc0>)
 800634e:	2269      	movs	r2, #105	; 0x69
 8006350:	491f      	ldr	r1, [pc, #124]	; (80063d0 <tcpip_thread+0xc4>)
 8006352:	4820      	ldr	r0, [pc, #128]	; (80063d4 <tcpip_thread+0xc8>)
 8006354:	f00a f97c 	bl	8010650 <iprintf>
      continue;
 8006358:	e02f      	b.n	80063ba <tcpip_thread+0xae>
    }
    switch (msg->type) {
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	2b03      	cmp	r3, #3
 8006360:	d011      	beq.n	8006386 <tcpip_thread+0x7a>
 8006362:	2b04      	cmp	r3, #4
 8006364:	d01b      	beq.n	800639e <tcpip_thread+0x92>
 8006366:	2b02      	cmp	r3, #2
 8006368:	d120      	bne.n	80063ac <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	6850      	ldr	r0, [r2, #4]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	6892      	ldr	r2, [r2, #8]
 8006376:	4611      	mov	r1, r2
 8006378:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4619      	mov	r1, r3
 800637e:	2009      	movs	r0, #9
 8006380:	f000 fda6 	bl	8006ed0 <memp_free>
      break;
 8006384:	e019      	b.n	80063ba <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	6892      	ldr	r2, [r2, #8]
 800638e:	4610      	mov	r0, r2
 8006390:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	4619      	mov	r1, r3
 8006396:	2008      	movs	r0, #8
 8006398:	f000 fd9a 	bl	8006ed0 <memp_free>
      break;
 800639c:	e00d      	b.n	80063ba <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	6892      	ldr	r2, [r2, #8]
 80063a6:	4610      	mov	r0, r2
 80063a8:	4798      	blx	r3
      break;
 80063aa:	e006      	b.n	80063ba <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80063ac:	4b07      	ldr	r3, [pc, #28]	; (80063cc <tcpip_thread+0xc0>)
 80063ae:	229b      	movs	r2, #155	; 0x9b
 80063b0:	4907      	ldr	r1, [pc, #28]	; (80063d0 <tcpip_thread+0xc4>)
 80063b2:	4808      	ldr	r0, [pc, #32]	; (80063d4 <tcpip_thread+0xc8>)
 80063b4:	f00a f94c 	bl	8010650 <iprintf>
      break;
 80063b8:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 80063ba:	e7b8      	b.n	800632e <tcpip_thread+0x22>
 80063bc:	24003fec 	.word	0x24003fec
 80063c0:	24003ff0 	.word	0x24003ff0
 80063c4:	24004194 	.word	0x24004194
 80063c8:	24003ff4 	.word	0x24003ff4
 80063cc:	08011438 	.word	0x08011438
 80063d0:	08011468 	.word	0x08011468
 80063d4:	08011488 	.word	0x08011488

080063d8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80063e4:	481a      	ldr	r0, [pc, #104]	; (8006450 <tcpip_inpkt+0x78>)
 80063e6:	f008 fe93 	bl	800f110 <sys_mbox_valid>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d105      	bne.n	80063fc <tcpip_inpkt+0x24>
 80063f0:	4b18      	ldr	r3, [pc, #96]	; (8006454 <tcpip_inpkt+0x7c>)
 80063f2:	22b5      	movs	r2, #181	; 0xb5
 80063f4:	4918      	ldr	r1, [pc, #96]	; (8006458 <tcpip_inpkt+0x80>)
 80063f6:	4819      	ldr	r0, [pc, #100]	; (800645c <tcpip_inpkt+0x84>)
 80063f8:	f00a f92a 	bl	8010650 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80063fc:	2009      	movs	r0, #9
 80063fe:	f000 fcf1 	bl	8006de4 <memp_malloc>
 8006402:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d102      	bne.n	8006410 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800640a:	f04f 33ff 	mov.w	r3, #4294967295
 800640e:	e01a      	b.n	8006446 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	2202      	movs	r2, #2
 8006414:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8006428:	6979      	ldr	r1, [r7, #20]
 800642a:	4809      	ldr	r0, [pc, #36]	; (8006450 <tcpip_inpkt+0x78>)
 800642c:	f008 fe17 	bl	800f05e <sys_mbox_trypost>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d006      	beq.n	8006444 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8006436:	6979      	ldr	r1, [r7, #20]
 8006438:	2009      	movs	r0, #9
 800643a:	f000 fd49 	bl	8006ed0 <memp_free>
    return ERR_MEM;
 800643e:	f04f 33ff 	mov.w	r3, #4294967295
 8006442:	e000      	b.n	8006446 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8006444:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8006446:	4618      	mov	r0, r3
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	24003ff4 	.word	0x24003ff4
 8006454:	08011438 	.word	0x08011438
 8006458:	080114b0 	.word	0x080114b0
 800645c:	08011488 	.word	0x08011488

08006460 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006470:	f003 0318 	and.w	r3, r3, #24
 8006474:	2b00      	cmp	r3, #0
 8006476:	d006      	beq.n	8006486 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8006478:	4a08      	ldr	r2, [pc, #32]	; (800649c <tcpip_input+0x3c>)
 800647a:	6839      	ldr	r1, [r7, #0]
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff ffab 	bl	80063d8 <tcpip_inpkt>
 8006482:	4603      	mov	r3, r0
 8006484:	e005      	b.n	8006492 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 8006486:	4a06      	ldr	r2, [pc, #24]	; (80064a0 <tcpip_input+0x40>)
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7ff ffa4 	bl	80063d8 <tcpip_inpkt>
 8006490:	4603      	mov	r3, r0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	0800ee41 	.word	0x0800ee41
 80064a0:	0800de05 	.word	0x0800de05

080064a4 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	4613      	mov	r3, r2
 80064b0:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80064b2:	481d      	ldr	r0, [pc, #116]	; (8006528 <tcpip_callback_with_block+0x84>)
 80064b4:	f008 fe2c 	bl	800f110 <sys_mbox_valid>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d105      	bne.n	80064ca <tcpip_callback_with_block+0x26>
 80064be:	4b1b      	ldr	r3, [pc, #108]	; (800652c <tcpip_callback_with_block+0x88>)
 80064c0:	22ee      	movs	r2, #238	; 0xee
 80064c2:	491b      	ldr	r1, [pc, #108]	; (8006530 <tcpip_callback_with_block+0x8c>)
 80064c4:	481b      	ldr	r0, [pc, #108]	; (8006534 <tcpip_callback_with_block+0x90>)
 80064c6:	f00a f8c3 	bl	8010650 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80064ca:	2008      	movs	r0, #8
 80064cc:	f000 fc8a 	bl	8006de4 <memp_malloc>
 80064d0:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d102      	bne.n	80064de <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 80064d8:	f04f 33ff 	mov.w	r3, #4294967295
 80064dc:	e01f      	b.n	800651e <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	2203      	movs	r2, #3
 80064e2:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	609a      	str	r2, [r3, #8]
  if (block) {
 80064f0:	79fb      	ldrb	r3, [r7, #7]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d004      	beq.n	8006500 <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 80064f6:	6979      	ldr	r1, [r7, #20]
 80064f8:	480b      	ldr	r0, [pc, #44]	; (8006528 <tcpip_callback_with_block+0x84>)
 80064fa:	f008 fd9b 	bl	800f034 <sys_mbox_post>
 80064fe:	e00d      	b.n	800651c <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8006500:	6979      	ldr	r1, [r7, #20]
 8006502:	4809      	ldr	r0, [pc, #36]	; (8006528 <tcpip_callback_with_block+0x84>)
 8006504:	f008 fdab 	bl	800f05e <sys_mbox_trypost>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d006      	beq.n	800651c <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800650e:	6979      	ldr	r1, [r7, #20]
 8006510:	2008      	movs	r0, #8
 8006512:	f000 fcdd 	bl	8006ed0 <memp_free>
      return ERR_MEM;
 8006516:	f04f 33ff 	mov.w	r3, #4294967295
 800651a:	e000      	b.n	800651e <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3718      	adds	r7, #24
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	24003ff4 	.word	0x24003ff4
 800652c:	08011438 	.word	0x08011438
 8006530:	080114b0 	.word	0x080114b0
 8006534:	08011488 	.word	0x08011488

08006538 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af02      	add	r7, sp, #8
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  lwip_init();
 8006542:	f000 f86a 	bl	800661a <lwip_init>

  tcpip_init_done = initfunc;
 8006546:	4a17      	ldr	r2, [pc, #92]	; (80065a4 <tcpip_init+0x6c>)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800654c:	4a16      	ldr	r2, [pc, #88]	; (80065a8 <tcpip_init+0x70>)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8006552:	2106      	movs	r1, #6
 8006554:	4815      	ldr	r0, [pc, #84]	; (80065ac <tcpip_init+0x74>)
 8006556:	f008 fd4f 	bl	800eff8 <sys_mbox_new>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d006      	beq.n	800656e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8006560:	4b13      	ldr	r3, [pc, #76]	; (80065b0 <tcpip_init+0x78>)
 8006562:	f240 12d5 	movw	r2, #469	; 0x1d5
 8006566:	4913      	ldr	r1, [pc, #76]	; (80065b4 <tcpip_init+0x7c>)
 8006568:	4813      	ldr	r0, [pc, #76]	; (80065b8 <tcpip_init+0x80>)
 800656a:	f00a f871 	bl	8010650 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800656e:	4813      	ldr	r0, [pc, #76]	; (80065bc <tcpip_init+0x84>)
 8006570:	f008 fdee 	bl	800f150 <sys_mutex_new>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d006      	beq.n	8006588 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <tcpip_init+0x78>)
 800657c:	f240 12d9 	movw	r2, #473	; 0x1d9
 8006580:	490f      	ldr	r1, [pc, #60]	; (80065c0 <tcpip_init+0x88>)
 8006582:	480d      	ldr	r0, [pc, #52]	; (80065b8 <tcpip_init+0x80>)
 8006584:	f00a f864 	bl	8010650 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8006588:	2306      	movs	r3, #6
 800658a:	9300      	str	r3, [sp, #0]
 800658c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006590:	2200      	movs	r2, #0
 8006592:	490c      	ldr	r1, [pc, #48]	; (80065c4 <tcpip_init+0x8c>)
 8006594:	480c      	ldr	r0, [pc, #48]	; (80065c8 <tcpip_init+0x90>)
 8006596:	f008 fe11 	bl	800f1bc <sys_thread_new>
}
 800659a:	bf00      	nop
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	24003fec 	.word	0x24003fec
 80065a8:	24003ff0 	.word	0x24003ff0
 80065ac:	24003ff4 	.word	0x24003ff4
 80065b0:	08011438 	.word	0x08011438
 80065b4:	080114c0 	.word	0x080114c0
 80065b8:	08011488 	.word	0x08011488
 80065bc:	24004194 	.word	0x24004194
 80065c0:	080114e4 	.word	0x080114e4
 80065c4:	0800630d 	.word	0x0800630d
 80065c8:	08011508 	.word	0x08011508

080065cc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	4603      	mov	r3, r0
 80065d4:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 80065d6:	88fb      	ldrh	r3, [r7, #6]
 80065d8:	ba5b      	rev16	r3, r3
 80065da:	b29b      	uxth	r3, r3
}
 80065dc:	4618      	mov	r0, r3
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	061a      	lsls	r2, r3, #24
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	021b      	lsls	r3, r3, #8
 80065f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065fc:	431a      	orrs	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	0a1b      	lsrs	r3, r3, #8
 8006602:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	0e1b      	lsrs	r3, r3, #24
 800660c:	4313      	orrs	r3, r2
}
 800660e:	4618      	mov	r0, r3
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b082      	sub	sp, #8
 800661e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8006620:	2300      	movs	r3, #0
 8006622:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8006624:	f008 fd86 	bl	800f134 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8006628:	f000 f8a6 	bl	8006778 <mem_init>
  memp_init();
 800662c:	f000 fb6c 	bl	8006d08 <memp_init>
  pbuf_init();
  netif_init();
 8006630:	f000 fc78 	bl	8006f24 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8006634:	f006 f97e 	bl	800c934 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8006638:	f001 fc7a 	bl	8007f30 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800663c:	f006 f810 	bl	800c660 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8006640:	bf00      	nop
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8006650:	4b40      	ldr	r3, [pc, #256]	; (8006754 <plug_holes+0x10c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	429a      	cmp	r2, r3
 8006658:	d206      	bcs.n	8006668 <plug_holes+0x20>
 800665a:	4b3f      	ldr	r3, [pc, #252]	; (8006758 <plug_holes+0x110>)
 800665c:	f240 125d 	movw	r2, #349	; 0x15d
 8006660:	493e      	ldr	r1, [pc, #248]	; (800675c <plug_holes+0x114>)
 8006662:	483f      	ldr	r0, [pc, #252]	; (8006760 <plug_holes+0x118>)
 8006664:	f009 fff4 	bl	8010650 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8006668:	4b3e      	ldr	r3, [pc, #248]	; (8006764 <plug_holes+0x11c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	429a      	cmp	r2, r3
 8006670:	d306      	bcc.n	8006680 <plug_holes+0x38>
 8006672:	4b39      	ldr	r3, [pc, #228]	; (8006758 <plug_holes+0x110>)
 8006674:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8006678:	493b      	ldr	r1, [pc, #236]	; (8006768 <plug_holes+0x120>)
 800667a:	4839      	ldr	r0, [pc, #228]	; (8006760 <plug_holes+0x118>)
 800667c:	f009 ffe8 	bl	8010650 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	791b      	ldrb	r3, [r3, #4]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d006      	beq.n	8006696 <plug_holes+0x4e>
 8006688:	4b33      	ldr	r3, [pc, #204]	; (8006758 <plug_holes+0x110>)
 800668a:	f240 125f 	movw	r2, #351	; 0x15f
 800668e:	4937      	ldr	r1, [pc, #220]	; (800676c <plug_holes+0x124>)
 8006690:	4833      	ldr	r0, [pc, #204]	; (8006760 <plug_holes+0x118>)
 8006692:	f009 ffdd 	bl	8010650 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800669e:	d906      	bls.n	80066ae <plug_holes+0x66>
 80066a0:	4b2d      	ldr	r3, [pc, #180]	; (8006758 <plug_holes+0x110>)
 80066a2:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80066a6:	4932      	ldr	r1, [pc, #200]	; (8006770 <plug_holes+0x128>)
 80066a8:	482d      	ldr	r0, [pc, #180]	; (8006760 <plug_holes+0x118>)
 80066aa:	f009 ffd1 	bl	8010650 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 80066ae:	4b29      	ldr	r3, [pc, #164]	; (8006754 <plug_holes+0x10c>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	8812      	ldrh	r2, [r2, #0]
 80066b6:	4413      	add	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d01f      	beq.n	8006702 <plug_holes+0xba>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	791b      	ldrb	r3, [r3, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d11b      	bne.n	8006702 <plug_holes+0xba>
 80066ca:	4b26      	ldr	r3, [pc, #152]	; (8006764 <plug_holes+0x11c>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d016      	beq.n	8006702 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80066d4:	4b27      	ldr	r3, [pc, #156]	; (8006774 <plug_holes+0x12c>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d102      	bne.n	80066e4 <plug_holes+0x9c>
      lfree = mem;
 80066de:	4a25      	ldr	r2, [pc, #148]	; (8006774 <plug_holes+0x12c>)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	881a      	ldrh	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a19      	ldr	r2, [pc, #100]	; (8006754 <plug_holes+0x10c>)
 80066f0:	6812      	ldr	r2, [r2, #0]
 80066f2:	1a99      	subs	r1, r3, r2
 80066f4:	4b17      	ldr	r3, [pc, #92]	; (8006754 <plug_holes+0x10c>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	8812      	ldrh	r2, [r2, #0]
 80066fc:	4413      	add	r3, r2
 80066fe:	b28a      	uxth	r2, r1
 8006700:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 8006702:	4b14      	ldr	r3, [pc, #80]	; (8006754 <plug_holes+0x10c>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	8852      	ldrh	r2, [r2, #2]
 800670a:	4413      	add	r3, r2
 800670c:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	429a      	cmp	r2, r3
 8006714:	d01a      	beq.n	800674c <plug_holes+0x104>
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	791b      	ldrb	r3, [r3, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d116      	bne.n	800674c <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800671e:	4b15      	ldr	r3, [pc, #84]	; (8006774 <plug_holes+0x12c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	429a      	cmp	r2, r3
 8006726:	d102      	bne.n	800672e <plug_holes+0xe6>
      lfree = pmem;
 8006728:	4a12      	ldr	r2, [pc, #72]	; (8006774 <plug_holes+0x12c>)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	881a      	ldrh	r2, [r3, #0]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	4a06      	ldr	r2, [pc, #24]	; (8006754 <plug_holes+0x10c>)
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	1a99      	subs	r1, r3, r2
 800673e:	4b05      	ldr	r3, [pc, #20]	; (8006754 <plug_holes+0x10c>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	8812      	ldrh	r2, [r2, #0]
 8006746:	4413      	add	r3, r2
 8006748:	b28a      	uxth	r2, r1
 800674a:	805a      	strh	r2, [r3, #2]
  }
}
 800674c:	bf00      	nop
 800674e:	3710      	adds	r7, #16
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	24003ff8 	.word	0x24003ff8
 8006758:	08011518 	.word	0x08011518
 800675c:	08011548 	.word	0x08011548
 8006760:	08011560 	.word	0x08011560
 8006764:	24003ffc 	.word	0x24003ffc
 8006768:	08011588 	.word	0x08011588
 800676c:	080115a4 	.word	0x080115a4
 8006770:	080115c0 	.word	0x080115c0
 8006774:	24004000 	.word	0x24004000

08006778 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800677e:	4b1c      	ldr	r3, [pc, #112]	; (80067f0 <mem_init+0x78>)
 8006780:	4a1c      	ldr	r2, [pc, #112]	; (80067f4 <mem_init+0x7c>)
 8006782:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8006784:	4b1a      	ldr	r3, [pc, #104]	; (80067f0 <mem_init+0x78>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8006790:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800679e:	4b14      	ldr	r3, [pc, #80]	; (80067f0 <mem_init+0x78>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80067a6:	4a14      	ldr	r2, [pc, #80]	; (80067f8 <mem_init+0x80>)
 80067a8:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80067aa:	4b13      	ldr	r3, [pc, #76]	; (80067f8 <mem_init+0x80>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2201      	movs	r2, #1
 80067b0:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80067b2:	4b11      	ldr	r3, [pc, #68]	; (80067f8 <mem_init+0x80>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80067ba:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80067bc:	4b0e      	ldr	r3, [pc, #56]	; (80067f8 <mem_init+0x80>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80067c4:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80067c6:	4b0a      	ldr	r3, [pc, #40]	; (80067f0 <mem_init+0x78>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a0c      	ldr	r2, [pc, #48]	; (80067fc <mem_init+0x84>)
 80067cc:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80067ce:	480c      	ldr	r0, [pc, #48]	; (8006800 <mem_init+0x88>)
 80067d0:	f008 fcbe 	bl	800f150 <sys_mutex_new>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d006      	beq.n	80067e8 <mem_init+0x70>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80067da:	4b0a      	ldr	r3, [pc, #40]	; (8006804 <mem_init+0x8c>)
 80067dc:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80067e0:	4909      	ldr	r1, [pc, #36]	; (8006808 <mem_init+0x90>)
 80067e2:	480a      	ldr	r0, [pc, #40]	; (800680c <mem_init+0x94>)
 80067e4:	f009 ff34 	bl	8010650 <iprintf>
  }
}
 80067e8:	bf00      	nop
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	24003ff8 	.word	0x24003ff8
 80067f4:	30044000 	.word	0x30044000
 80067f8:	24003ffc 	.word	0x24003ffc
 80067fc:	24004000 	.word	0x24004000
 8006800:	24004004 	.word	0x24004004
 8006804:	08011518 	.word	0x08011518
 8006808:	080115ec 	.word	0x080115ec
 800680c:	08011560 	.word	0x08011560

08006810 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d050      	beq.n	80068c0 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f003 0303 	and.w	r3, r3, #3
 8006824:	2b00      	cmp	r3, #0
 8006826:	d006      	beq.n	8006836 <mem_free+0x26>
 8006828:	4b27      	ldr	r3, [pc, #156]	; (80068c8 <mem_free+0xb8>)
 800682a:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800682e:	4927      	ldr	r1, [pc, #156]	; (80068cc <mem_free+0xbc>)
 8006830:	4827      	ldr	r0, [pc, #156]	; (80068d0 <mem_free+0xc0>)
 8006832:	f009 ff0d 	bl	8010650 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8006836:	4b27      	ldr	r3, [pc, #156]	; (80068d4 <mem_free+0xc4>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	429a      	cmp	r2, r3
 800683e:	d304      	bcc.n	800684a <mem_free+0x3a>
 8006840:	4b25      	ldr	r3, [pc, #148]	; (80068d8 <mem_free+0xc8>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	429a      	cmp	r2, r3
 8006848:	d306      	bcc.n	8006858 <mem_free+0x48>
 800684a:	4b1f      	ldr	r3, [pc, #124]	; (80068c8 <mem_free+0xb8>)
 800684c:	f240 12af 	movw	r2, #431	; 0x1af
 8006850:	4922      	ldr	r1, [pc, #136]	; (80068dc <mem_free+0xcc>)
 8006852:	481f      	ldr	r0, [pc, #124]	; (80068d0 <mem_free+0xc0>)
 8006854:	f009 fefc 	bl	8010650 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8006858:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <mem_free+0xc4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	429a      	cmp	r2, r3
 8006860:	d304      	bcc.n	800686c <mem_free+0x5c>
 8006862:	4b1d      	ldr	r3, [pc, #116]	; (80068d8 <mem_free+0xc8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	429a      	cmp	r2, r3
 800686a:	d306      	bcc.n	800687a <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800686c:	f008 fcc4 	bl	800f1f8 <sys_arch_protect>
 8006870:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 8006872:	68b8      	ldr	r0, [r7, #8]
 8006874:	f008 fcce 	bl	800f214 <sys_arch_unprotect>
    return;
 8006878:	e023      	b.n	80068c2 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800687a:	4819      	ldr	r0, [pc, #100]	; (80068e0 <mem_free+0xd0>)
 800687c:	f008 fc82 	bl	800f184 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3b08      	subs	r3, #8
 8006884:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	791b      	ldrb	r3, [r3, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d106      	bne.n	800689c <mem_free+0x8c>
 800688e:	4b0e      	ldr	r3, [pc, #56]	; (80068c8 <mem_free+0xb8>)
 8006890:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8006894:	4913      	ldr	r1, [pc, #76]	; (80068e4 <mem_free+0xd4>)
 8006896:	480e      	ldr	r0, [pc, #56]	; (80068d0 <mem_free+0xc0>)
 8006898:	f009 feda 	bl	8010650 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80068a2:	4b11      	ldr	r3, [pc, #68]	; (80068e8 <mem_free+0xd8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d202      	bcs.n	80068b2 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80068ac:	4a0e      	ldr	r2, [pc, #56]	; (80068e8 <mem_free+0xd8>)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f7ff fec8 	bl	8006648 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80068b8:	4809      	ldr	r0, [pc, #36]	; (80068e0 <mem_free+0xd0>)
 80068ba:	f008 fc72 	bl	800f1a2 <sys_mutex_unlock>
 80068be:	e000      	b.n	80068c2 <mem_free+0xb2>
    return;
 80068c0:	bf00      	nop
}
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	08011518 	.word	0x08011518
 80068cc:	08011608 	.word	0x08011608
 80068d0:	08011560 	.word	0x08011560
 80068d4:	24003ff8 	.word	0x24003ff8
 80068d8:	24003ffc 	.word	0x24003ffc
 80068dc:	0801162c 	.word	0x0801162c
 80068e0:	24004004 	.word	0x24004004
 80068e4:	08011644 	.word	0x08011644
 80068e8:	24004000 	.word	0x24004000

080068ec <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	460b      	mov	r3, r1
 80068f6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 80068f8:	887b      	ldrh	r3, [r7, #2]
 80068fa:	3303      	adds	r3, #3
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	f023 0303 	bic.w	r3, r3, #3
 8006902:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 8006904:	887b      	ldrh	r3, [r7, #2]
 8006906:	2b0b      	cmp	r3, #11
 8006908:	d801      	bhi.n	800690e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800690a:	230c      	movs	r3, #12
 800690c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800690e:	887b      	ldrh	r3, [r7, #2]
 8006910:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8006914:	d901      	bls.n	800691a <mem_trim+0x2e>
    return NULL;
 8006916:	2300      	movs	r3, #0
 8006918:	e0bd      	b.n	8006a96 <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800691a:	4b61      	ldr	r3, [pc, #388]	; (8006aa0 <mem_trim+0x1b4>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	429a      	cmp	r2, r3
 8006922:	d304      	bcc.n	800692e <mem_trim+0x42>
 8006924:	4b5f      	ldr	r3, [pc, #380]	; (8006aa4 <mem_trim+0x1b8>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	429a      	cmp	r2, r3
 800692c:	d306      	bcc.n	800693c <mem_trim+0x50>
 800692e:	4b5e      	ldr	r3, [pc, #376]	; (8006aa8 <mem_trim+0x1bc>)
 8006930:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006934:	495d      	ldr	r1, [pc, #372]	; (8006aac <mem_trim+0x1c0>)
 8006936:	485e      	ldr	r0, [pc, #376]	; (8006ab0 <mem_trim+0x1c4>)
 8006938:	f009 fe8a 	bl	8010650 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800693c:	4b58      	ldr	r3, [pc, #352]	; (8006aa0 <mem_trim+0x1b4>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	429a      	cmp	r2, r3
 8006944:	d304      	bcc.n	8006950 <mem_trim+0x64>
 8006946:	4b57      	ldr	r3, [pc, #348]	; (8006aa4 <mem_trim+0x1b8>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	429a      	cmp	r2, r3
 800694e:	d307      	bcc.n	8006960 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 8006950:	f008 fc52 	bl	800f1f8 <sys_arch_protect>
 8006954:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f008 fc5c 	bl	800f214 <sys_arch_unprotect>
    return rmem;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	e09a      	b.n	8006a96 <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	3b08      	subs	r3, #8
 8006964:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	4a4d      	ldr	r2, [pc, #308]	; (8006aa0 <mem_trim+0x1b4>)
 800696a:	6812      	ldr	r2, [r2, #0]
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	881a      	ldrh	r2, [r3, #0]
 8006974:	8b7b      	ldrh	r3, [r7, #26]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	b29b      	uxth	r3, r3
 800697a:	3b08      	subs	r3, #8
 800697c:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800697e:	887a      	ldrh	r2, [r7, #2]
 8006980:	8b3b      	ldrh	r3, [r7, #24]
 8006982:	429a      	cmp	r2, r3
 8006984:	d906      	bls.n	8006994 <mem_trim+0xa8>
 8006986:	4b48      	ldr	r3, [pc, #288]	; (8006aa8 <mem_trim+0x1bc>)
 8006988:	f240 2206 	movw	r2, #518	; 0x206
 800698c:	4949      	ldr	r1, [pc, #292]	; (8006ab4 <mem_trim+0x1c8>)
 800698e:	4848      	ldr	r0, [pc, #288]	; (8006ab0 <mem_trim+0x1c4>)
 8006990:	f009 fe5e 	bl	8010650 <iprintf>
  if (newsize > size) {
 8006994:	887a      	ldrh	r2, [r7, #2]
 8006996:	8b3b      	ldrh	r3, [r7, #24]
 8006998:	429a      	cmp	r2, r3
 800699a:	d901      	bls.n	80069a0 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800699c:	2300      	movs	r3, #0
 800699e:	e07a      	b.n	8006a96 <mem_trim+0x1aa>
  }
  if (newsize == size) {
 80069a0:	887a      	ldrh	r2, [r7, #2]
 80069a2:	8b3b      	ldrh	r3, [r7, #24]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d101      	bne.n	80069ac <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	e074      	b.n	8006a96 <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80069ac:	4842      	ldr	r0, [pc, #264]	; (8006ab8 <mem_trim+0x1cc>)
 80069ae:	f008 fbe9 	bl	800f184 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 80069b2:	4b3b      	ldr	r3, [pc, #236]	; (8006aa0 <mem_trim+0x1b4>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69fa      	ldr	r2, [r7, #28]
 80069b8:	8812      	ldrh	r2, [r2, #0]
 80069ba:	4413      	add	r3, r2
 80069bc:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	791b      	ldrb	r3, [r3, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d131      	bne.n	8006a2a <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 80069cc:	8b7a      	ldrh	r2, [r7, #26]
 80069ce:	887b      	ldrh	r3, [r7, #2]
 80069d0:	4413      	add	r3, r2
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	3308      	adds	r3, #8
 80069d6:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 80069d8:	4b38      	ldr	r3, [pc, #224]	; (8006abc <mem_trim+0x1d0>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	697a      	ldr	r2, [r7, #20]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d105      	bne.n	80069ee <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 80069e2:	4b2f      	ldr	r3, [pc, #188]	; (8006aa0 <mem_trim+0x1b4>)
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	8a7b      	ldrh	r3, [r7, #18]
 80069e8:	4413      	add	r3, r2
 80069ea:	4a34      	ldr	r2, [pc, #208]	; (8006abc <mem_trim+0x1d0>)
 80069ec:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 80069ee:	4b2c      	ldr	r3, [pc, #176]	; (8006aa0 <mem_trim+0x1b4>)
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	8a7b      	ldrh	r3, [r7, #18]
 80069f4:	4413      	add	r3, r2
 80069f6:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	2200      	movs	r2, #0
 80069fc:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	8a3a      	ldrh	r2, [r7, #16]
 8006a02:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	8b7a      	ldrh	r2, [r7, #26]
 8006a08:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	8a7a      	ldrh	r2, [r7, #18]
 8006a0e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8006a18:	d039      	beq.n	8006a8e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8006a1a:	4b21      	ldr	r3, [pc, #132]	; (8006aa0 <mem_trim+0x1b4>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	8812      	ldrh	r2, [r2, #0]
 8006a22:	4413      	add	r3, r2
 8006a24:	8a7a      	ldrh	r2, [r7, #18]
 8006a26:	805a      	strh	r2, [r3, #2]
 8006a28:	e031      	b.n	8006a8e <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8006a2a:	887b      	ldrh	r3, [r7, #2]
 8006a2c:	f103 0214 	add.w	r2, r3, #20
 8006a30:	8b3b      	ldrh	r3, [r7, #24]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d82b      	bhi.n	8006a8e <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8006a36:	8b7a      	ldrh	r2, [r7, #26]
 8006a38:	887b      	ldrh	r3, [r7, #2]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3308      	adds	r3, #8
 8006a40:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8006a42:	4b17      	ldr	r3, [pc, #92]	; (8006aa0 <mem_trim+0x1b4>)
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	8a7b      	ldrh	r3, [r7, #18]
 8006a48:	4413      	add	r3, r2
 8006a4a:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 8006a4c:	4b1b      	ldr	r3, [pc, #108]	; (8006abc <mem_trim+0x1d0>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d202      	bcs.n	8006a5c <mem_trim+0x170>
      lfree = mem2;
 8006a56:	4a19      	ldr	r2, [pc, #100]	; (8006abc <mem_trim+0x1d0>)
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	881a      	ldrh	r2, [r3, #0]
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	8b7a      	ldrh	r2, [r7, #26]
 8006a6e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	8a7a      	ldrh	r2, [r7, #18]
 8006a74:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8006a7e:	d006      	beq.n	8006a8e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8006a80:	4b07      	ldr	r3, [pc, #28]	; (8006aa0 <mem_trim+0x1b4>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	8812      	ldrh	r2, [r2, #0]
 8006a88:	4413      	add	r3, r2
 8006a8a:	8a7a      	ldrh	r2, [r7, #18]
 8006a8c:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8006a8e:	480a      	ldr	r0, [pc, #40]	; (8006ab8 <mem_trim+0x1cc>)
 8006a90:	f008 fb87 	bl	800f1a2 <sys_mutex_unlock>
  return rmem;
 8006a94:	687b      	ldr	r3, [r7, #4]
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3720      	adds	r7, #32
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	24003ff8 	.word	0x24003ff8
 8006aa4:	24003ffc 	.word	0x24003ffc
 8006aa8:	08011518 	.word	0x08011518
 8006aac:	08011658 	.word	0x08011658
 8006ab0:	08011560 	.word	0x08011560
 8006ab4:	08011670 	.word	0x08011670
 8006ab8:	24004004 	.word	0x24004004
 8006abc:	24004000 	.word	0x24004000

08006ac0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8006aca:	88fb      	ldrh	r3, [r7, #6]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <mem_malloc+0x14>
    return NULL;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	e0d1      	b.n	8006c78 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8006ad4:	88fb      	ldrh	r3, [r7, #6]
 8006ad6:	3303      	adds	r3, #3
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 8006ae0:	88fb      	ldrh	r3, [r7, #6]
 8006ae2:	2b0b      	cmp	r3, #11
 8006ae4:	d801      	bhi.n	8006aea <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8006ae6:	230c      	movs	r3, #12
 8006ae8:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 8006aea:	88fb      	ldrh	r3, [r7, #6]
 8006aec:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8006af0:	d901      	bls.n	8006af6 <mem_malloc+0x36>
    return NULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	e0c0      	b.n	8006c78 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8006af6:	4862      	ldr	r0, [pc, #392]	; (8006c80 <mem_malloc+0x1c0>)
 8006af8:	f008 fb44 	bl	800f184 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8006afc:	4b61      	ldr	r3, [pc, #388]	; (8006c84 <mem_malloc+0x1c4>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	461a      	mov	r2, r3
 8006b02:	4b61      	ldr	r3, [pc, #388]	; (8006c88 <mem_malloc+0x1c8>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	83fb      	strh	r3, [r7, #30]
 8006b0a:	e0aa      	b.n	8006c62 <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 8006b0c:	4b5e      	ldr	r3, [pc, #376]	; (8006c88 <mem_malloc+0x1c8>)
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	8bfb      	ldrh	r3, [r7, #30]
 8006b12:	4413      	add	r3, r2
 8006b14:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	791b      	ldrb	r3, [r3, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f040 809b 	bne.w	8006c56 <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	881b      	ldrh	r3, [r3, #0]
 8006b24:	461a      	mov	r2, r3
 8006b26:	8bfb      	ldrh	r3, [r7, #30]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	f1a3 0208 	sub.w	r2, r3, #8
 8006b2e:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 8006b30:	429a      	cmp	r2, r3
 8006b32:	f0c0 8090 	bcc.w	8006c56 <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	8bfb      	ldrh	r3, [r7, #30]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	f1a3 0208 	sub.w	r2, r3, #8
 8006b44:	88fb      	ldrh	r3, [r7, #6]
 8006b46:	3314      	adds	r3, #20
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d327      	bcc.n	8006b9c <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 8006b4c:	8bfa      	ldrh	r2, [r7, #30]
 8006b4e:	88fb      	ldrh	r3, [r7, #6]
 8006b50:	4413      	add	r3, r2
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3308      	adds	r3, #8
 8006b56:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 8006b58:	4b4b      	ldr	r3, [pc, #300]	; (8006c88 <mem_malloc+0x1c8>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	8a7b      	ldrh	r3, [r7, #18]
 8006b5e:	4413      	add	r3, r2
 8006b60:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	881a      	ldrh	r2, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	8bfa      	ldrh	r2, [r7, #30]
 8006b74:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	8a7a      	ldrh	r2, [r7, #18]
 8006b7a:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	881b      	ldrh	r3, [r3, #0]
 8006b86:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8006b8a:	d00a      	beq.n	8006ba2 <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8006b8c:	4b3e      	ldr	r3, [pc, #248]	; (8006c88 <mem_malloc+0x1c8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	8812      	ldrh	r2, [r2, #0]
 8006b94:	4413      	add	r3, r2
 8006b96:	8a7a      	ldrh	r2, [r7, #18]
 8006b98:	805a      	strh	r2, [r3, #2]
 8006b9a:	e002      	b.n	8006ba2 <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8006ba2:	4b38      	ldr	r3, [pc, #224]	; (8006c84 <mem_malloc+0x1c4>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d127      	bne.n	8006bfc <mem_malloc+0x13c>
          struct mem *cur = lfree;
 8006bac:	4b35      	ldr	r3, [pc, #212]	; (8006c84 <mem_malloc+0x1c4>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8006bb2:	e005      	b.n	8006bc0 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 8006bb4:	4b34      	ldr	r3, [pc, #208]	; (8006c88 <mem_malloc+0x1c8>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	69ba      	ldr	r2, [r7, #24]
 8006bba:	8812      	ldrh	r2, [r2, #0]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	791b      	ldrb	r3, [r3, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d004      	beq.n	8006bd2 <mem_malloc+0x112>
 8006bc8:	4b30      	ldr	r3, [pc, #192]	; (8006c8c <mem_malloc+0x1cc>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d1f0      	bne.n	8006bb4 <mem_malloc+0xf4>
          }
          lfree = cur;
 8006bd2:	4a2c      	ldr	r2, [pc, #176]	; (8006c84 <mem_malloc+0x1c4>)
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8006bd8:	4b2a      	ldr	r3, [pc, #168]	; (8006c84 <mem_malloc+0x1c4>)
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	4b2b      	ldr	r3, [pc, #172]	; (8006c8c <mem_malloc+0x1cc>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d00b      	beq.n	8006bfc <mem_malloc+0x13c>
 8006be4:	4b27      	ldr	r3, [pc, #156]	; (8006c84 <mem_malloc+0x1c4>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	791b      	ldrb	r3, [r3, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d006      	beq.n	8006bfc <mem_malloc+0x13c>
 8006bee:	4b28      	ldr	r3, [pc, #160]	; (8006c90 <mem_malloc+0x1d0>)
 8006bf0:	f240 22cf 	movw	r2, #719	; 0x2cf
 8006bf4:	4927      	ldr	r1, [pc, #156]	; (8006c94 <mem_malloc+0x1d4>)
 8006bf6:	4828      	ldr	r0, [pc, #160]	; (8006c98 <mem_malloc+0x1d8>)
 8006bf8:	f009 fd2a 	bl	8010650 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8006bfc:	4820      	ldr	r0, [pc, #128]	; (8006c80 <mem_malloc+0x1c0>)
 8006bfe:	f008 fad0 	bl	800f1a2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8006c02:	88fa      	ldrh	r2, [r7, #6]
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	4413      	add	r3, r2
 8006c08:	3308      	adds	r3, #8
 8006c0a:	4a20      	ldr	r2, [pc, #128]	; (8006c8c <mem_malloc+0x1cc>)
 8006c0c:	6812      	ldr	r2, [r2, #0]
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d906      	bls.n	8006c20 <mem_malloc+0x160>
 8006c12:	4b1f      	ldr	r3, [pc, #124]	; (8006c90 <mem_malloc+0x1d0>)
 8006c14:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8006c18:	4920      	ldr	r1, [pc, #128]	; (8006c9c <mem_malloc+0x1dc>)
 8006c1a:	481f      	ldr	r0, [pc, #124]	; (8006c98 <mem_malloc+0x1d8>)
 8006c1c:	f009 fd18 	bl	8010650 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f003 0303 	and.w	r3, r3, #3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d006      	beq.n	8006c38 <mem_malloc+0x178>
 8006c2a:	4b19      	ldr	r3, [pc, #100]	; (8006c90 <mem_malloc+0x1d0>)
 8006c2c:	f240 22d6 	movw	r2, #726	; 0x2d6
 8006c30:	491b      	ldr	r1, [pc, #108]	; (8006ca0 <mem_malloc+0x1e0>)
 8006c32:	4819      	ldr	r0, [pc, #100]	; (8006c98 <mem_malloc+0x1d8>)
 8006c34:	f009 fd0c 	bl	8010650 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f003 0303 	and.w	r3, r3, #3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d006      	beq.n	8006c50 <mem_malloc+0x190>
 8006c42:	4b13      	ldr	r3, [pc, #76]	; (8006c90 <mem_malloc+0x1d0>)
 8006c44:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 8006c48:	4916      	ldr	r1, [pc, #88]	; (8006ca4 <mem_malloc+0x1e4>)
 8006c4a:	4813      	ldr	r0, [pc, #76]	; (8006c98 <mem_malloc+0x1d8>)
 8006c4c:	f009 fd00 	bl	8010650 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	3308      	adds	r3, #8
 8006c54:	e010      	b.n	8006c78 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 8006c56:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <mem_malloc+0x1c8>)
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	8bfb      	ldrh	r3, [r7, #30]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8006c62:	8bfa      	ldrh	r2, [r7, #30]
 8006c64:	88fb      	ldrh	r3, [r7, #6]
 8006c66:	f5c3 5320 	rsb	r3, r3, #10240	; 0x2800
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	f4ff af4e 	bcc.w	8006b0c <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8006c70:	4803      	ldr	r0, [pc, #12]	; (8006c80 <mem_malloc+0x1c0>)
 8006c72:	f008 fa96 	bl	800f1a2 <sys_mutex_unlock>
  return NULL;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3720      	adds	r7, #32
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	24004004 	.word	0x24004004
 8006c84:	24004000 	.word	0x24004000
 8006c88:	24003ff8 	.word	0x24003ff8
 8006c8c:	24003ffc 	.word	0x24003ffc
 8006c90:	08011518 	.word	0x08011518
 8006c94:	08011690 	.word	0x08011690
 8006c98:	08011560 	.word	0x08011560
 8006c9c:	080116ac 	.word	0x080116ac
 8006ca0:	080116dc 	.word	0x080116dc
 8006ca4:	0801170c 	.word	0x0801170c

08006ca8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b085      	sub	sp, #20
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	3303      	adds	r3, #3
 8006cbe:	f023 0303 	bic.w	r3, r3, #3
 8006cc2:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	60fb      	str	r3, [r7, #12]
 8006cc8:	e011      	b.n	8006cee <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	881b      	ldrh	r3, [r3, #0]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	3301      	adds	r3, #1
 8006cec:	60fb      	str	r3, [r7, #12]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	885b      	ldrh	r3, [r3, #2]
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	dbe7      	blt.n	8006cca <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8006cfa:	bf00      	nop
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
	...

08006d08 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006d0e:	2300      	movs	r3, #0
 8006d10:	80fb      	strh	r3, [r7, #6]
 8006d12:	e009      	b.n	8006d28 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8006d14:	88fb      	ldrh	r3, [r7, #6]
 8006d16:	4a08      	ldr	r2, [pc, #32]	; (8006d38 <memp_init+0x30>)
 8006d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff ffc3 	bl	8006ca8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006d22:	88fb      	ldrh	r3, [r7, #6]
 8006d24:	3301      	adds	r3, #1
 8006d26:	80fb      	strh	r3, [r7, #6]
 8006d28:	88fb      	ldrh	r3, [r7, #6]
 8006d2a:	2b0c      	cmp	r3, #12
 8006d2c:	d9f2      	bls.n	8006d14 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8006d2e:	bf00      	nop
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	080132c4 	.word	0x080132c4

08006d3c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8006d44:	f008 fa58 	bl	800f1f8 <sys_arch_protect>
 8006d48:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d015      	beq.n	8006d84 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	6812      	ldr	r2, [r2, #0]
 8006d60:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	f003 0303 	and.w	r3, r3, #3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d006      	beq.n	8006d7a <do_memp_malloc_pool+0x3e>
 8006d6c:	4b09      	ldr	r3, [pc, #36]	; (8006d94 <do_memp_malloc_pool+0x58>)
 8006d6e:	f240 1249 	movw	r2, #329	; 0x149
 8006d72:	4909      	ldr	r1, [pc, #36]	; (8006d98 <do_memp_malloc_pool+0x5c>)
 8006d74:	4809      	ldr	r0, [pc, #36]	; (8006d9c <do_memp_malloc_pool+0x60>)
 8006d76:	f009 fc6b 	bl	8010650 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f008 fa4a 	bl	800f214 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	e003      	b.n	8006d8c <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f008 fa45 	bl	800f214 <sys_arch_unprotect>
  return NULL;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	08011730 	.word	0x08011730
 8006d98:	08011760 	.word	0x08011760
 8006d9c:	08011784 	.word	0x08011784

08006da0 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d106      	bne.n	8006dbc <memp_malloc_pool+0x1c>
 8006dae:	4b0a      	ldr	r3, [pc, #40]	; (8006dd8 <memp_malloc_pool+0x38>)
 8006db0:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8006db4:	4909      	ldr	r1, [pc, #36]	; (8006ddc <memp_malloc_pool+0x3c>)
 8006db6:	480a      	ldr	r0, [pc, #40]	; (8006de0 <memp_malloc_pool+0x40>)
 8006db8:	f009 fc4a 	bl	8010650 <iprintf>
  if (desc == NULL) {
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <memp_malloc_pool+0x26>
    return NULL;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	e003      	b.n	8006dce <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7ff ffb8 	bl	8006d3c <do_memp_malloc_pool>
 8006dcc:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08011730 	.word	0x08011730
 8006ddc:	080117ac 	.word	0x080117ac
 8006de0:	08011784 	.word	0x08011784

08006de4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	4603      	mov	r3, r0
 8006dec:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8006dee:	79fb      	ldrb	r3, [r7, #7]
 8006df0:	2b0c      	cmp	r3, #12
 8006df2:	d908      	bls.n	8006e06 <memp_malloc+0x22>
 8006df4:	4b0a      	ldr	r3, [pc, #40]	; (8006e20 <memp_malloc+0x3c>)
 8006df6:	f240 1287 	movw	r2, #391	; 0x187
 8006dfa:	490a      	ldr	r1, [pc, #40]	; (8006e24 <memp_malloc+0x40>)
 8006dfc:	480a      	ldr	r0, [pc, #40]	; (8006e28 <memp_malloc+0x44>)
 8006dfe:	f009 fc27 	bl	8010650 <iprintf>
 8006e02:	2300      	movs	r3, #0
 8006e04:	e008      	b.n	8006e18 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8006e06:	79fb      	ldrb	r3, [r7, #7]
 8006e08:	4a08      	ldr	r2, [pc, #32]	; (8006e2c <memp_malloc+0x48>)
 8006e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7ff ff94 	bl	8006d3c <do_memp_malloc_pool>
 8006e14:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8006e16:	68fb      	ldr	r3, [r7, #12]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	08011730 	.word	0x08011730
 8006e24:	080117c0 	.word	0x080117c0
 8006e28:	08011784 	.word	0x08011784
 8006e2c:	080132c4 	.word	0x080132c4

08006e30 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	f003 0303 	and.w	r3, r3, #3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d006      	beq.n	8006e52 <do_memp_free_pool+0x22>
 8006e44:	4b0d      	ldr	r3, [pc, #52]	; (8006e7c <do_memp_free_pool+0x4c>)
 8006e46:	f240 129d 	movw	r2, #413	; 0x19d
 8006e4a:	490d      	ldr	r1, [pc, #52]	; (8006e80 <do_memp_free_pool+0x50>)
 8006e4c:	480d      	ldr	r0, [pc, #52]	; (8006e84 <do_memp_free_pool+0x54>)
 8006e4e:	f009 fbff 	bl	8010650 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8006e56:	f008 f9cf 	bl	800f1f8 <sys_arch_protect>
 8006e5a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8006e6e:	68b8      	ldr	r0, [r7, #8]
 8006e70:	f008 f9d0 	bl	800f214 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8006e74:	bf00      	nop
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	08011730 	.word	0x08011730
 8006e80:	080117e0 	.word	0x080117e0
 8006e84:	08011784 	.word	0x08011784

08006e88 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d106      	bne.n	8006ea6 <memp_free_pool+0x1e>
 8006e98:	4b0a      	ldr	r3, [pc, #40]	; (8006ec4 <memp_free_pool+0x3c>)
 8006e9a:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 8006e9e:	490a      	ldr	r1, [pc, #40]	; (8006ec8 <memp_free_pool+0x40>)
 8006ea0:	480a      	ldr	r0, [pc, #40]	; (8006ecc <memp_free_pool+0x44>)
 8006ea2:	f009 fbd5 	bl	8010650 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d007      	beq.n	8006ebc <memp_free_pool+0x34>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d004      	beq.n	8006ebc <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8006eb2:	6839      	ldr	r1, [r7, #0]
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff ffbb 	bl	8006e30 <do_memp_free_pool>
 8006eba:	e000      	b.n	8006ebe <memp_free_pool+0x36>
    return;
 8006ebc:	bf00      	nop
}
 8006ebe:	3708      	adds	r7, #8
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	08011730 	.word	0x08011730
 8006ec8:	080117ac 	.word	0x080117ac
 8006ecc:	08011784 	.word	0x08011784

08006ed0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b082      	sub	sp, #8
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	6039      	str	r1, [r7, #0]
 8006eda:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8006edc:	79fb      	ldrb	r3, [r7, #7]
 8006ede:	2b0c      	cmp	r3, #12
 8006ee0:	d907      	bls.n	8006ef2 <memp_free+0x22>
 8006ee2:	4b0c      	ldr	r3, [pc, #48]	; (8006f14 <memp_free+0x44>)
 8006ee4:	f240 12db 	movw	r2, #475	; 0x1db
 8006ee8:	490b      	ldr	r1, [pc, #44]	; (8006f18 <memp_free+0x48>)
 8006eea:	480c      	ldr	r0, [pc, #48]	; (8006f1c <memp_free+0x4c>)
 8006eec:	f009 fbb0 	bl	8010650 <iprintf>
 8006ef0:	e00c      	b.n	8006f0c <memp_free+0x3c>

  if (mem == NULL) {
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d008      	beq.n	8006f0a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8006ef8:	79fb      	ldrb	r3, [r7, #7]
 8006efa:	4a09      	ldr	r2, [pc, #36]	; (8006f20 <memp_free+0x50>)
 8006efc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff ff94 	bl	8006e30 <do_memp_free_pool>
 8006f08:	e000      	b.n	8006f0c <memp_free+0x3c>
    return;
 8006f0a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	08011730 	.word	0x08011730
 8006f18:	08011800 	.word	0x08011800
 8006f1c:	08011784 	.word	0x08011784
 8006f20:	080132c4 	.word	0x080132c4

08006f24 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8006f24:	b480      	push	{r7}
 8006f26:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8006f28:	bf00      	nop
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
	...

08006f34 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
 8006f40:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d105      	bne.n	8006f54 <netif_add+0x20>
 8006f48:	4b21      	ldr	r3, [pc, #132]	; (8006fd0 <netif_add+0x9c>)
 8006f4a:	22fb      	movs	r2, #251	; 0xfb
 8006f4c:	4921      	ldr	r1, [pc, #132]	; (8006fd4 <netif_add+0xa0>)
 8006f4e:	4822      	ldr	r0, [pc, #136]	; (8006fd8 <netif_add+0xa4>)
 8006f50:	f009 fb7e 	bl	8010650 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2203      	movs	r2, #3
 8006f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 8006f82:	4b16      	ldr	r3, [pc, #88]	; (8006fdc <netif_add+0xa8>)
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	1c5a      	adds	r2, r3, #1
 8006f88:	b2d1      	uxtb	r1, r2
 8006f8a:	4a14      	ldr	r2, [pc, #80]	; (8006fdc <netif_add+0xa8>)
 8006f8c:	7011      	strb	r1, [r2, #0]
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6a3a      	ldr	r2, [r7, #32]
 8006f98:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	68b9      	ldr	r1, [r7, #8]
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f000 f81f 	bl	8006fe4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	4798      	blx	r3
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <netif_add+0x82>
    return NULL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	e007      	b.n	8006fc6 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8006fb6:	4b0a      	ldr	r3, [pc, #40]	; (8006fe0 <netif_add+0xac>)
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8006fbe:	4a08      	ldr	r2, [pc, #32]	; (8006fe0 <netif_add+0xac>)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	0801181c 	.word	0x0801181c
 8006fd4:	08011850 	.word	0x08011850
 8006fd8:	08011868 	.word	0x08011868
 8006fdc:	2400403c 	.word	0x2400403c
 8006fe0:	2400acc4 	.word	0x2400acc4

08006fe4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
 8006ff0:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d003      	beq.n	8007000 <netif_set_addr+0x1c>
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10c      	bne.n	800701a <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 8007000:	68b9      	ldr	r1, [r7, #8]
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 f81a 	bl	800703c <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 8007008:	6879      	ldr	r1, [r7, #4]
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 f862 	bl	80070d4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 8007010:	6839      	ldr	r1, [r7, #0]
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f000 f84a 	bl	80070ac <netif_set_gw>
 8007018:	e00b      	b.n	8007032 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800701a:	6879      	ldr	r1, [r7, #4]
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 f859 	bl	80070d4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	f000 f841 	bl	80070ac <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800702a:	68b9      	ldr	r1, [r7, #8]
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 f805 	bl	800703c <netif_set_ipaddr>
  }
}
 8007032:	bf00      	nop
 8007034:	3710      	adds	r7, #16
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
	...

0800703c <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <netif_set_ipaddr+0x18>
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	60fb      	str	r3, [r7, #12]
 8007052:	e002      	b.n	800705a <netif_set_ipaddr+0x1e>
 8007054:	4b14      	ldr	r3, [pc, #80]	; (80070a8 <netif_set_ipaddr+0x6c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	3304      	adds	r3, #4
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	429a      	cmp	r2, r3
 8007064:	d01c      	beq.n	80070a0 <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	3304      	adds	r3, #4
 800706a:	f107 020c 	add.w	r2, r7, #12
 800706e:	4611      	mov	r1, r2
 8007070:	4618      	mov	r0, r3
 8007072:	f002 f8ef 	bl	8009254 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3304      	adds	r3, #4
 800707a:	f107 020c 	add.w	r2, r7, #12
 800707e:	4611      	mov	r1, r2
 8007080:	4618      	mov	r0, r3
 8007082:	f005 fd81 	bl	800cb88 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d002      	beq.n	8007092 <netif_set_ipaddr+0x56>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	e000      	b.n	8007094 <netif_set_ipaddr+0x58>
 8007092:	2300      	movs	r3, #0
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8007098:	2101      	movs	r1, #1
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f861 	bl	8007162 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	08013338 	.word	0x08013338

080070ac <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d002      	beq.n	80070c2 <netif_set_gw+0x16>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	e000      	b.n	80070c4 <netif_set_gw+0x18>
 80070c2:	2300      	movs	r3, #0
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d002      	beq.n	80070ea <netif_set_netmask+0x16>
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	e000      	b.n	80070ec <netif_set_netmask+0x18>
 80070ea:	2300      	movs	r3, #0
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8007104:	4a04      	ldr	r2, [pc, #16]	; (8007118 <netif_set_default+0x1c>)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800710a:	bf00      	nop
 800710c:	370c      	adds	r7, #12
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	2400acc8 	.word	0x2400acc8

0800711c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	d113      	bne.n	800715a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007138:	f043 0301 	orr.w	r3, r3, #1
 800713c:	b2da      	uxtb	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800714a:	f003 0304 	and.w	r3, r3, #4
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8007152:	2103      	movs	r1, #3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 f804 	bl	8007162 <netif_issue_reports>
    }
  }
}
 800715a:	bf00      	nop
 800715c:	3708      	adds	r7, #8
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 8007162:	b580      	push	{r7, lr}
 8007164:	b082      	sub	sp, #8
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
 800716a:	460b      	mov	r3, r1
 800716c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800716e:	78fb      	ldrb	r3, [r7, #3]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d011      	beq.n	800719c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3304      	adds	r3, #4
 800717c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00c      	beq.n	800719c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007188:	f003 0308 	and.w	r3, r3, #8
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	3304      	adds	r3, #4
 8007194:	4619      	mov	r1, r3
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f006 fc2a 	bl	800d9f0 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800719c:	bf00      	nop
 800719e:	3708      	adds	r7, #8
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d012      	beq.n	80071e0 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80071c0:	f023 0301 	bic.w	r3, r3, #1
 80071c4:	b2da      	uxtb	r2, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80071d2:	f003 0308 	and.w	r3, r3, #8
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f005 ffce 	bl	800d17c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80071e0:	bf00      	nop
 80071e2:	3708      	adds	r7, #8
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80071f6:	f003 0304 	and.w	r3, r3, #4
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d11b      	bne.n	8007236 <netif_set_link_up+0x4e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007204:	f043 0304 	orr.w	r3, r3, #4
 8007208:	b2da      	uxtb	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800721e:	2103      	movs	r1, #3
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f7ff ff9e 	bl	8007162 <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d003      	beq.n	8007236 <netif_set_link_up+0x4e>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69db      	ldr	r3, [r3, #28]
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	4798      	blx	r3
  }
}
 8007236:	bf00      	nop
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b082      	sub	sp, #8
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d010      	beq.n	8007276 <netif_set_link_down+0x38>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800725a:	f023 0304 	bic.w	r3, r3, #4
 800725e:	b2da      	uxtb	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    NETIF_LINK_CALLBACK(netif);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d003      	beq.n	8007276 <netif_set_link_down+0x38>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	69db      	ldr	r3, [r3, #28]
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	4798      	blx	r3
  }
}
 8007276:	bf00      	nop
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800727e:	b480      	push	{r7}
 8007280:	b083      	sub	sp, #12
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
 8007286:	6039      	str	r1, [r7, #0]
  if (netif) {
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	61da      	str	r2, [r3, #28]
  }
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80072a6:	f007 ffa7 	bl	800f1f8 <sys_arch_protect>
 80072aa:	6038      	str	r0, [r7, #0]
 80072ac:	4b0f      	ldr	r3, [pc, #60]	; (80072ec <pbuf_free_ooseq+0x4c>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	6838      	ldr	r0, [r7, #0]
 80072b4:	f007 ffae 	bl	800f214 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80072b8:	4b0d      	ldr	r3, [pc, #52]	; (80072f0 <pbuf_free_ooseq+0x50>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	607b      	str	r3, [r7, #4]
 80072be:	e00f      	b.n	80072e0 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d008      	beq.n	80072da <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072cc:	4618      	mov	r0, r3
 80072ce:	f001 fcfd 	bl	8008ccc <tcp_segs_free>
      pcb->ooseq = NULL;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 80072d8:	e005      	b.n	80072e6 <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	607b      	str	r3, [r7, #4]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1ec      	bne.n	80072c0 <pbuf_free_ooseq+0x20>
    }
  }
}
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	2400accc 	.word	0x2400accc
 80072f0:	2400acd4 	.word	0x2400acd4

080072f4 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80072fc:	f7ff ffd0 	bl	80072a0 <pbuf_free_ooseq>
}
 8007300:	bf00      	nop
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800730e:	f007 ff73 	bl	800f1f8 <sys_arch_protect>
 8007312:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8007314:	4b10      	ldr	r3, [pc, #64]	; (8007358 <pbuf_pool_is_empty+0x50>)
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800731a:	4b0f      	ldr	r3, [pc, #60]	; (8007358 <pbuf_pool_is_empty+0x50>)
 800731c:	2201      	movs	r2, #1
 800731e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f007 ff77 	bl	800f214 <sys_arch_unprotect>

  if (!queued) {
 8007326:	78fb      	ldrb	r3, [r7, #3]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d110      	bne.n	800734e <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800732c:	2200      	movs	r2, #0
 800732e:	2100      	movs	r1, #0
 8007330:	480a      	ldr	r0, [pc, #40]	; (800735c <pbuf_pool_is_empty+0x54>)
 8007332:	f7ff f8b7 	bl	80064a4 <tcpip_callback_with_block>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d008      	beq.n	800734e <pbuf_pool_is_empty+0x46>
 800733c:	f007 ff5c 	bl	800f1f8 <sys_arch_protect>
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	4b05      	ldr	r3, [pc, #20]	; (8007358 <pbuf_pool_is_empty+0x50>)
 8007344:	2200      	movs	r2, #0
 8007346:	701a      	strb	r2, [r3, #0]
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f007 ff63 	bl	800f214 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800734e:	bf00      	nop
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	2400accc 	.word	0x2400accc
 800735c:	080072f5 	.word	0x080072f5

08007360 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b088      	sub	sp, #32
 8007364:	af00      	add	r7, sp, #0
 8007366:	4603      	mov	r3, r0
 8007368:	71fb      	strb	r3, [r7, #7]
 800736a:	460b      	mov	r3, r1
 800736c:	80bb      	strh	r3, [r7, #4]
 800736e:	4613      	mov	r3, r2
 8007370:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8007372:	79fb      	ldrb	r3, [r7, #7]
 8007374:	2b04      	cmp	r3, #4
 8007376:	d81c      	bhi.n	80073b2 <pbuf_alloc+0x52>
 8007378:	a201      	add	r2, pc, #4	; (adr r2, 8007380 <pbuf_alloc+0x20>)
 800737a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737e:	bf00      	nop
 8007380:	08007395 	.word	0x08007395
 8007384:	0800739b 	.word	0x0800739b
 8007388:	080073a1 	.word	0x080073a1
 800738c:	080073a7 	.word	0x080073a7
 8007390:	080073ad 	.word	0x080073ad
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8007394:	2336      	movs	r3, #54	; 0x36
 8007396:	82fb      	strh	r3, [r7, #22]
    break;
 8007398:	e014      	b.n	80073c4 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800739a:	2322      	movs	r3, #34	; 0x22
 800739c:	82fb      	strh	r3, [r7, #22]
    break;
 800739e:	e011      	b.n	80073c4 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80073a0:	230e      	movs	r3, #14
 80073a2:	82fb      	strh	r3, [r7, #22]
    break;
 80073a4:	e00e      	b.n	80073c4 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80073a6:	2300      	movs	r3, #0
 80073a8:	82fb      	strh	r3, [r7, #22]
    break;
 80073aa:	e00b      	b.n	80073c4 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 80073ac:	2300      	movs	r3, #0
 80073ae:	82fb      	strh	r3, [r7, #22]
    break;
 80073b0:	e008      	b.n	80073c4 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 80073b2:	4ba5      	ldr	r3, [pc, #660]	; (8007648 <pbuf_alloc+0x2e8>)
 80073b4:	f44f 728b 	mov.w	r2, #278	; 0x116
 80073b8:	49a4      	ldr	r1, [pc, #656]	; (800764c <pbuf_alloc+0x2ec>)
 80073ba:	48a5      	ldr	r0, [pc, #660]	; (8007650 <pbuf_alloc+0x2f0>)
 80073bc:	f009 f948 	bl	8010650 <iprintf>
    return NULL;
 80073c0:	2300      	movs	r3, #0
 80073c2:	e15d      	b.n	8007680 <pbuf_alloc+0x320>
  }

  switch (type) {
 80073c4:	79bb      	ldrb	r3, [r7, #6]
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	f200 8134 	bhi.w	8007634 <pbuf_alloc+0x2d4>
 80073cc:	a201      	add	r2, pc, #4	; (adr r2, 80073d4 <pbuf_alloc+0x74>)
 80073ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d2:	bf00      	nop
 80073d4:	08007575 	.word	0x08007575
 80073d8:	08007601 	.word	0x08007601
 80073dc:	08007601 	.word	0x08007601
 80073e0:	080073e5 	.word	0x080073e5
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80073e4:	200c      	movs	r0, #12
 80073e6:	f7ff fcfd 	bl	8006de4 <memp_malloc>
 80073ea:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d103      	bne.n	80073fa <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 80073f2:	f7ff ff89 	bl	8007308 <pbuf_pool_is_empty>
      return NULL;
 80073f6:	2300      	movs	r3, #0
 80073f8:	e142      	b.n	8007680 <pbuf_alloc+0x320>
    }
    p->type = type;
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	79ba      	ldrb	r2, [r7, #6]
 80073fe:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	2200      	movs	r2, #0
 8007404:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 8007406:	8afb      	ldrh	r3, [r7, #22]
 8007408:	3310      	adds	r3, #16
 800740a:	69fa      	ldr	r2, [r7, #28]
 800740c:	4413      	add	r3, r2
 800740e:	3303      	adds	r3, #3
 8007410:	f023 0303 	bic.w	r3, r3, #3
 8007414:	461a      	mov	r2, r3
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d006      	beq.n	8007434 <pbuf_alloc+0xd4>
 8007426:	4b88      	ldr	r3, [pc, #544]	; (8007648 <pbuf_alloc+0x2e8>)
 8007428:	f240 1229 	movw	r2, #297	; 0x129
 800742c:	4989      	ldr	r1, [pc, #548]	; (8007654 <pbuf_alloc+0x2f4>)
 800742e:	4888      	ldr	r0, [pc, #544]	; (8007650 <pbuf_alloc+0x2f0>)
 8007430:	f009 f90e 	bl	8010650 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	88ba      	ldrh	r2, [r7, #4]
 8007438:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800743a:	8afb      	ldrh	r3, [r7, #22]
 800743c:	3303      	adds	r3, #3
 800743e:	f023 0303 	bic.w	r3, r3, #3
 8007442:	f5c3 62bf 	rsb	r2, r3, #1528	; 0x5f8
 8007446:	88bb      	ldrh	r3, [r7, #4]
 8007448:	4293      	cmp	r3, r2
 800744a:	bf28      	it	cs
 800744c:	4613      	movcs	r3, r2
 800744e:	b29a      	uxth	r2, r3
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	69fa      	ldr	r2, [r7, #28]
 800745a:	8952      	ldrh	r2, [r2, #10]
 800745c:	441a      	add	r2, r3
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 8007464:	429a      	cmp	r2, r3
 8007466:	d906      	bls.n	8007476 <pbuf_alloc+0x116>
 8007468:	4b77      	ldr	r3, [pc, #476]	; (8007648 <pbuf_alloc+0x2e8>)
 800746a:	f44f 7298 	mov.w	r2, #304	; 0x130
 800746e:	497a      	ldr	r1, [pc, #488]	; (8007658 <pbuf_alloc+0x2f8>)
 8007470:	4877      	ldr	r0, [pc, #476]	; (8007650 <pbuf_alloc+0x2f0>)
 8007472:	f009 f8ed 	bl	8010650 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8007476:	8afb      	ldrh	r3, [r7, #22]
 8007478:	3303      	adds	r3, #3
 800747a:	f023 0303 	bic.w	r3, r3, #3
 800747e:	f5b3 6fbf 	cmp.w	r3, #1528	; 0x5f8
 8007482:	d106      	bne.n	8007492 <pbuf_alloc+0x132>
 8007484:	4b70      	ldr	r3, [pc, #448]	; (8007648 <pbuf_alloc+0x2e8>)
 8007486:	f44f 7299 	mov.w	r2, #306	; 0x132
 800748a:	4974      	ldr	r1, [pc, #464]	; (800765c <pbuf_alloc+0x2fc>)
 800748c:	4870      	ldr	r0, [pc, #448]	; (8007650 <pbuf_alloc+0x2f0>)
 800748e:	f009 f8df 	bl	8010650 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	2201      	movs	r2, #1
 8007496:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800749c:	88bb      	ldrh	r3, [r7, #4]
 800749e:	69fa      	ldr	r2, [r7, #28]
 80074a0:	8952      	ldrh	r2, [r2, #10]
 80074a2:	1a9b      	subs	r3, r3, r2
 80074a4:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 80074a6:	e061      	b.n	800756c <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80074a8:	200c      	movs	r0, #12
 80074aa:	f7ff fc9b 	bl	8006de4 <memp_malloc>
 80074ae:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d106      	bne.n	80074c4 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 80074b6:	f7ff ff27 	bl	8007308 <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 80074ba:	69f8      	ldr	r0, [r7, #28]
 80074bc:	f000 fac2 	bl	8007a44 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 80074c0:	2300      	movs	r3, #0
 80074c2:	e0dd      	b.n	8007680 <pbuf_alloc+0x320>
      }
      q->type = type;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	79ba      	ldrb	r2, [r7, #6]
 80074c8:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80074e2:	4293      	cmp	r3, r2
 80074e4:	dd06      	ble.n	80074f4 <pbuf_alloc+0x194>
 80074e6:	4b58      	ldr	r3, [pc, #352]	; (8007648 <pbuf_alloc+0x2e8>)
 80074e8:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80074ec:	495c      	ldr	r1, [pc, #368]	; (8007660 <pbuf_alloc+0x300>)
 80074ee:	4858      	ldr	r0, [pc, #352]	; (8007650 <pbuf_alloc+0x2f0>)
 80074f0:	f009 f8ae 	bl	8010650 <iprintf>
      q->tot_len = (u16_t)rem_len;
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	b29b      	uxth	r3, r3
 8007500:	f5b3 6fbf 	cmp.w	r3, #1528	; 0x5f8
 8007504:	bf28      	it	cs
 8007506:	f44f 63bf 	movcs.w	r3, #1528	; 0x5f8
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f103 0210 	add.w	r2, r3, #16
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	f003 0303 	and.w	r3, r3, #3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d006      	beq.n	8007534 <pbuf_alloc+0x1d4>
 8007526:	4b48      	ldr	r3, [pc, #288]	; (8007648 <pbuf_alloc+0x2e8>)
 8007528:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800752c:	494d      	ldr	r1, [pc, #308]	; (8007664 <pbuf_alloc+0x304>)
 800752e:	4848      	ldr	r0, [pc, #288]	; (8007650 <pbuf_alloc+0x2f0>)
 8007530:	f009 f88e 	bl	8010650 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	69fa      	ldr	r2, [r7, #28]
 800753a:	8952      	ldrh	r2, [r2, #10]
 800753c:	441a      	add	r2, r3
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 8007544:	429a      	cmp	r2, r3
 8007546:	d906      	bls.n	8007556 <pbuf_alloc+0x1f6>
 8007548:	4b3f      	ldr	r3, [pc, #252]	; (8007648 <pbuf_alloc+0x2e8>)
 800754a:	f240 1255 	movw	r2, #341	; 0x155
 800754e:	4942      	ldr	r1, [pc, #264]	; (8007658 <pbuf_alloc+0x2f8>)
 8007550:	483f      	ldr	r0, [pc, #252]	; (8007650 <pbuf_alloc+0x2f0>)
 8007552:	f009 f87d 	bl	8010650 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	895b      	ldrh	r3, [r3, #10]
 8007560:	461a      	mov	r2, r3
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	1a9b      	subs	r3, r3, r2
 8007566:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	2b00      	cmp	r3, #0
 8007570:	dc9a      	bgt.n	80074a8 <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8007572:	e07e      	b.n	8007672 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8007574:	8afb      	ldrh	r3, [r7, #22]
 8007576:	3313      	adds	r3, #19
 8007578:	b29b      	uxth	r3, r3
 800757a:	f023 0303 	bic.w	r3, r3, #3
 800757e:	b29a      	uxth	r2, r3
 8007580:	88bb      	ldrh	r3, [r7, #4]
 8007582:	3303      	adds	r3, #3
 8007584:	b29b      	uxth	r3, r3
 8007586:	f023 0303 	bic.w	r3, r3, #3
 800758a:	b29b      	uxth	r3, r3
 800758c:	4413      	add	r3, r2
 800758e:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8007590:	897a      	ldrh	r2, [r7, #10]
 8007592:	88bb      	ldrh	r3, [r7, #4]
 8007594:	3303      	adds	r3, #3
 8007596:	f023 0303 	bic.w	r3, r3, #3
 800759a:	429a      	cmp	r2, r3
 800759c:	d201      	bcs.n	80075a2 <pbuf_alloc+0x242>
        return NULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	e06e      	b.n	8007680 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 80075a2:	897b      	ldrh	r3, [r7, #10]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7ff fa8b 	bl	8006ac0 <mem_malloc>
 80075aa:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <pbuf_alloc+0x256>
      return NULL;
 80075b2:	2300      	movs	r3, #0
 80075b4:	e064      	b.n	8007680 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80075b6:	8afb      	ldrh	r3, [r7, #22]
 80075b8:	3310      	adds	r3, #16
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	4413      	add	r3, r2
 80075be:	3303      	adds	r3, #3
 80075c0:	f023 0303 	bic.w	r3, r3, #3
 80075c4:	461a      	mov	r2, r3
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	88ba      	ldrh	r2, [r7, #4]
 80075ce:	811a      	strh	r2, [r3, #8]
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	891a      	ldrh	r2, [r3, #8]
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	2200      	movs	r2, #0
 80075dc:	601a      	str	r2, [r3, #0]
    p->type = type;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	79ba      	ldrb	r2, [r7, #6]
 80075e2:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f003 0303 	and.w	r3, r3, #3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d03f      	beq.n	8007670 <pbuf_alloc+0x310>
 80075f0:	4b15      	ldr	r3, [pc, #84]	; (8007648 <pbuf_alloc+0x2e8>)
 80075f2:	f240 1277 	movw	r2, #375	; 0x177
 80075f6:	491c      	ldr	r1, [pc, #112]	; (8007668 <pbuf_alloc+0x308>)
 80075f8:	4815      	ldr	r0, [pc, #84]	; (8007650 <pbuf_alloc+0x2f0>)
 80075fa:	f009 f829 	bl	8010650 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 80075fe:	e037      	b.n	8007670 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8007600:	200b      	movs	r0, #11
 8007602:	f7ff fbef 	bl	8006de4 <memp_malloc>
 8007606:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800760e:	2300      	movs	r3, #0
 8007610:	e036      	b.n	8007680 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	2200      	movs	r2, #0
 8007616:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	88ba      	ldrh	r2, [r7, #4]
 800761c:	811a      	strh	r2, [r3, #8]
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	891a      	ldrh	r2, [r3, #8]
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	2200      	movs	r2, #0
 800762a:	601a      	str	r2, [r3, #0]
    p->type = type;
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	79ba      	ldrb	r2, [r7, #6]
 8007630:	731a      	strb	r2, [r3, #12]
    break;
 8007632:	e01e      	b.n	8007672 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8007634:	4b04      	ldr	r3, [pc, #16]	; (8007648 <pbuf_alloc+0x2e8>)
 8007636:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800763a:	490c      	ldr	r1, [pc, #48]	; (800766c <pbuf_alloc+0x30c>)
 800763c:	4804      	ldr	r0, [pc, #16]	; (8007650 <pbuf_alloc+0x2f0>)
 800763e:	f009 f807 	bl	8010650 <iprintf>
    return NULL;
 8007642:	2300      	movs	r3, #0
 8007644:	e01c      	b.n	8007680 <pbuf_alloc+0x320>
 8007646:	bf00      	nop
 8007648:	08011890 	.word	0x08011890
 800764c:	080118c0 	.word	0x080118c0
 8007650:	080118dc 	.word	0x080118dc
 8007654:	08011904 	.word	0x08011904
 8007658:	08011934 	.word	0x08011934
 800765c:	08011968 	.word	0x08011968
 8007660:	0801199c 	.word	0x0801199c
 8007664:	080119b0 	.word	0x080119b0
 8007668:	080119e0 	.word	0x080119e0
 800766c:	08011a0c 	.word	0x08011a0c
    break;
 8007670:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	2201      	movs	r2, #1
 8007676:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	2200      	movs	r2, #0
 800767c:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800767e:	69fb      	ldr	r3, [r7, #28]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3720      	adds	r7, #32
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	603b      	str	r3, [r7, #0]
 8007690:	4603      	mov	r3, r0
 8007692:	71fb      	strb	r3, [r7, #7]
 8007694:	460b      	mov	r3, r1
 8007696:	80bb      	strh	r3, [r7, #4]
 8007698:	4613      	mov	r3, r2
 800769a:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800769c:	79fb      	ldrb	r3, [r7, #7]
 800769e:	2b04      	cmp	r3, #4
 80076a0:	d81b      	bhi.n	80076da <pbuf_alloced_custom+0x52>
 80076a2:	a201      	add	r2, pc, #4	; (adr r2, 80076a8 <pbuf_alloced_custom+0x20>)
 80076a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a8:	080076bd 	.word	0x080076bd
 80076ac:	080076c3 	.word	0x080076c3
 80076b0:	080076c9 	.word	0x080076c9
 80076b4:	080076cf 	.word	0x080076cf
 80076b8:	080076d5 	.word	0x080076d5
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80076bc:	2336      	movs	r3, #54	; 0x36
 80076be:	81fb      	strh	r3, [r7, #14]
    break;
 80076c0:	e014      	b.n	80076ec <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80076c2:	2322      	movs	r3, #34	; 0x22
 80076c4:	81fb      	strh	r3, [r7, #14]
    break;
 80076c6:	e011      	b.n	80076ec <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80076c8:	230e      	movs	r3, #14
 80076ca:	81fb      	strh	r3, [r7, #14]
    break;
 80076cc:	e00e      	b.n	80076ec <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80076ce:	2300      	movs	r3, #0
 80076d0:	81fb      	strh	r3, [r7, #14]
    break;
 80076d2:	e00b      	b.n	80076ec <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 80076d4:	2300      	movs	r3, #0
 80076d6:	81fb      	strh	r3, [r7, #14]
    break;
 80076d8:	e008      	b.n	80076ec <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 80076da:	4b1d      	ldr	r3, [pc, #116]	; (8007750 <pbuf_alloced_custom+0xc8>)
 80076dc:	f240 12c5 	movw	r2, #453	; 0x1c5
 80076e0:	491c      	ldr	r1, [pc, #112]	; (8007754 <pbuf_alloced_custom+0xcc>)
 80076e2:	481d      	ldr	r0, [pc, #116]	; (8007758 <pbuf_alloced_custom+0xd0>)
 80076e4:	f008 ffb4 	bl	8010650 <iprintf>
    return NULL;
 80076e8:	2300      	movs	r3, #0
 80076ea:	e02d      	b.n	8007748 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80076ec:	89fb      	ldrh	r3, [r7, #14]
 80076ee:	3303      	adds	r3, #3
 80076f0:	f023 0203 	bic.w	r2, r3, #3
 80076f4:	88bb      	ldrh	r3, [r7, #4]
 80076f6:	441a      	add	r2, r3
 80076f8:	8bbb      	ldrh	r3, [r7, #28]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d901      	bls.n	8007702 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80076fe:	2300      	movs	r3, #0
 8007700:	e022      	b.n	8007748 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d008      	beq.n	8007720 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800770e:	89fb      	ldrh	r3, [r7, #14]
 8007710:	3303      	adds	r3, #3
 8007712:	f023 0303 	bic.w	r3, r3, #3
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	441a      	add	r2, r3
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	605a      	str	r2, [r3, #4]
 800771e:	e002      	b.n	8007726 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2200      	movs	r2, #0
 8007724:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	2202      	movs	r2, #2
 800772a:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	88ba      	ldrh	r2, [r7, #4]
 8007730:	811a      	strh	r2, [r3, #8]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	891a      	ldrh	r2, [r3, #8]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	79ba      	ldrb	r2, [r7, #6]
 800773e:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	2201      	movs	r2, #1
 8007744:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8007746:	683b      	ldr	r3, [r7, #0]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	08011890 	.word	0x08011890
 8007754:	08011a28 	.word	0x08011a28
 8007758:	080118dc 	.word	0x080118dc

0800775c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b086      	sub	sp, #24
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	460b      	mov	r3, r1
 8007766:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d106      	bne.n	800777c <pbuf_realloc+0x20>
 800776e:	4b4b      	ldr	r3, [pc, #300]	; (800789c <pbuf_realloc+0x140>)
 8007770:	f240 12f3 	movw	r2, #499	; 0x1f3
 8007774:	494a      	ldr	r1, [pc, #296]	; (80078a0 <pbuf_realloc+0x144>)
 8007776:	484b      	ldr	r0, [pc, #300]	; (80078a4 <pbuf_realloc+0x148>)
 8007778:	f008 ff6a 	bl	8010650 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	7b1b      	ldrb	r3, [r3, #12]
 8007780:	2b03      	cmp	r3, #3
 8007782:	d012      	beq.n	80077aa <pbuf_realloc+0x4e>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	7b1b      	ldrb	r3, [r3, #12]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d00e      	beq.n	80077aa <pbuf_realloc+0x4e>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	7b1b      	ldrb	r3, [r3, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00a      	beq.n	80077aa <pbuf_realloc+0x4e>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	7b1b      	ldrb	r3, [r3, #12]
 8007798:	2b02      	cmp	r3, #2
 800779a:	d006      	beq.n	80077aa <pbuf_realloc+0x4e>
 800779c:	4b3f      	ldr	r3, [pc, #252]	; (800789c <pbuf_realloc+0x140>)
 800779e:	f240 12f7 	movw	r2, #503	; 0x1f7
 80077a2:	4941      	ldr	r1, [pc, #260]	; (80078a8 <pbuf_realloc+0x14c>)
 80077a4:	483f      	ldr	r0, [pc, #252]	; (80078a4 <pbuf_realloc+0x148>)
 80077a6:	f008 ff53 	bl	8010650 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	891b      	ldrh	r3, [r3, #8]
 80077ae:	887a      	ldrh	r2, [r7, #2]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d26f      	bcs.n	8007894 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 80077b4:	887b      	ldrh	r3, [r7, #2]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	8912      	ldrh	r2, [r2, #8]
 80077ba:	1a9b      	subs	r3, r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80077be:	887b      	ldrh	r3, [r7, #2]
 80077c0:	827b      	strh	r3, [r7, #18]
  q = p;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80077c6:	e025      	b.n	8007814 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	895b      	ldrh	r3, [r3, #10]
 80077cc:	8a7a      	ldrh	r2, [r7, #18]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80077d8:	4293      	cmp	r3, r2
 80077da:	dd06      	ble.n	80077ea <pbuf_realloc+0x8e>
 80077dc:	4b2f      	ldr	r3, [pc, #188]	; (800789c <pbuf_realloc+0x140>)
 80077de:	f240 220b 	movw	r2, #523	; 0x20b
 80077e2:	4932      	ldr	r1, [pc, #200]	; (80078ac <pbuf_realloc+0x150>)
 80077e4:	482f      	ldr	r0, [pc, #188]	; (80078a4 <pbuf_realloc+0x148>)
 80077e6:	f008 ff33 	bl	8010650 <iprintf>
    q->tot_len += (u16_t)grow;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	891a      	ldrh	r2, [r3, #8]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	4413      	add	r3, r2
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d106      	bne.n	8007814 <pbuf_realloc+0xb8>
 8007806:	4b25      	ldr	r3, [pc, #148]	; (800789c <pbuf_realloc+0x140>)
 8007808:	f240 220f 	movw	r2, #527	; 0x20f
 800780c:	4928      	ldr	r1, [pc, #160]	; (80078b0 <pbuf_realloc+0x154>)
 800780e:	4825      	ldr	r0, [pc, #148]	; (80078a4 <pbuf_realloc+0x148>)
 8007810:	f008 ff1e 	bl	8010650 <iprintf>
  while (rem_len > q->len) {
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	895b      	ldrh	r3, [r3, #10]
 8007818:	8a7a      	ldrh	r2, [r7, #18]
 800781a:	429a      	cmp	r2, r3
 800781c:	d8d4      	bhi.n	80077c8 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	7b1b      	ldrb	r3, [r3, #12]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d122      	bne.n	800786c <pbuf_realloc+0x110>
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	895b      	ldrh	r3, [r3, #10]
 800782a:	8a7a      	ldrh	r2, [r7, #18]
 800782c:	429a      	cmp	r2, r3
 800782e:	d01d      	beq.n	800786c <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	7b5b      	ldrb	r3, [r3, #13]
 8007834:	f003 0302 	and.w	r3, r3, #2
 8007838:	2b00      	cmp	r3, #0
 800783a:	d117      	bne.n	800786c <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	461a      	mov	r2, r3
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	b29a      	uxth	r2, r3
 8007848:	8a7b      	ldrh	r3, [r7, #18]
 800784a:	4413      	add	r3, r2
 800784c:	b29b      	uxth	r3, r3
 800784e:	4619      	mov	r1, r3
 8007850:	6978      	ldr	r0, [r7, #20]
 8007852:	f7ff f84b 	bl	80068ec <mem_trim>
 8007856:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d106      	bne.n	800786c <pbuf_realloc+0x110>
 800785e:	4b0f      	ldr	r3, [pc, #60]	; (800789c <pbuf_realloc+0x140>)
 8007860:	f240 221d 	movw	r2, #541	; 0x21d
 8007864:	4913      	ldr	r1, [pc, #76]	; (80078b4 <pbuf_realloc+0x158>)
 8007866:	480f      	ldr	r0, [pc, #60]	; (80078a4 <pbuf_realloc+0x148>)
 8007868:	f008 fef2 	bl	8010650 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	8a7a      	ldrh	r2, [r7, #18]
 8007870:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	895a      	ldrh	r2, [r3, #10]
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d004      	beq.n	800788c <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4618      	mov	r0, r3
 8007888:	f000 f8dc 	bl	8007a44 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	2200      	movs	r2, #0
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	e000      	b.n	8007896 <pbuf_realloc+0x13a>
    return;
 8007894:	bf00      	nop

}
 8007896:	3718      	adds	r7, #24
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}
 800789c:	08011890 	.word	0x08011890
 80078a0:	08011a4c 	.word	0x08011a4c
 80078a4:	080118dc 	.word	0x080118dc
 80078a8:	08011a64 	.word	0x08011a64
 80078ac:	08011a80 	.word	0x08011a80
 80078b0:	08011a94 	.word	0x08011a94
 80078b4:	08011aac 	.word	0x08011aac

080078b8 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	460b      	mov	r3, r1
 80078c2:	807b      	strh	r3, [r7, #2]
 80078c4:	4613      	mov	r3, r2
 80078c6:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d106      	bne.n	80078dc <pbuf_header_impl+0x24>
 80078ce:	4b46      	ldr	r3, [pc, #280]	; (80079e8 <pbuf_header_impl+0x130>)
 80078d0:	f240 223f 	movw	r2, #575	; 0x23f
 80078d4:	4945      	ldr	r1, [pc, #276]	; (80079ec <pbuf_header_impl+0x134>)
 80078d6:	4846      	ldr	r0, [pc, #280]	; (80079f0 <pbuf_header_impl+0x138>)
 80078d8:	f008 feba 	bl	8010650 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 80078dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <pbuf_header_impl+0x32>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <pbuf_header_impl+0x36>
    return 0;
 80078ea:	2300      	movs	r3, #0
 80078ec:	e078      	b.n	80079e0 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80078ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	da10      	bge.n	8007918 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80078f6:	887b      	ldrh	r3, [r7, #2]
 80078f8:	425b      	negs	r3, r3
 80078fa:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	895b      	ldrh	r3, [r3, #10]
 8007900:	89fa      	ldrh	r2, [r7, #14]
 8007902:	429a      	cmp	r2, r3
 8007904:	d90a      	bls.n	800791c <pbuf_header_impl+0x64>
 8007906:	4b38      	ldr	r3, [pc, #224]	; (80079e8 <pbuf_header_impl+0x130>)
 8007908:	f240 2247 	movw	r2, #583	; 0x247
 800790c:	4939      	ldr	r1, [pc, #228]	; (80079f4 <pbuf_header_impl+0x13c>)
 800790e:	4838      	ldr	r0, [pc, #224]	; (80079f0 <pbuf_header_impl+0x138>)
 8007910:	f008 fe9e 	bl	8010650 <iprintf>
 8007914:	2301      	movs	r3, #1
 8007916:	e063      	b.n	80079e0 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8007918:	887b      	ldrh	r3, [r7, #2]
 800791a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	7b1b      	ldrb	r3, [r3, #12]
 8007920:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8007928:	89bb      	ldrh	r3, [r7, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d002      	beq.n	8007934 <pbuf_header_impl+0x7c>
 800792e:	89bb      	ldrh	r3, [r7, #12]
 8007930:	2b03      	cmp	r3, #3
 8007932:	d112      	bne.n	800795a <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800793c:	425b      	negs	r3, r3
 800793e:	441a      	add	r2, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3310      	adds	r3, #16
 800794c:	429a      	cmp	r2, r3
 800794e:	d238      	bcs.n	80079c2 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8007956:	2301      	movs	r3, #1
 8007958:	e042      	b.n	80079e0 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800795a:	89bb      	ldrh	r3, [r7, #12]
 800795c:	2b02      	cmp	r3, #2
 800795e:	d002      	beq.n	8007966 <pbuf_header_impl+0xae>
 8007960:	89bb      	ldrh	r3, [r7, #12]
 8007962:	2b01      	cmp	r3, #1
 8007964:	d124      	bne.n	80079b0 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8007966:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800796a:	2b00      	cmp	r3, #0
 800796c:	da0d      	bge.n	800798a <pbuf_header_impl+0xd2>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	895b      	ldrh	r3, [r3, #10]
 8007972:	89fa      	ldrh	r2, [r7, #14]
 8007974:	429a      	cmp	r2, r3
 8007976:	d808      	bhi.n	800798a <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007980:	425b      	negs	r3, r3
 8007982:	441a      	add	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	605a      	str	r2, [r3, #4]
 8007988:	e011      	b.n	80079ae <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800798a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800798e:	2b00      	cmp	r3, #0
 8007990:	dd0b      	ble.n	80079aa <pbuf_header_impl+0xf2>
 8007992:	787b      	ldrb	r3, [r7, #1]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d008      	beq.n	80079aa <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685a      	ldr	r2, [r3, #4]
 800799c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80079a0:	425b      	negs	r3, r3
 80079a2:	441a      	add	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	605a      	str	r2, [r3, #4]
 80079a8:	e001      	b.n	80079ae <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e018      	b.n	80079e0 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80079ae:	e008      	b.n	80079c2 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 80079b0:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <pbuf_header_impl+0x130>)
 80079b2:	f240 2277 	movw	r2, #631	; 0x277
 80079b6:	4910      	ldr	r1, [pc, #64]	; (80079f8 <pbuf_header_impl+0x140>)
 80079b8:	480d      	ldr	r0, [pc, #52]	; (80079f0 <pbuf_header_impl+0x138>)
 80079ba:	f008 fe49 	bl	8010650 <iprintf>
    return 1;
 80079be:	2301      	movs	r3, #1
 80079c0:	e00e      	b.n	80079e0 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	895a      	ldrh	r2, [r3, #10]
 80079c6:	887b      	ldrh	r3, [r7, #2]
 80079c8:	4413      	add	r3, r2
 80079ca:	b29a      	uxth	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	891a      	ldrh	r2, [r3, #8]
 80079d4:	887b      	ldrh	r3, [r7, #2]
 80079d6:	4413      	add	r3, r2
 80079d8:	b29a      	uxth	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	08011890 	.word	0x08011890
 80079ec:	08011ac8 	.word	0x08011ac8
 80079f0:	080118dc 	.word	0x080118dc
 80079f4:	08011ad4 	.word	0x08011ad4
 80079f8:	08011af4 	.word	0x08011af4

080079fc <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	460b      	mov	r3, r1
 8007a06:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8007a08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	4619      	mov	r1, r3
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff ff51 	bl	80078b8 <pbuf_header_impl>
 8007a16:	4603      	mov	r3, r0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	460b      	mov	r3, r1
 8007a2a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8007a2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a30:	2201      	movs	r2, #1
 8007a32:	4619      	mov	r1, r3
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7ff ff3f 	bl	80078b8 <pbuf_header_impl>
 8007a3a:	4603      	mov	r3, r0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3708      	adds	r7, #8
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d10b      	bne.n	8007a6a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d106      	bne.n	8007a66 <pbuf_free+0x22>
 8007a58:	4b41      	ldr	r3, [pc, #260]	; (8007b60 <pbuf_free+0x11c>)
 8007a5a:	f240 22d2 	movw	r2, #722	; 0x2d2
 8007a5e:	4941      	ldr	r1, [pc, #260]	; (8007b64 <pbuf_free+0x120>)
 8007a60:	4841      	ldr	r0, [pc, #260]	; (8007b68 <pbuf_free+0x124>)
 8007a62:	f008 fdf5 	bl	8010650 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	e076      	b.n	8007b58 <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	7b1b      	ldrb	r3, [r3, #12]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d012      	beq.n	8007a98 <pbuf_free+0x54>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	7b1b      	ldrb	r3, [r3, #12]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d00e      	beq.n	8007a98 <pbuf_free+0x54>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	7b1b      	ldrb	r3, [r3, #12]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d00a      	beq.n	8007a98 <pbuf_free+0x54>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	7b1b      	ldrb	r3, [r3, #12]
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d006      	beq.n	8007a98 <pbuf_free+0x54>
 8007a8a:	4b35      	ldr	r3, [pc, #212]	; (8007b60 <pbuf_free+0x11c>)
 8007a8c:	f240 22de 	movw	r2, #734	; 0x2de
 8007a90:	4936      	ldr	r1, [pc, #216]	; (8007b6c <pbuf_free+0x128>)
 8007a92:	4835      	ldr	r0, [pc, #212]	; (8007b68 <pbuf_free+0x124>)
 8007a94:	f008 fddc 	bl	8010650 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8007a9c:	e058      	b.n	8007b50 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8007a9e:	f007 fbab 	bl	800f1f8 <sys_arch_protect>
 8007aa2:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	89db      	ldrh	r3, [r3, #14]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d106      	bne.n	8007aba <pbuf_free+0x76>
 8007aac:	4b2c      	ldr	r3, [pc, #176]	; (8007b60 <pbuf_free+0x11c>)
 8007aae:	f240 22eb 	movw	r2, #747	; 0x2eb
 8007ab2:	492f      	ldr	r1, [pc, #188]	; (8007b70 <pbuf_free+0x12c>)
 8007ab4:	482c      	ldr	r0, [pc, #176]	; (8007b68 <pbuf_free+0x124>)
 8007ab6:	f008 fdcb 	bl	8010650 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	89db      	ldrh	r3, [r3, #14]
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	81da      	strh	r2, [r3, #14]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	89db      	ldrh	r3, [r3, #14]
 8007aca:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 8007acc:	69b8      	ldr	r0, [r7, #24]
 8007ace:	f007 fba1 	bl	800f214 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8007ad2:	8afb      	ldrh	r3, [r7, #22]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d139      	bne.n	8007b4c <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	7b1b      	ldrb	r3, [r3, #12]
 8007ae2:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	7b5b      	ldrb	r3, [r3, #13]
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d011      	beq.n	8007b14 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d106      	bne.n	8007b0a <pbuf_free+0xc6>
 8007afc:	4b18      	ldr	r3, [pc, #96]	; (8007b60 <pbuf_free+0x11c>)
 8007afe:	f240 22f9 	movw	r2, #761	; 0x2f9
 8007b02:	491c      	ldr	r1, [pc, #112]	; (8007b74 <pbuf_free+0x130>)
 8007b04:	4818      	ldr	r0, [pc, #96]	; (8007b68 <pbuf_free+0x124>)
 8007b06:	f008 fda3 	bl	8010650 <iprintf>
        pc->custom_free_function(p);
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	4798      	blx	r3
 8007b12:	e015      	b.n	8007b40 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8007b14:	89fb      	ldrh	r3, [r7, #14]
 8007b16:	2b03      	cmp	r3, #3
 8007b18:	d104      	bne.n	8007b24 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 8007b1a:	6879      	ldr	r1, [r7, #4]
 8007b1c:	200c      	movs	r0, #12
 8007b1e:	f7ff f9d7 	bl	8006ed0 <memp_free>
 8007b22:	e00d      	b.n	8007b40 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8007b24:	89fb      	ldrh	r3, [r7, #14]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d002      	beq.n	8007b30 <pbuf_free+0xec>
 8007b2a:	89fb      	ldrh	r3, [r7, #14]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d104      	bne.n	8007b3a <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 8007b30:	6879      	ldr	r1, [r7, #4]
 8007b32:	200b      	movs	r0, #11
 8007b34:	f7ff f9cc 	bl	8006ed0 <memp_free>
 8007b38:	e002      	b.n	8007b40 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f7fe fe68 	bl	8006810 <mem_free>
        }
      }
      count++;
 8007b40:	7ffb      	ldrb	r3, [r7, #31]
 8007b42:	3301      	adds	r3, #1
 8007b44:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	607b      	str	r3, [r7, #4]
 8007b4a:	e001      	b.n	8007b50 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1a3      	bne.n	8007a9e <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8007b56:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3720      	adds	r7, #32
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	08011890 	.word	0x08011890
 8007b64:	08011ac8 	.word	0x08011ac8
 8007b68:	080118dc 	.word	0x080118dc
 8007b6c:	08011b04 	.word	0x08011b04
 8007b70:	08011b1c 	.word	0x08011b1c
 8007b74:	08011b34 	.word	0x08011b34

08007b78 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8007b80:	2300      	movs	r3, #0
 8007b82:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8007b84:	e005      	b.n	8007b92 <pbuf_clen+0x1a>
    ++len;
 8007b86:	89fb      	ldrh	r3, [r7, #14]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1f6      	bne.n	8007b86 <pbuf_clen+0xe>
  }
  return len;
 8007b98:	89fb      	ldrh	r3, [r7, #14]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
	...

08007ba8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d016      	beq.n	8007be4 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 8007bb6:	f007 fb1f 	bl	800f1f8 <sys_arch_protect>
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	89db      	ldrh	r3, [r3, #14]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	81da      	strh	r2, [r3, #14]
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f007 fb23 	bl	800f214 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	89db      	ldrh	r3, [r3, #14]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d106      	bne.n	8007be4 <pbuf_ref+0x3c>
 8007bd6:	4b05      	ldr	r3, [pc, #20]	; (8007bec <pbuf_ref+0x44>)
 8007bd8:	f240 3239 	movw	r2, #825	; 0x339
 8007bdc:	4904      	ldr	r1, [pc, #16]	; (8007bf0 <pbuf_ref+0x48>)
 8007bde:	4805      	ldr	r0, [pc, #20]	; (8007bf4 <pbuf_ref+0x4c>)
 8007be0:	f008 fd36 	bl	8010650 <iprintf>
  }
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	08011890 	.word	0x08011890
 8007bf0:	08011b58 	.word	0x08011b58
 8007bf4:	080118dc 	.word	0x080118dc

08007bf8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d002      	beq.n	8007c0e <pbuf_cat+0x16>
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d107      	bne.n	8007c1e <pbuf_cat+0x26>
 8007c0e:	4b20      	ldr	r3, [pc, #128]	; (8007c90 <pbuf_cat+0x98>)
 8007c10:	f240 324d 	movw	r2, #845	; 0x34d
 8007c14:	491f      	ldr	r1, [pc, #124]	; (8007c94 <pbuf_cat+0x9c>)
 8007c16:	4820      	ldr	r0, [pc, #128]	; (8007c98 <pbuf_cat+0xa0>)
 8007c18:	f008 fd1a 	bl	8010650 <iprintf>
 8007c1c:	e034      	b.n	8007c88 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	60fb      	str	r3, [r7, #12]
 8007c22:	e00a      	b.n	8007c3a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	891a      	ldrh	r2, [r3, #8]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	891b      	ldrh	r3, [r3, #8]
 8007c2c:	4413      	add	r3, r2
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	60fb      	str	r3, [r7, #12]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1f0      	bne.n	8007c24 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	891a      	ldrh	r2, [r3, #8]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	895b      	ldrh	r3, [r3, #10]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d006      	beq.n	8007c5c <pbuf_cat+0x64>
 8007c4e:	4b10      	ldr	r3, [pc, #64]	; (8007c90 <pbuf_cat+0x98>)
 8007c50:	f240 3255 	movw	r2, #853	; 0x355
 8007c54:	4911      	ldr	r1, [pc, #68]	; (8007c9c <pbuf_cat+0xa4>)
 8007c56:	4810      	ldr	r0, [pc, #64]	; (8007c98 <pbuf_cat+0xa0>)
 8007c58:	f008 fcfa 	bl	8010650 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d006      	beq.n	8007c72 <pbuf_cat+0x7a>
 8007c64:	4b0a      	ldr	r3, [pc, #40]	; (8007c90 <pbuf_cat+0x98>)
 8007c66:	f240 3256 	movw	r2, #854	; 0x356
 8007c6a:	490d      	ldr	r1, [pc, #52]	; (8007ca0 <pbuf_cat+0xa8>)
 8007c6c:	480a      	ldr	r0, [pc, #40]	; (8007c98 <pbuf_cat+0xa0>)
 8007c6e:	f008 fcef 	bl	8010650 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	891a      	ldrh	r2, [r3, #8]
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	891b      	ldrh	r3, [r3, #8]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	683a      	ldr	r2, [r7, #0]
 8007c86:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	08011890 	.word	0x08011890
 8007c94:	08011b6c 	.word	0x08011b6c
 8007c98:	080118dc 	.word	0x080118dc
 8007c9c:	08011ba4 	.word	0x08011ba4
 8007ca0:	08011bd4 	.word	0x08011bd4

08007ca4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	81fb      	strh	r3, [r7, #14]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d008      	beq.n	8007cce <pbuf_copy+0x2a>
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d005      	beq.n	8007cce <pbuf_copy+0x2a>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	891a      	ldrh	r2, [r3, #8]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	891b      	ldrh	r3, [r3, #8]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d209      	bcs.n	8007ce2 <pbuf_copy+0x3e>
 8007cce:	4b54      	ldr	r3, [pc, #336]	; (8007e20 <pbuf_copy+0x17c>)
 8007cd0:	f240 32bd 	movw	r2, #957	; 0x3bd
 8007cd4:	4953      	ldr	r1, [pc, #332]	; (8007e24 <pbuf_copy+0x180>)
 8007cd6:	4854      	ldr	r0, [pc, #336]	; (8007e28 <pbuf_copy+0x184>)
 8007cd8:	f008 fcba 	bl	8010650 <iprintf>
 8007cdc:	f06f 030f 	mvn.w	r3, #15
 8007ce0:	e099      	b.n	8007e16 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	895b      	ldrh	r3, [r3, #10]
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	89fb      	ldrh	r3, [r7, #14]
 8007cea:	1ad2      	subs	r2, r2, r3
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	895b      	ldrh	r3, [r3, #10]
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	89bb      	ldrh	r3, [r7, #12]
 8007cf4:	1acb      	subs	r3, r1, r3
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	db05      	blt.n	8007d06 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	895a      	ldrh	r2, [r3, #10]
 8007cfe:	89bb      	ldrh	r3, [r7, #12]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	817b      	strh	r3, [r7, #10]
 8007d04:	e004      	b.n	8007d10 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	895a      	ldrh	r2, [r3, #10]
 8007d0a:	89fb      	ldrh	r3, [r7, #14]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685a      	ldr	r2, [r3, #4]
 8007d14:	89fb      	ldrh	r3, [r7, #14]
 8007d16:	18d0      	adds	r0, r2, r3
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	89bb      	ldrh	r3, [r7, #12]
 8007d1e:	4413      	add	r3, r2
 8007d20:	897a      	ldrh	r2, [r7, #10]
 8007d22:	4619      	mov	r1, r3
 8007d24:	f008 fc81 	bl	801062a <memcpy>
    offset_to += len;
 8007d28:	89fa      	ldrh	r2, [r7, #14]
 8007d2a:	897b      	ldrh	r3, [r7, #10]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8007d30:	89ba      	ldrh	r2, [r7, #12]
 8007d32:	897b      	ldrh	r3, [r7, #10]
 8007d34:	4413      	add	r3, r2
 8007d36:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	895b      	ldrh	r3, [r3, #10]
 8007d3c:	89fa      	ldrh	r2, [r7, #14]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d906      	bls.n	8007d50 <pbuf_copy+0xac>
 8007d42:	4b37      	ldr	r3, [pc, #220]	; (8007e20 <pbuf_copy+0x17c>)
 8007d44:	f240 32cd 	movw	r2, #973	; 0x3cd
 8007d48:	4938      	ldr	r1, [pc, #224]	; (8007e2c <pbuf_copy+0x188>)
 8007d4a:	4837      	ldr	r0, [pc, #220]	; (8007e28 <pbuf_copy+0x184>)
 8007d4c:	f008 fc80 	bl	8010650 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	895b      	ldrh	r3, [r3, #10]
 8007d54:	89ba      	ldrh	r2, [r7, #12]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d906      	bls.n	8007d68 <pbuf_copy+0xc4>
 8007d5a:	4b31      	ldr	r3, [pc, #196]	; (8007e20 <pbuf_copy+0x17c>)
 8007d5c:	f240 32ce 	movw	r2, #974	; 0x3ce
 8007d60:	4933      	ldr	r1, [pc, #204]	; (8007e30 <pbuf_copy+0x18c>)
 8007d62:	4831      	ldr	r0, [pc, #196]	; (8007e28 <pbuf_copy+0x184>)
 8007d64:	f008 fc74 	bl	8010650 <iprintf>
    if (offset_from >= p_from->len) {
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	895b      	ldrh	r3, [r3, #10]
 8007d6c:	89ba      	ldrh	r2, [r7, #12]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d304      	bcc.n	8007d7c <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8007d72:	2300      	movs	r3, #0
 8007d74:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	895b      	ldrh	r3, [r3, #10]
 8007d80:	89fa      	ldrh	r2, [r7, #14]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d114      	bne.n	8007db0 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8007d86:	2300      	movs	r3, #0
 8007d88:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10c      	bne.n	8007db0 <pbuf_copy+0x10c>
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d009      	beq.n	8007db0 <pbuf_copy+0x10c>
 8007d9c:	4b20      	ldr	r3, [pc, #128]	; (8007e20 <pbuf_copy+0x17c>)
 8007d9e:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8007da2:	4924      	ldr	r1, [pc, #144]	; (8007e34 <pbuf_copy+0x190>)
 8007da4:	4820      	ldr	r0, [pc, #128]	; (8007e28 <pbuf_copy+0x184>)
 8007da6:	f008 fc53 	bl	8010650 <iprintf>
 8007daa:	f06f 030f 	mvn.w	r3, #15
 8007dae:	e032      	b.n	8007e16 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d013      	beq.n	8007dde <pbuf_copy+0x13a>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	895a      	ldrh	r2, [r3, #10]
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	891b      	ldrh	r3, [r3, #8]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d10d      	bne.n	8007dde <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d009      	beq.n	8007dde <pbuf_copy+0x13a>
 8007dca:	4b15      	ldr	r3, [pc, #84]	; (8007e20 <pbuf_copy+0x17c>)
 8007dcc:	f240 32de 	movw	r2, #990	; 0x3de
 8007dd0:	4919      	ldr	r1, [pc, #100]	; (8007e38 <pbuf_copy+0x194>)
 8007dd2:	4815      	ldr	r0, [pc, #84]	; (8007e28 <pbuf_copy+0x184>)
 8007dd4:	f008 fc3c 	bl	8010650 <iprintf>
 8007dd8:	f06f 0305 	mvn.w	r3, #5
 8007ddc:	e01b      	b.n	8007e16 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d013      	beq.n	8007e0c <pbuf_copy+0x168>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	895a      	ldrh	r2, [r3, #10]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	891b      	ldrh	r3, [r3, #8]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d10d      	bne.n	8007e0c <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d009      	beq.n	8007e0c <pbuf_copy+0x168>
 8007df8:	4b09      	ldr	r3, [pc, #36]	; (8007e20 <pbuf_copy+0x17c>)
 8007dfa:	f240 32e3 	movw	r2, #995	; 0x3e3
 8007dfe:	490e      	ldr	r1, [pc, #56]	; (8007e38 <pbuf_copy+0x194>)
 8007e00:	4809      	ldr	r0, [pc, #36]	; (8007e28 <pbuf_copy+0x184>)
 8007e02:	f008 fc25 	bl	8010650 <iprintf>
 8007e06:	f06f 0305 	mvn.w	r3, #5
 8007e0a:	e004      	b.n	8007e16 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f47f af67 	bne.w	8007ce2 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	08011890 	.word	0x08011890
 8007e24:	08011c20 	.word	0x08011c20
 8007e28:	080118dc 	.word	0x080118dc
 8007e2c:	08011c50 	.word	0x08011c50
 8007e30:	08011c68 	.word	0x08011c68
 8007e34:	08011c84 	.word	0x08011c84
 8007e38:	08011c94 	.word	0x08011c94

08007e3c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b088      	sub	sp, #32
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	4611      	mov	r1, r2
 8007e48:	461a      	mov	r2, r3
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	80fb      	strh	r3, [r7, #6]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8007e52:	2300      	movs	r3, #0
 8007e54:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d108      	bne.n	8007e6e <pbuf_copy_partial+0x32>
 8007e5c:	4b30      	ldr	r3, [pc, #192]	; (8007f20 <pbuf_copy_partial+0xe4>)
 8007e5e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8007e62:	4930      	ldr	r1, [pc, #192]	; (8007f24 <pbuf_copy_partial+0xe8>)
 8007e64:	4830      	ldr	r0, [pc, #192]	; (8007f28 <pbuf_copy_partial+0xec>)
 8007e66:	f008 fbf3 	bl	8010650 <iprintf>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	e054      	b.n	8007f18 <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d108      	bne.n	8007e86 <pbuf_copy_partial+0x4a>
 8007e74:	4b2a      	ldr	r3, [pc, #168]	; (8007f20 <pbuf_copy_partial+0xe4>)
 8007e76:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8007e7a:	492c      	ldr	r1, [pc, #176]	; (8007f2c <pbuf_copy_partial+0xf0>)
 8007e7c:	482a      	ldr	r0, [pc, #168]	; (8007f28 <pbuf_copy_partial+0xec>)
 8007e7e:	f008 fbe7 	bl	8010650 <iprintf>
 8007e82:	2300      	movs	r3, #0
 8007e84:	e048      	b.n	8007f18 <pbuf_copy_partial+0xdc>

  left = 0;
 8007e86:	2300      	movs	r3, #0
 8007e88:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <pbuf_copy_partial+0x5a>
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <pbuf_copy_partial+0x5e>
    return 0;
 8007e96:	2300      	movs	r3, #0
 8007e98:	e03e      	b.n	8007f18 <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	61fb      	str	r3, [r7, #28]
 8007e9e:	e034      	b.n	8007f0a <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8007ea0:	88bb      	ldrh	r3, [r7, #4]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00a      	beq.n	8007ebc <pbuf_copy_partial+0x80>
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	895b      	ldrh	r3, [r3, #10]
 8007eaa:	88ba      	ldrh	r2, [r7, #4]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d305      	bcc.n	8007ebc <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8007eb0:	69fb      	ldr	r3, [r7, #28]
 8007eb2:	895b      	ldrh	r3, [r3, #10]
 8007eb4:	88ba      	ldrh	r2, [r7, #4]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	80bb      	strh	r3, [r7, #4]
 8007eba:	e023      	b.n	8007f04 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	895a      	ldrh	r2, [r3, #10]
 8007ec0:	88bb      	ldrh	r3, [r7, #4]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8007ec6:	8b3a      	ldrh	r2, [r7, #24]
 8007ec8:	88fb      	ldrh	r3, [r7, #6]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d901      	bls.n	8007ed2 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 8007ece:	88fb      	ldrh	r3, [r7, #6]
 8007ed0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8007ed2:	8b7b      	ldrh	r3, [r7, #26]
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	18d0      	adds	r0, r2, r3
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	88bb      	ldrh	r3, [r7, #4]
 8007ede:	4413      	add	r3, r2
 8007ee0:	8b3a      	ldrh	r2, [r7, #24]
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	f008 fba1 	bl	801062a <memcpy>
      copied_total += buf_copy_len;
 8007ee8:	8afa      	ldrh	r2, [r7, #22]
 8007eea:	8b3b      	ldrh	r3, [r7, #24]
 8007eec:	4413      	add	r3, r2
 8007eee:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8007ef0:	8b7a      	ldrh	r2, [r7, #26]
 8007ef2:	8b3b      	ldrh	r3, [r7, #24]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8007ef8:	88fa      	ldrh	r2, [r7, #6]
 8007efa:	8b3b      	ldrh	r3, [r7, #24]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8007f00:	2300      	movs	r3, #0
 8007f02:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	61fb      	str	r3, [r7, #28]
 8007f0a:	88fb      	ldrh	r3, [r7, #6]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <pbuf_copy_partial+0xda>
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d1c4      	bne.n	8007ea0 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 8007f16:	8afb      	ldrh	r3, [r7, #22]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3720      	adds	r7, #32
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	08011890 	.word	0x08011890
 8007f24:	08011cc0 	.word	0x08011cc0
 8007f28:	080118dc 	.word	0x080118dc
 8007f2c:	08011ce0 	.word	0x08011ce0

08007f30 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8007f30:	b480      	push	{r7}
 8007f32:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8007f34:	bf00      	nop
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
	...

08007f40 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8007f44:	f000 fdf4 	bl	8008b30 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8007f48:	4b07      	ldr	r3, [pc, #28]	; (8007f68 <tcp_tmr+0x28>)
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	b2da      	uxtb	r2, r3
 8007f50:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <tcp_tmr+0x28>)
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	4b04      	ldr	r3, [pc, #16]	; (8007f68 <tcp_tmr+0x28>)
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8007f60:	f000 fb26 	bl	80085b0 <tcp_slowtmr>
  }
}
 8007f64:	bf00      	nop
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	2400403d 	.word	0x2400403d

08007f6c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	60fb      	str	r3, [r7, #12]
 8007f7a:	e00a      	b.n	8007f92 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d102      	bne.n	8007f8c <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	60fb      	str	r3, [r7, #12]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d1f1      	bne.n	8007f7c <tcp_remove_listener+0x10>
      }
   }
}
 8007f98:	bf00      	nop
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d105      	bne.n	8007fbe <tcp_listen_closed+0x1a>
 8007fb2:	4b13      	ldr	r3, [pc, #76]	; (8008000 <tcp_listen_closed+0x5c>)
 8007fb4:	22c0      	movs	r2, #192	; 0xc0
 8007fb6:	4913      	ldr	r1, [pc, #76]	; (8008004 <tcp_listen_closed+0x60>)
 8007fb8:	4813      	ldr	r0, [pc, #76]	; (8008008 <tcp_listen_closed+0x64>)
 8007fba:	f008 fb49 	bl	8010650 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	7d1b      	ldrb	r3, [r3, #20]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d005      	beq.n	8007fd2 <tcp_listen_closed+0x2e>
 8007fc6:	4b0e      	ldr	r3, [pc, #56]	; (8008000 <tcp_listen_closed+0x5c>)
 8007fc8:	22c1      	movs	r2, #193	; 0xc1
 8007fca:	4910      	ldr	r1, [pc, #64]	; (800800c <tcp_listen_closed+0x68>)
 8007fcc:	480e      	ldr	r0, [pc, #56]	; (8008008 <tcp_listen_closed+0x64>)
 8007fce:	f008 fb3f 	bl	8010650 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	60fb      	str	r3, [r7, #12]
 8007fd6:	e00b      	b.n	8007ff0 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8007fd8:	4a0d      	ldr	r2, [pc, #52]	; (8008010 <tcp_listen_closed+0x6c>)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6879      	ldr	r1, [r7, #4]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff ffc1 	bl	8007f6c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3301      	adds	r3, #1
 8007fee:	60fb      	str	r3, [r7, #12]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d9f0      	bls.n	8007fd8 <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8007ff6:	bf00      	nop
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	08011e14 	.word	0x08011e14
 8008004:	08011e44 	.word	0x08011e44
 8008008:	08011e50 	.word	0x08011e50
 800800c:	08011e78 	.word	0x08011e78
 8008010:	08013310 	.word	0x08013310

08008014 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8008014:	b5b0      	push	{r4, r5, r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af02      	add	r7, sp, #8
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	460b      	mov	r3, r1
 800801e:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d076      	beq.n	8008114 <tcp_close_shutdown+0x100>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	7d1b      	ldrb	r3, [r3, #20]
 800802a:	2b04      	cmp	r3, #4
 800802c:	d003      	beq.n	8008036 <tcp_close_shutdown+0x22>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	7d1b      	ldrb	r3, [r3, #20]
 8008032:	2b07      	cmp	r3, #7
 8008034:	d16e      	bne.n	8008114 <tcp_close_shutdown+0x100>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800803a:	2b00      	cmp	r3, #0
 800803c:	d105      	bne.n	800804a <tcp_close_shutdown+0x36>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008042:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8008046:	4293      	cmp	r3, r2
 8008048:	d064      	beq.n	8008114 <tcp_close_shutdown+0x100>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	7e9b      	ldrb	r3, [r3, #26]
 800804e:	f003 0310 	and.w	r3, r3, #16
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <tcp_close_shutdown+0x50>
 8008056:	4b5a      	ldr	r3, [pc, #360]	; (80081c0 <tcp_close_shutdown+0x1ac>)
 8008058:	f240 120f 	movw	r2, #271	; 0x10f
 800805c:	4959      	ldr	r1, [pc, #356]	; (80081c4 <tcp_close_shutdown+0x1b0>)
 800805e:	485a      	ldr	r0, [pc, #360]	; (80081c8 <tcp_close_shutdown+0x1b4>)
 8008060:	f008 faf6 	bl	8010650 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800806c:	687c      	ldr	r4, [r7, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	1d1d      	adds	r5, r3, #4
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	8adb      	ldrh	r3, [r3, #22]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	8b12      	ldrh	r2, [r2, #24]
 800807a:	9201      	str	r2, [sp, #4]
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	462b      	mov	r3, r5
 8008080:	4622      	mov	r2, r4
 8008082:	f004 f865 	bl	800c150 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 ffc8 	bl	800901c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800808c:	4b4f      	ldr	r3, [pc, #316]	; (80081cc <tcp_close_shutdown+0x1b8>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	429a      	cmp	r2, r3
 8008094:	d105      	bne.n	80080a2 <tcp_close_shutdown+0x8e>
 8008096:	4b4d      	ldr	r3, [pc, #308]	; (80081cc <tcp_close_shutdown+0x1b8>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	4a4b      	ldr	r2, [pc, #300]	; (80081cc <tcp_close_shutdown+0x1b8>)
 800809e:	6013      	str	r3, [r2, #0]
 80080a0:	e013      	b.n	80080ca <tcp_close_shutdown+0xb6>
 80080a2:	4b4a      	ldr	r3, [pc, #296]	; (80081cc <tcp_close_shutdown+0x1b8>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	60fb      	str	r3, [r7, #12]
 80080a8:	e00c      	b.n	80080c4 <tcp_close_shutdown+0xb0>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d104      	bne.n	80080be <tcp_close_shutdown+0xaa>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	68da      	ldr	r2, [r3, #12]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	60da      	str	r2, [r3, #12]
 80080bc:	e005      	b.n	80080ca <tcp_close_shutdown+0xb6>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	60fb      	str	r3, [r7, #12]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1ef      	bne.n	80080aa <tcp_close_shutdown+0x96>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	60da      	str	r2, [r3, #12]
 80080d0:	4b3f      	ldr	r3, [pc, #252]	; (80081d0 <tcp_close_shutdown+0x1bc>)
 80080d2:	2201      	movs	r2, #1
 80080d4:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	7d1b      	ldrb	r3, [r3, #20]
 80080da:	2b04      	cmp	r3, #4
 80080dc:	d10c      	bne.n	80080f8 <tcp_close_shutdown+0xe4>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	220a      	movs	r2, #10
 80080e2:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80080e4:	4b3b      	ldr	r3, [pc, #236]	; (80081d4 <tcp_close_shutdown+0x1c0>)
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60da      	str	r2, [r3, #12]
 80080ec:	4a39      	ldr	r2, [pc, #228]	; (80081d4 <tcp_close_shutdown+0x1c0>)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6013      	str	r3, [r2, #0]
 80080f2:	f004 fa7f 	bl	800c5f4 <tcp_timer_needed>
 80080f6:	e00b      	b.n	8008110 <tcp_close_shutdown+0xfc>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 80080f8:	4b37      	ldr	r3, [pc, #220]	; (80081d8 <tcp_close_shutdown+0x1c4>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d102      	bne.n	8008108 <tcp_close_shutdown+0xf4>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8008102:	f003 faef 	bl	800b6e4 <tcp_trigger_input_pcb_close>
 8008106:	e003      	b.n	8008110 <tcp_close_shutdown+0xfc>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 8008108:	6879      	ldr	r1, [r7, #4]
 800810a:	2001      	movs	r0, #1
 800810c:	f7fe fee0 	bl	8006ed0 <memp_free>
        }
      }
      return ERR_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	e050      	b.n	80081b6 <tcp_close_shutdown+0x1a2>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	7d1b      	ldrb	r3, [r3, #20]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d02e      	beq.n	800817a <tcp_close_shutdown+0x166>
 800811c:	2b02      	cmp	r3, #2
 800811e:	d038      	beq.n	8008192 <tcp_close_shutdown+0x17e>
 8008120:	2b00      	cmp	r3, #0
 8008122:	d142      	bne.n	80081aa <tcp_close_shutdown+0x196>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	8adb      	ldrh	r3, [r3, #22]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d021      	beq.n	8008170 <tcp_close_shutdown+0x15c>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800812c:	4b2b      	ldr	r3, [pc, #172]	; (80081dc <tcp_close_shutdown+0x1c8>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	429a      	cmp	r2, r3
 8008134:	d105      	bne.n	8008142 <tcp_close_shutdown+0x12e>
 8008136:	4b29      	ldr	r3, [pc, #164]	; (80081dc <tcp_close_shutdown+0x1c8>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	4a27      	ldr	r2, [pc, #156]	; (80081dc <tcp_close_shutdown+0x1c8>)
 800813e:	6013      	str	r3, [r2, #0]
 8008140:	e013      	b.n	800816a <tcp_close_shutdown+0x156>
 8008142:	4b26      	ldr	r3, [pc, #152]	; (80081dc <tcp_close_shutdown+0x1c8>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	60bb      	str	r3, [r7, #8]
 8008148:	e00c      	b.n	8008164 <tcp_close_shutdown+0x150>
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	429a      	cmp	r2, r3
 8008152:	d104      	bne.n	800815e <tcp_close_shutdown+0x14a>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	60da      	str	r2, [r3, #12]
 800815c:	e005      	b.n	800816a <tcp_close_shutdown+0x156>
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	60bb      	str	r3, [r7, #8]
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1ef      	bne.n	800814a <tcp_close_shutdown+0x136>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 8008170:	6879      	ldr	r1, [r7, #4]
 8008172:	2001      	movs	r0, #1
 8008174:	f7fe feac 	bl	8006ed0 <memp_free>
    break;
 8008178:	e01c      	b.n	80081b4 <tcp_close_shutdown+0x1a0>
  case LISTEN:
    tcp_listen_closed(pcb);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7ff ff12 	bl	8007fa4 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8008180:	6879      	ldr	r1, [r7, #4]
 8008182:	4817      	ldr	r0, [pc, #92]	; (80081e0 <tcp_close_shutdown+0x1cc>)
 8008184:	f000 ff8c 	bl	80090a0 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8008188:	6879      	ldr	r1, [r7, #4]
 800818a:	2002      	movs	r0, #2
 800818c:	f7fe fea0 	bl	8006ed0 <memp_free>
    break;
 8008190:	e010      	b.n	80081b4 <tcp_close_shutdown+0x1a0>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	480d      	ldr	r0, [pc, #52]	; (80081cc <tcp_close_shutdown+0x1b8>)
 8008196:	f000 ff83 	bl	80090a0 <tcp_pcb_remove>
 800819a:	4b0d      	ldr	r3, [pc, #52]	; (80081d0 <tcp_close_shutdown+0x1bc>)
 800819c:	2201      	movs	r2, #1
 800819e:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 80081a0:	6879      	ldr	r1, [r7, #4]
 80081a2:	2001      	movs	r0, #1
 80081a4:	f7fe fe94 	bl	8006ed0 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 80081a8:	e004      	b.n	80081b4 <tcp_close_shutdown+0x1a0>
  default:
    return tcp_close_shutdown_fin(pcb);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f81a 	bl	80081e4 <tcp_close_shutdown_fin>
 80081b0:	4603      	mov	r3, r0
 80081b2:	e000      	b.n	80081b6 <tcp_close_shutdown+0x1a2>
  }
  return ERR_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bdb0      	pop	{r4, r5, r7, pc}
 80081be:	bf00      	nop
 80081c0:	08011e14 	.word	0x08011e14
 80081c4:	08011e90 	.word	0x08011e90
 80081c8:	08011e50 	.word	0x08011e50
 80081cc:	2400acd4 	.word	0x2400acd4
 80081d0:	2400acd0 	.word	0x2400acd0
 80081d4:	2400ace4 	.word	0x2400ace4
 80081d8:	2400ace8 	.word	0x2400ace8
 80081dc:	2400ace0 	.word	0x2400ace0
 80081e0:	2400acdc 	.word	0x2400acdc

080081e4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d106      	bne.n	8008200 <tcp_close_shutdown_fin+0x1c>
 80081f2:	4b2c      	ldr	r3, [pc, #176]	; (80082a4 <tcp_close_shutdown_fin+0xc0>)
 80081f4:	f240 124d 	movw	r2, #333	; 0x14d
 80081f8:	492b      	ldr	r1, [pc, #172]	; (80082a8 <tcp_close_shutdown_fin+0xc4>)
 80081fa:	482c      	ldr	r0, [pc, #176]	; (80082ac <tcp_close_shutdown_fin+0xc8>)
 80081fc:	f008 fa28 	bl	8010650 <iprintf>

  switch (pcb->state) {
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	7d1b      	ldrb	r3, [r3, #20]
 8008204:	2b04      	cmp	r3, #4
 8008206:	d010      	beq.n	800822a <tcp_close_shutdown_fin+0x46>
 8008208:	2b07      	cmp	r3, #7
 800820a:	d01b      	beq.n	8008244 <tcp_close_shutdown_fin+0x60>
 800820c:	2b03      	cmp	r3, #3
 800820e:	d126      	bne.n	800825e <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f003 faf3 	bl	800b7fc <tcp_send_fin>
 8008216:	4603      	mov	r3, r0
 8008218:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800821a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d11f      	bne.n	8008262 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2205      	movs	r2, #5
 8008226:	751a      	strb	r2, [r3, #20]
    }
    break;
 8008228:	e01b      	b.n	8008262 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f003 fae6 	bl	800b7fc <tcp_send_fin>
 8008230:	4603      	mov	r3, r0
 8008232:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8008234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d114      	bne.n	8008266 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2205      	movs	r2, #5
 8008240:	751a      	strb	r2, [r3, #20]
    }
    break;
 8008242:	e010      	b.n	8008266 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f003 fad9 	bl	800b7fc <tcp_send_fin>
 800824a:	4603      	mov	r3, r0
 800824c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800824e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d109      	bne.n	800826a <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2209      	movs	r2, #9
 800825a:	751a      	strb	r2, [r3, #20]
    }
    break;
 800825c:	e005      	b.n	800826a <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 800825e:	2300      	movs	r3, #0
 8008260:	e01c      	b.n	800829c <tcp_close_shutdown_fin+0xb8>
    break;
 8008262:	bf00      	nop
 8008264:	e002      	b.n	800826c <tcp_close_shutdown_fin+0x88>
    break;
 8008266:	bf00      	nop
 8008268:	e000      	b.n	800826c <tcp_close_shutdown_fin+0x88>
    break;
 800826a:	bf00      	nop
  }

  if (err == ERR_OK) {
 800826c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d103      	bne.n	800827c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f003 fce1 	bl	800bc3c <tcp_output>
 800827a:	e00d      	b.n	8008298 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 800827c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008284:	d108      	bne.n	8008298 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	7e9b      	ldrb	r3, [r3, #26]
 800828a:	f043 0308 	orr.w	r3, r3, #8
 800828e:	b2da      	uxtb	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8008294:	2300      	movs	r3, #0
 8008296:	e001      	b.n	800829c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8008298:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	08011e14 	.word	0x08011e14
 80082a8:	08011e44 	.word	0x08011e44
 80082ac:	08011e50 	.word	0x08011e50

080082b0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	7d1b      	ldrb	r3, [r3, #20]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d006      	beq.n	80082ce <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	7e9b      	ldrb	r3, [r3, #26]
 80082c4:	f043 0310 	orr.w	r3, r3, #16
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80082ce:	2101      	movs	r1, #1
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff fe9f 	bl	8008014 <tcp_close_shutdown>
 80082d6:	4603      	mov	r3, r0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3708      	adds	r7, #8
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b08c      	sub	sp, #48	; 0x30
 80082e4:	af02      	add	r7, sp, #8
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	7d1b      	ldrb	r3, [r3, #20]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d106      	bne.n	8008300 <tcp_abandon+0x20>
 80082f2:	4b4d      	ldr	r3, [pc, #308]	; (8008428 <tcp_abandon+0x148>)
 80082f4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80082f8:	494c      	ldr	r1, [pc, #304]	; (800842c <tcp_abandon+0x14c>)
 80082fa:	484d      	ldr	r0, [pc, #308]	; (8008430 <tcp_abandon+0x150>)
 80082fc:	f008 f9a8 	bl	8010650 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	7d1b      	ldrb	r3, [r3, #20]
 8008304:	2b0a      	cmp	r3, #10
 8008306:	d108      	bne.n	800831a <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	484a      	ldr	r0, [pc, #296]	; (8008434 <tcp_abandon+0x154>)
 800830c:	f000 fec8 	bl	80090a0 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8008310:	6879      	ldr	r1, [r7, #4]
 8008312:	2001      	movs	r0, #1
 8008314:	f7fe fddc 	bl	8006ed0 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 8008318:	e081      	b.n	800841e <tcp_abandon+0x13e>
    int send_rst = 0;
 800831a:	2300      	movs	r3, #0
 800831c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008326:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832c:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008334:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	7d1b      	ldrb	r3, [r3, #20]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d126      	bne.n	8008392 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	8adb      	ldrh	r3, [r3, #22]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d02e      	beq.n	80083aa <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800834c:	4b3a      	ldr	r3, [pc, #232]	; (8008438 <tcp_abandon+0x158>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	429a      	cmp	r2, r3
 8008354:	d105      	bne.n	8008362 <tcp_abandon+0x82>
 8008356:	4b38      	ldr	r3, [pc, #224]	; (8008438 <tcp_abandon+0x158>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	4a36      	ldr	r2, [pc, #216]	; (8008438 <tcp_abandon+0x158>)
 800835e:	6013      	str	r3, [r2, #0]
 8008360:	e013      	b.n	800838a <tcp_abandon+0xaa>
 8008362:	4b35      	ldr	r3, [pc, #212]	; (8008438 <tcp_abandon+0x158>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	61fb      	str	r3, [r7, #28]
 8008368:	e00c      	b.n	8008384 <tcp_abandon+0xa4>
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	429a      	cmp	r2, r3
 8008372:	d104      	bne.n	800837e <tcp_abandon+0x9e>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68da      	ldr	r2, [r3, #12]
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	60da      	str	r2, [r3, #12]
 800837c:	e005      	b.n	800838a <tcp_abandon+0xaa>
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	61fb      	str	r3, [r7, #28]
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1ef      	bne.n	800836a <tcp_abandon+0x8a>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	60da      	str	r2, [r3, #12]
 8008390:	e00b      	b.n	80083aa <tcp_abandon+0xca>
      send_rst = reset;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	8adb      	ldrh	r3, [r3, #22]
 800839a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	4827      	ldr	r0, [pc, #156]	; (800843c <tcp_abandon+0x15c>)
 80083a0:	f000 fe7e 	bl	80090a0 <tcp_pcb_remove>
 80083a4:	4b26      	ldr	r3, [pc, #152]	; (8008440 <tcp_abandon+0x160>)
 80083a6:	2201      	movs	r2, #1
 80083a8:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d004      	beq.n	80083bc <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083b6:	4618      	mov	r0, r3
 80083b8:	f000 fc88 	bl	8008ccc <tcp_segs_free>
    if (pcb->unsent != NULL) {
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d004      	beq.n	80083ce <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083c8:	4618      	mov	r0, r3
 80083ca:	f000 fc7f 	bl	8008ccc <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d004      	beq.n	80083e0 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fc76 	bl	8008ccc <tcp_segs_free>
    if (send_rst) {
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00c      	beq.n	8008400 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	1d19      	adds	r1, r3, #4
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	8b1b      	ldrh	r3, [r3, #24]
 80083f0:	9301      	str	r3, [sp, #4]
 80083f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	460b      	mov	r3, r1
 80083f8:	6979      	ldr	r1, [r7, #20]
 80083fa:	69b8      	ldr	r0, [r7, #24]
 80083fc:	f003 fea8 	bl	800c150 <tcp_rst>
    last_state = pcb->state;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	7d1b      	ldrb	r3, [r3, #20]
 8008404:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	2001      	movs	r0, #1
 800840a:	f7fe fd61 	bl	8006ed0 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d004      	beq.n	800841e <tcp_abandon+0x13e>
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	f06f 010c 	mvn.w	r1, #12
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	4798      	blx	r3
}
 800841e:	bf00      	nop
 8008420:	3728      	adds	r7, #40	; 0x28
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	08011e14 	.word	0x08011e14
 800842c:	08011eac 	.word	0x08011eac
 8008430:	08011e50 	.word	0x08011e50
 8008434:	2400ace4 	.word	0x2400ace4
 8008438:	2400ace0 	.word	0x2400ace0
 800843c:	2400acd4 	.word	0x2400acd4
 8008440:	2400acd0 	.word	0x2400acd0

08008444 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800844c:	2101      	movs	r1, #1
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f7ff ff46 	bl	80082e0 <tcp_abandon>
}
 8008454:	bf00      	nop
 8008456:	3708      	adds	r7, #8
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800846c:	4413      	add	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8008478:	f640 3168 	movw	r1, #2920	; 0xb68
 800847c:	428a      	cmp	r2, r1
 800847e:	bf28      	it	cs
 8008480:	460a      	movcs	r2, r1
 8008482:	b292      	uxth	r2, r2
 8008484:	4413      	add	r3, r2
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	1ad3      	subs	r3, r2, r3
 800848a:	2b00      	cmp	r3, #0
 800848c:	db08      	blt.n	80084a0 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	e020      	b.n	80084e2 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	dd03      	ble.n	80084b6 <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80084b4:	e014      	b.n	80084e0 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084be:	1ad3      	subs	r3, r2, r3
 80084c0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084c8:	d306      	bcc.n	80084d8 <tcp_update_rcv_ann_wnd+0x7c>
 80084ca:	4b08      	ldr	r3, [pc, #32]	; (80084ec <tcp_update_rcv_ann_wnd+0x90>)
 80084cc:	f44f 7242 	mov.w	r2, #776	; 0x308
 80084d0:	4907      	ldr	r1, [pc, #28]	; (80084f0 <tcp_update_rcv_ann_wnd+0x94>)
 80084d2:	4808      	ldr	r0, [pc, #32]	; (80084f4 <tcp_update_rcv_ann_wnd+0x98>)
 80084d4:	f008 f8bc 	bl	8010650 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	b29a      	uxth	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80084e0:	2300      	movs	r3, #0
  }
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	08011e14 	.word	0x08011e14
 80084f0:	08011f2c 	.word	0x08011f2c
 80084f4:	08011e50 	.word	0x08011e50

080084f8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	460b      	mov	r3, r1
 8008502:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	7d1b      	ldrb	r3, [r3, #20]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d106      	bne.n	800851a <tcp_recved+0x22>
 800850c:	4b24      	ldr	r3, [pc, #144]	; (80085a0 <tcp_recved+0xa8>)
 800850e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008512:	4924      	ldr	r1, [pc, #144]	; (80085a4 <tcp_recved+0xac>)
 8008514:	4824      	ldr	r0, [pc, #144]	; (80085a8 <tcp_recved+0xb0>)
 8008516:	f008 f89b 	bl	8010650 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800851e:	887b      	ldrh	r3, [r7, #2]
 8008520:	4413      	add	r3, r2
 8008522:	b29a      	uxth	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800852c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8008530:	4293      	cmp	r3, r2
 8008532:	d904      	bls.n	800853e <tcp_recved+0x46>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800853a:	851a      	strh	r2, [r3, #40]	; 0x28
 800853c:	e017      	b.n	800856e <tcp_recved+0x76>
  } else if (pcb->rcv_wnd == 0) {
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008542:	2b00      	cmp	r3, #0
 8008544:	d113      	bne.n	800856e <tcp_recved+0x76>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	7d1b      	ldrb	r3, [r3, #20]
 800854a:	2b07      	cmp	r3, #7
 800854c:	d003      	beq.n	8008556 <tcp_recved+0x5e>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	7d1b      	ldrb	r3, [r3, #20]
 8008552:	2b09      	cmp	r3, #9
 8008554:	d104      	bne.n	8008560 <tcp_recved+0x68>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800855c:	851a      	strh	r2, [r3, #40]	; 0x28
 800855e:	e006      	b.n	800856e <tcp_recved+0x76>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 8008560:	4b0f      	ldr	r3, [pc, #60]	; (80085a0 <tcp_recved+0xa8>)
 8008562:	f240 322d 	movw	r2, #813	; 0x32d
 8008566:	4911      	ldr	r1, [pc, #68]	; (80085ac <tcp_recved+0xb4>)
 8008568:	480f      	ldr	r0, [pc, #60]	; (80085a8 <tcp_recved+0xb0>)
 800856a:	f008 f871 	bl	8010650 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff ff74 	bl	800845c <tcp_update_rcv_ann_wnd>
 8008574:	4603      	mov	r3, r0
 8008576:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800857e:	4293      	cmp	r3, r2
 8008580:	dd09      	ble.n	8008596 <tcp_recved+0x9e>
    tcp_ack_now(pcb);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	7e9b      	ldrb	r3, [r3, #26]
 8008586:	f043 0302 	orr.w	r3, r3, #2
 800858a:	b2da      	uxtb	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f003 fb53 	bl	800bc3c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8008596:	bf00      	nop
 8008598:	3710      	adds	r7, #16
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	08011e14 	.word	0x08011e14
 80085a4:	08011f48 	.word	0x08011f48
 80085a8:	08011e50 	.word	0x08011e50
 80085ac:	08011f70 	.word	0x08011f70

080085b0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80085b0:	b5b0      	push	{r4, r5, r7, lr}
 80085b2:	b08c      	sub	sp, #48	; 0x30
 80085b4:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80085b6:	2300      	movs	r3, #0
 80085b8:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 80085ba:	4b96      	ldr	r3, [pc, #600]	; (8008814 <tcp_slowtmr+0x264>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3301      	adds	r3, #1
 80085c0:	4a94      	ldr	r2, [pc, #592]	; (8008814 <tcp_slowtmr+0x264>)
 80085c2:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80085c4:	4b94      	ldr	r3, [pc, #592]	; (8008818 <tcp_slowtmr+0x268>)
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	3301      	adds	r3, #1
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	4b92      	ldr	r3, [pc, #584]	; (8008818 <tcp_slowtmr+0x268>)
 80085ce:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80085d0:	2300      	movs	r3, #0
 80085d2:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 80085d4:	4b91      	ldr	r3, [pc, #580]	; (800881c <tcp_slowtmr+0x26c>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80085da:	e227      	b.n	8008a2c <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80085dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085de:	7d1b      	ldrb	r3, [r3, #20]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d106      	bne.n	80085f2 <tcp_slowtmr+0x42>
 80085e4:	4b8e      	ldr	r3, [pc, #568]	; (8008820 <tcp_slowtmr+0x270>)
 80085e6:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 80085ea:	498e      	ldr	r1, [pc, #568]	; (8008824 <tcp_slowtmr+0x274>)
 80085ec:	488e      	ldr	r0, [pc, #568]	; (8008828 <tcp_slowtmr+0x278>)
 80085ee:	f008 f82f 	bl	8010650 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80085f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f4:	7d1b      	ldrb	r3, [r3, #20]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d106      	bne.n	8008608 <tcp_slowtmr+0x58>
 80085fa:	4b89      	ldr	r3, [pc, #548]	; (8008820 <tcp_slowtmr+0x270>)
 80085fc:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8008600:	498a      	ldr	r1, [pc, #552]	; (800882c <tcp_slowtmr+0x27c>)
 8008602:	4889      	ldr	r0, [pc, #548]	; (8008828 <tcp_slowtmr+0x278>)
 8008604:	f008 f824 	bl	8010650 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	7d1b      	ldrb	r3, [r3, #20]
 800860c:	2b0a      	cmp	r3, #10
 800860e:	d106      	bne.n	800861e <tcp_slowtmr+0x6e>
 8008610:	4b83      	ldr	r3, [pc, #524]	; (8008820 <tcp_slowtmr+0x270>)
 8008612:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8008616:	4986      	ldr	r1, [pc, #536]	; (8008830 <tcp_slowtmr+0x280>)
 8008618:	4883      	ldr	r0, [pc, #524]	; (8008828 <tcp_slowtmr+0x278>)
 800861a:	f008 f819 	bl	8010650 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800861e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008620:	7f5a      	ldrb	r2, [r3, #29]
 8008622:	4b7d      	ldr	r3, [pc, #500]	; (8008818 <tcp_slowtmr+0x268>)
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	429a      	cmp	r2, r3
 8008628:	d103      	bne.n	8008632 <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 800862a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8008630:	e1fc      	b.n	8008a2c <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 8008632:	4b79      	ldr	r3, [pc, #484]	; (8008818 <tcp_slowtmr+0x268>)
 8008634:	781a      	ldrb	r2, [r3, #0]
 8008636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008638:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 800863a:	2300      	movs	r3, #0
 800863c:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 800863e:	2300      	movs	r3, #0
 8008640:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8008642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008644:	7d1b      	ldrb	r3, [r3, #20]
 8008646:	2b02      	cmp	r3, #2
 8008648:	d108      	bne.n	800865c <tcp_slowtmr+0xac>
 800864a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008650:	2b05      	cmp	r3, #5
 8008652:	d903      	bls.n	800865c <tcp_slowtmr+0xac>
      ++pcb_remove;
 8008654:	7ffb      	ldrb	r3, [r7, #31]
 8008656:	3301      	adds	r3, #1
 8008658:	77fb      	strb	r3, [r7, #31]
 800865a:	e0a2      	b.n	80087a2 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008662:	2b0b      	cmp	r3, #11
 8008664:	d903      	bls.n	800866e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8008666:	7ffb      	ldrb	r3, [r7, #31]
 8008668:	3301      	adds	r3, #1
 800866a:	77fb      	strb	r3, [r7, #31]
 800866c:	e099      	b.n	80087a2 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800866e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008670:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8008674:	2b00      	cmp	r3, #0
 8008676:	d032      	beq.n	80086de <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8008678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867a:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800867e:	3b01      	subs	r3, #1
 8008680:	4a6c      	ldr	r2, [pc, #432]	; (8008834 <tcp_slowtmr+0x284>)
 8008682:	5cd3      	ldrb	r3, [r2, r3]
 8008684:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800868c:	7cfa      	ldrb	r2, [r7, #19]
 800868e:	429a      	cmp	r2, r3
 8008690:	d907      	bls.n	80086a2 <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 8008692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008694:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8008698:	3301      	adds	r3, #1
 800869a:	b2da      	uxtb	r2, r3
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a4:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80086a8:	7cfa      	ldrb	r2, [r7, #19]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d879      	bhi.n	80087a2 <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 80086ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086b0:	f003 fee0 	bl	800c474 <tcp_zero_window_probe>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d173      	bne.n	80087a2 <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 80086ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086bc:	2200      	movs	r2, #0
 80086be:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80086c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c4:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80086c8:	2b06      	cmp	r3, #6
 80086ca:	d86a      	bhi.n	80087a2 <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 80086cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ce:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80086d2:	3301      	adds	r3, #1
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80086dc:	e061      	b.n	80087a2 <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 80086de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	db08      	blt.n	80086fa <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 80086e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ea:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	3301      	adds	r3, #1
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	b21a      	sxth	r2, r3
 80086f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f8:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 80086fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d04f      	beq.n	80087a2 <tcp_slowtmr+0x1f2>
 8008702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008704:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800870e:	429a      	cmp	r2, r3
 8008710:	db47      	blt.n	80087a2 <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	7d1b      	ldrb	r3, [r3, #20]
 8008716:	2b02      	cmp	r3, #2
 8008718:	d018      	beq.n	800874c <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 800871a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008720:	2b0c      	cmp	r3, #12
 8008722:	bf28      	it	cs
 8008724:	230c      	movcs	r3, #12
 8008726:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8008728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800872e:	10db      	asrs	r3, r3, #3
 8008730:	b21b      	sxth	r3, r3
 8008732:	461a      	mov	r2, r3
 8008734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008736:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800873a:	4413      	add	r3, r2
 800873c:	7dfa      	ldrb	r2, [r7, #23]
 800873e:	493e      	ldr	r1, [pc, #248]	; (8008838 <tcp_slowtmr+0x288>)
 8008740:	5c8a      	ldrb	r2, [r1, r2]
 8008742:	4093      	lsls	r3, r2
 8008744:	b21a      	sxth	r2, r3
 8008746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008748:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 800874c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874e:	2200      	movs	r2, #0
 8008750:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8008752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008754:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800875e:	4293      	cmp	r3, r2
 8008760:	bf28      	it	cs
 8008762:	4613      	movcs	r3, r2
 8008764:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 8008766:	8abb      	ldrh	r3, [r7, #20]
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	b29a      	uxth	r2, r3
 800876c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8008772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008774:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8008778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800877c:	005b      	lsls	r3, r3, #1
 800877e:	b29b      	uxth	r3, r3
 8008780:	429a      	cmp	r2, r3
 8008782:	d206      	bcs.n	8008792 <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 8008784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008786:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008788:	005b      	lsls	r3, r3, #1
 800878a:	b29a      	uxth	r2, r3
 800878c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008794:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 800879c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800879e:	f003 fd4d 	bl	800c23c <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80087a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a4:	7d1b      	ldrb	r3, [r3, #20]
 80087a6:	2b06      	cmp	r3, #6
 80087a8:	d10f      	bne.n	80087ca <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80087aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ac:	7e9b      	ldrb	r3, [r3, #26]
 80087ae:	f003 0310 	and.w	r3, r3, #16
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d009      	beq.n	80087ca <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80087b6:	4b17      	ldr	r3, [pc, #92]	; (8008814 <tcp_slowtmr+0x264>)
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b28      	cmp	r3, #40	; 0x28
 80087c2:	d902      	bls.n	80087ca <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80087c4:	7ffb      	ldrb	r3, [r7, #31]
 80087c6:	3301      	adds	r3, #1
 80087c8:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80087ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087cc:	7a1b      	ldrb	r3, [r3, #8]
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d05d      	beq.n	8008892 <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 80087d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d8:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80087da:	2b04      	cmp	r3, #4
 80087dc:	d003      	beq.n	80087e6 <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 80087de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e0:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 80087e2:	2b07      	cmp	r3, #7
 80087e4:	d155      	bne.n	8008892 <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80087e6:	4b0b      	ldr	r3, [pc, #44]	; (8008814 <tcp_slowtmr+0x264>)
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 80087f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80087f6:	4b11      	ldr	r3, [pc, #68]	; (800883c <tcp_slowtmr+0x28c>)
 80087f8:	440b      	add	r3, r1
 80087fa:	4911      	ldr	r1, [pc, #68]	; (8008840 <tcp_slowtmr+0x290>)
 80087fc:	fba1 1303 	umull	r1, r3, r1, r3
 8008800:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008802:	429a      	cmp	r2, r3
 8008804:	d91e      	bls.n	8008844 <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8008806:	7ffb      	ldrb	r3, [r7, #31]
 8008808:	3301      	adds	r3, #1
 800880a:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 800880c:	7fbb      	ldrb	r3, [r7, #30]
 800880e:	3301      	adds	r3, #1
 8008810:	77bb      	strb	r3, [r7, #30]
 8008812:	e03e      	b.n	8008892 <tcp_slowtmr+0x2e2>
 8008814:	2400acd8 	.word	0x2400acd8
 8008818:	2400403e 	.word	0x2400403e
 800881c:	2400acd4 	.word	0x2400acd4
 8008820:	08011e14 	.word	0x08011e14
 8008824:	08011fc4 	.word	0x08011fc4
 8008828:	08011e50 	.word	0x08011e50
 800882c:	08011ff0 	.word	0x08011ff0
 8008830:	0801201c 	.word	0x0801201c
 8008834:	08013308 	.word	0x08013308
 8008838:	080132f8 	.word	0x080132f8
 800883c:	000a4cb8 	.word	0x000a4cb8
 8008840:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008844:	4b97      	ldr	r3, [pc, #604]	; (8008aa4 <tcp_slowtmr+0x4f4>)
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884a:	6a1b      	ldr	r3, [r3, #32]
 800884c:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800884e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008850:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 800885a:	4618      	mov	r0, r3
 800885c:	4b92      	ldr	r3, [pc, #584]	; (8008aa8 <tcp_slowtmr+0x4f8>)
 800885e:	fb03 f300 	mul.w	r3, r3, r0
 8008862:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 8008864:	4991      	ldr	r1, [pc, #580]	; (8008aac <tcp_slowtmr+0x4fc>)
 8008866:	fba1 1303 	umull	r1, r3, r1, r3
 800886a:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800886c:	429a      	cmp	r2, r3
 800886e:	d910      	bls.n	8008892 <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 8008870:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008872:	f003 fdc2 	bl	800c3fa <tcp_keepalive>
 8008876:	4603      	mov	r3, r0
 8008878:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 800887a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d107      	bne.n	8008892 <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 8008882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008884:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8008888:	3301      	adds	r3, #1
 800888a:	b2da      	uxtb	r2, r3
 800888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888e:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8008892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008896:	2b00      	cmp	r3, #0
 8008898:	d016      	beq.n	80088c8 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 800889a:	4b82      	ldr	r3, [pc, #520]	; (8008aa4 <tcp_slowtmr+0x4f4>)
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	1ad2      	subs	r2, r2, r3
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80088aa:	4619      	mov	r1, r3
 80088ac:	460b      	mov	r3, r1
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	440b      	add	r3, r1
 80088b2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d307      	bcc.n	80088c8 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fa05 	bl	8008ccc <tcp_segs_free>
      pcb->ooseq = NULL;
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	2200      	movs	r2, #0
 80088c6:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	7d1b      	ldrb	r3, [r3, #20]
 80088cc:	2b03      	cmp	r3, #3
 80088ce:	d109      	bne.n	80088e4 <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80088d0:	4b74      	ldr	r3, [pc, #464]	; (8008aa4 <tcp_slowtmr+0x4f4>)
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	2b28      	cmp	r3, #40	; 0x28
 80088dc:	d902      	bls.n	80088e4 <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80088de:	7ffb      	ldrb	r3, [r7, #31]
 80088e0:	3301      	adds	r3, #1
 80088e2:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	7d1b      	ldrb	r3, [r3, #20]
 80088e8:	2b09      	cmp	r3, #9
 80088ea:	d109      	bne.n	8008900 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80088ec:	4b6d      	ldr	r3, [pc, #436]	; (8008aa4 <tcp_slowtmr+0x4f4>)
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f2:	6a1b      	ldr	r3, [r3, #32]
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	2bf0      	cmp	r3, #240	; 0xf0
 80088f8:	d902      	bls.n	8008900 <tcp_slowtmr+0x350>
        ++pcb_remove;
 80088fa:	7ffb      	ldrb	r3, [r7, #31]
 80088fc:	3301      	adds	r3, #1
 80088fe:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8008900:	7ffb      	ldrb	r3, [r7, #31]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d05d      	beq.n	80089c2 <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800890c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800890e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008910:	f000 fb84 	bl	800901c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8008914:	6a3b      	ldr	r3, [r7, #32]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d010      	beq.n	800893c <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800891a:	4b65      	ldr	r3, [pc, #404]	; (8008ab0 <tcp_slowtmr+0x500>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008920:	429a      	cmp	r2, r3
 8008922:	d106      	bne.n	8008932 <tcp_slowtmr+0x382>
 8008924:	4b63      	ldr	r3, [pc, #396]	; (8008ab4 <tcp_slowtmr+0x504>)
 8008926:	f240 4289 	movw	r2, #1161	; 0x489
 800892a:	4963      	ldr	r1, [pc, #396]	; (8008ab8 <tcp_slowtmr+0x508>)
 800892c:	4863      	ldr	r0, [pc, #396]	; (8008abc <tcp_slowtmr+0x50c>)
 800892e:	f007 fe8f 	bl	8010650 <iprintf>
        prev->next = pcb->next;
 8008932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008934:	68da      	ldr	r2, [r3, #12]
 8008936:	6a3b      	ldr	r3, [r7, #32]
 8008938:	60da      	str	r2, [r3, #12]
 800893a:	e00f      	b.n	800895c <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800893c:	4b5c      	ldr	r3, [pc, #368]	; (8008ab0 <tcp_slowtmr+0x500>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008942:	429a      	cmp	r2, r3
 8008944:	d006      	beq.n	8008954 <tcp_slowtmr+0x3a4>
 8008946:	4b5b      	ldr	r3, [pc, #364]	; (8008ab4 <tcp_slowtmr+0x504>)
 8008948:	f240 428d 	movw	r2, #1165	; 0x48d
 800894c:	495c      	ldr	r1, [pc, #368]	; (8008ac0 <tcp_slowtmr+0x510>)
 800894e:	485b      	ldr	r0, [pc, #364]	; (8008abc <tcp_slowtmr+0x50c>)
 8008950:	f007 fe7e 	bl	8010650 <iprintf>
        tcp_active_pcbs = pcb->next;
 8008954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	4a55      	ldr	r2, [pc, #340]	; (8008ab0 <tcp_slowtmr+0x500>)
 800895a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800895c:	7fbb      	ldrb	r3, [r7, #30]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d010      	beq.n	8008984 <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8008962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008964:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8008966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008968:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800896a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	1d1d      	adds	r5, r3, #4
 8008970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008972:	8adb      	ldrh	r3, [r3, #22]
 8008974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008976:	8b12      	ldrh	r2, [r2, #24]
 8008978:	9201      	str	r2, [sp, #4]
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	462b      	mov	r3, r5
 800897e:	4622      	mov	r2, r4
 8008980:	f003 fbe6 	bl	800c150 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8008984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800898a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898c:	7d1b      	ldrb	r3, [r3, #20]
 800898e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8008990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008992:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	2001      	movs	r0, #1
 800899e:	f7fe fa97 	bl	8006ed0 <memp_free>

      tcp_active_pcbs_changed = 0;
 80089a2:	4b48      	ldr	r3, [pc, #288]	; (8008ac4 <tcp_slowtmr+0x514>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d004      	beq.n	80089b8 <tcp_slowtmr+0x408>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f06f 010c 	mvn.w	r1, #12
 80089b4:	68b8      	ldr	r0, [r7, #8]
 80089b6:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80089b8:	4b42      	ldr	r3, [pc, #264]	; (8008ac4 <tcp_slowtmr+0x514>)
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d035      	beq.n	8008a2c <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 80089c0:	e606      	b.n	80085d0 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80089c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c4:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 80089c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80089cc:	6a3b      	ldr	r3, [r7, #32]
 80089ce:	7edb      	ldrb	r3, [r3, #27]
 80089d0:	3301      	adds	r3, #1
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	7eda      	ldrb	r2, [r3, #27]
 80089dc:	6a3b      	ldr	r3, [r7, #32]
 80089de:	7f1b      	ldrb	r3, [r3, #28]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d323      	bcc.n	8008a2c <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 80089e4:	6a3b      	ldr	r3, [r7, #32]
 80089e6:	2200      	movs	r2, #0
 80089e8:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80089ea:	4b36      	ldr	r3, [pc, #216]	; (8008ac4 <tcp_slowtmr+0x514>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80089f0:	6a3b      	ldr	r3, [r7, #32]
 80089f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00a      	beq.n	8008a10 <tcp_slowtmr+0x460>
 80089fa:	6a3b      	ldr	r3, [r7, #32]
 80089fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a00:	6a3a      	ldr	r2, [r7, #32]
 8008a02:	6912      	ldr	r2, [r2, #16]
 8008a04:	6a39      	ldr	r1, [r7, #32]
 8008a06:	4610      	mov	r0, r2
 8008a08:	4798      	blx	r3
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	777b      	strb	r3, [r7, #29]
 8008a0e:	e001      	b.n	8008a14 <tcp_slowtmr+0x464>
 8008a10:	2300      	movs	r3, #0
 8008a12:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8008a14:	4b2b      	ldr	r3, [pc, #172]	; (8008ac4 <tcp_slowtmr+0x514>)
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d000      	beq.n	8008a1e <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 8008a1c:	e5d8      	b.n	80085d0 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8008a1e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d102      	bne.n	8008a2c <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8008a26:	6a38      	ldr	r0, [r7, #32]
 8008a28:	f003 f908 	bl	800bc3c <tcp_output>
  while (pcb != NULL) {
 8008a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f47f add4 	bne.w	80085dc <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8008a34:	2300      	movs	r3, #0
 8008a36:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8008a38:	4b23      	ldr	r3, [pc, #140]	; (8008ac8 <tcp_slowtmr+0x518>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8008a3e:	e068      	b.n	8008b12 <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	7d1b      	ldrb	r3, [r3, #20]
 8008a44:	2b0a      	cmp	r3, #10
 8008a46:	d006      	beq.n	8008a56 <tcp_slowtmr+0x4a6>
 8008a48:	4b1a      	ldr	r3, [pc, #104]	; (8008ab4 <tcp_slowtmr+0x504>)
 8008a4a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8008a4e:	491f      	ldr	r1, [pc, #124]	; (8008acc <tcp_slowtmr+0x51c>)
 8008a50:	481a      	ldr	r0, [pc, #104]	; (8008abc <tcp_slowtmr+0x50c>)
 8008a52:	f007 fdfd 	bl	8010650 <iprintf>
    pcb_remove = 0;
 8008a56:	2300      	movs	r3, #0
 8008a58:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008a5a:	4b12      	ldr	r3, [pc, #72]	; (8008aa4 <tcp_slowtmr+0x4f4>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	2bf0      	cmp	r3, #240	; 0xf0
 8008a66:	d902      	bls.n	8008a6e <tcp_slowtmr+0x4be>
      ++pcb_remove;
 8008a68:	7ffb      	ldrb	r3, [r7, #31]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8008a6e:	7ffb      	ldrb	r3, [r7, #31]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d049      	beq.n	8008b08 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8008a74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008a76:	f000 fad1 	bl	800901c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d029      	beq.n	8008ad4 <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8008a80:	4b11      	ldr	r3, [pc, #68]	; (8008ac8 <tcp_slowtmr+0x518>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d106      	bne.n	8008a98 <tcp_slowtmr+0x4e8>
 8008a8a:	4b0a      	ldr	r3, [pc, #40]	; (8008ab4 <tcp_slowtmr+0x504>)
 8008a8c:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8008a90:	490f      	ldr	r1, [pc, #60]	; (8008ad0 <tcp_slowtmr+0x520>)
 8008a92:	480a      	ldr	r0, [pc, #40]	; (8008abc <tcp_slowtmr+0x50c>)
 8008a94:	f007 fddc 	bl	8010650 <iprintf>
        prev->next = pcb->next;
 8008a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9a:	68da      	ldr	r2, [r3, #12]
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	60da      	str	r2, [r3, #12]
 8008aa0:	e028      	b.n	8008af4 <tcp_slowtmr+0x544>
 8008aa2:	bf00      	nop
 8008aa4:	2400acd8 	.word	0x2400acd8
 8008aa8:	000124f8 	.word	0x000124f8
 8008aac:	10624dd3 	.word	0x10624dd3
 8008ab0:	2400acd4 	.word	0x2400acd4
 8008ab4:	08011e14 	.word	0x08011e14
 8008ab8:	0801204c 	.word	0x0801204c
 8008abc:	08011e50 	.word	0x08011e50
 8008ac0:	08012078 	.word	0x08012078
 8008ac4:	2400acd0 	.word	0x2400acd0
 8008ac8:	2400ace4 	.word	0x2400ace4
 8008acc:	080120a4 	.word	0x080120a4
 8008ad0:	080120d4 	.word	0x080120d4
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8008ad4:	4b12      	ldr	r3, [pc, #72]	; (8008b20 <tcp_slowtmr+0x570>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d006      	beq.n	8008aec <tcp_slowtmr+0x53c>
 8008ade:	4b11      	ldr	r3, [pc, #68]	; (8008b24 <tcp_slowtmr+0x574>)
 8008ae0:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8008ae4:	4910      	ldr	r1, [pc, #64]	; (8008b28 <tcp_slowtmr+0x578>)
 8008ae6:	4811      	ldr	r0, [pc, #68]	; (8008b2c <tcp_slowtmr+0x57c>)
 8008ae8:	f007 fdb2 	bl	8010650 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8008aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	4a0b      	ldr	r2, [pc, #44]	; (8008b20 <tcp_slowtmr+0x570>)
 8008af2:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8008af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af6:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8008af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8008afe:	69b9      	ldr	r1, [r7, #24]
 8008b00:	2001      	movs	r0, #1
 8008b02:	f7fe f9e5 	bl	8006ed0 <memp_free>
 8008b06:	e004      	b.n	8008b12 <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8008b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0a:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8008b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8008b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d193      	bne.n	8008a40 <tcp_slowtmr+0x490>
    }
  }
}
 8008b18:	bf00      	nop
 8008b1a:	3728      	adds	r7, #40	; 0x28
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bdb0      	pop	{r4, r5, r7, pc}
 8008b20:	2400ace4 	.word	0x2400ace4
 8008b24:	08011e14 	.word	0x08011e14
 8008b28:	080120fc 	.word	0x080120fc
 8008b2c:	08011e50 	.word	0x08011e50

08008b30 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8008b36:	4b2d      	ldr	r3, [pc, #180]	; (8008bec <tcp_fasttmr+0xbc>)
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	b2da      	uxtb	r2, r3
 8008b3e:	4b2b      	ldr	r3, [pc, #172]	; (8008bec <tcp_fasttmr+0xbc>)
 8008b40:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8008b42:	4b2b      	ldr	r3, [pc, #172]	; (8008bf0 <tcp_fasttmr+0xc0>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8008b48:	e048      	b.n	8008bdc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	7f5a      	ldrb	r2, [r3, #29]
 8008b4e:	4b27      	ldr	r3, [pc, #156]	; (8008bec <tcp_fasttmr+0xbc>)
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d03f      	beq.n	8008bd6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8008b56:	4b25      	ldr	r3, [pc, #148]	; (8008bec <tcp_fasttmr+0xbc>)
 8008b58:	781a      	ldrb	r2, [r3, #0]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	7e9b      	ldrb	r3, [r3, #26]
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d010      	beq.n	8008b8c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	7e9b      	ldrb	r3, [r3, #26]
 8008b6e:	f043 0302 	orr.w	r3, r3, #2
 8008b72:	b2da      	uxtb	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f003 f85f 	bl	800bc3c <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	7e9b      	ldrb	r3, [r3, #26]
 8008b82:	f023 0303 	bic.w	r3, r3, #3
 8008b86:	b2da      	uxtb	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	7e9b      	ldrb	r3, [r3, #26]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d009      	beq.n	8008bac <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	7e9b      	ldrb	r3, [r3, #26]
 8008b9c:	f023 0308 	bic.w	r3, r3, #8
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f7ff fb1c 	bl	80081e4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00a      	beq.n	8008bd0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8008bba:	4b0e      	ldr	r3, [pc, #56]	; (8008bf4 <tcp_fasttmr+0xc4>)
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f819 	bl	8008bf8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8008bc6:	4b0b      	ldr	r3, [pc, #44]	; (8008bf4 <tcp_fasttmr+0xc4>)
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d000      	beq.n	8008bd0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8008bce:	e7b8      	b.n	8008b42 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	607b      	str	r3, [r7, #4]
 8008bd4:	e002      	b.n	8008bdc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1b3      	bne.n	8008b4a <tcp_fasttmr+0x1a>
    }
  }
}
 8008be2:	bf00      	nop
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop
 8008bec:	2400403e 	.word	0x2400403e
 8008bf0:	2400acd4 	.word	0x2400acd4
 8008bf4:	2400acd0 	.word	0x2400acd0

08008bf8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8008bf8:	b590      	push	{r4, r7, lr}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c04:	7b5b      	ldrb	r3, [r3, #13]
 8008c06:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c0c:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d00b      	beq.n	8008c36 <tcp_process_refused_data+0x3e>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6918      	ldr	r0, [r3, #16]
 8008c28:	2300      	movs	r3, #0
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	6879      	ldr	r1, [r7, #4]
 8008c2e:	47a0      	blx	r4
 8008c30:	4603      	mov	r3, r0
 8008c32:	73fb      	strb	r3, [r7, #15]
 8008c34:	e007      	b.n	8008c46 <tcp_process_refused_data+0x4e>
 8008c36:	2300      	movs	r3, #0
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	6879      	ldr	r1, [r7, #4]
 8008c3c:	2000      	movs	r0, #0
 8008c3e:	f000 f88d 	bl	8008d5c <tcp_recv_null>
 8008c42:	4603      	mov	r3, r0
 8008c44:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8008c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d12b      	bne.n	8008ca6 <tcp_process_refused_data+0xae>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 8008c4e:	7bbb      	ldrb	r3, [r7, #14]
 8008c50:	f003 0320 	and.w	r3, r3, #32
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d034      	beq.n	8008cc2 <tcp_process_refused_data+0xca>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c5c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d005      	beq.n	8008c70 <tcp_process_refused_data+0x78>
          pcb->rcv_wnd++;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c68:	3301      	adds	r3, #1
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00b      	beq.n	8008c92 <tcp_process_refused_data+0x9a>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6918      	ldr	r0, [r3, #16]
 8008c84:	2300      	movs	r3, #0
 8008c86:	2200      	movs	r2, #0
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	47a0      	blx	r4
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	73fb      	strb	r3, [r7, #15]
 8008c90:	e001      	b.n	8008c96 <tcp_process_refused_data+0x9e>
 8008c92:	2300      	movs	r3, #0
 8008c94:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8008c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c9a:	f113 0f0d 	cmn.w	r3, #13
 8008c9e:	d110      	bne.n	8008cc2 <tcp_process_refused_data+0xca>
          return ERR_ABRT;
 8008ca0:	f06f 030c 	mvn.w	r3, #12
 8008ca4:	e00e      	b.n	8008cc4 <tcp_process_refused_data+0xcc>
        }
      }
    } else if (err == ERR_ABRT) {
 8008ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008caa:	f113 0f0d 	cmn.w	r3, #13
 8008cae:	d102      	bne.n	8008cb6 <tcp_process_refused_data+0xbe>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8008cb0:	f06f 030c 	mvn.w	r3, #12
 8008cb4:	e006      	b.n	8008cc4 <tcp_process_refused_data+0xcc>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 8008cbc:	f06f 0304 	mvn.w	r3, #4
 8008cc0:	e000      	b.n	8008cc4 <tcp_process_refused_data+0xcc>
    }
  }
  return ERR_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd90      	pop	{r4, r7, pc}

08008ccc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8008cd4:	e007      	b.n	8008ce6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f809 	bl	8008cf4 <tcp_seg_free>
    seg = next;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1f4      	bne.n	8008cd6 <tcp_segs_free+0xa>
  }
}
 8008cec:	bf00      	nop
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d00c      	beq.n	8008d1c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d004      	beq.n	8008d14 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7fe fe98 	bl	8007a44 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8008d14:	6879      	ldr	r1, [r7, #4]
 8008d16:	2003      	movs	r0, #3
 8008d18:	f7fe f8da 	bl	8006ed0 <memp_free>
  }
}
 8008d1c:	bf00      	nop
 8008d1e:	3708      	adds	r7, #8
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8008d2c:	2003      	movs	r0, #3
 8008d2e:	f7fe f859 	bl	8006de4 <memp_malloc>
 8008d32:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d101      	bne.n	8008d3e <tcp_seg_copy+0x1a>
    return NULL;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	e00a      	b.n	8008d54 <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8008d3e:	2210      	movs	r2, #16
 8008d40:	6879      	ldr	r1, [r7, #4]
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f007 fc71 	bl	801062a <memcpy>
  pbuf_ref(cseg->p);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7fe ff2b 	bl	8007ba8 <pbuf_ref>
  return cseg;
 8008d52:	68fb      	ldr	r3, [r7, #12]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3710      	adds	r7, #16
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
 8008d68:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d009      	beq.n	8008d84 <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	891b      	ldrh	r3, [r3, #8]
 8008d74:	4619      	mov	r1, r3
 8008d76:	68b8      	ldr	r0, [r7, #8]
 8008d78:	f7ff fbbe 	bl	80084f8 <tcp_recved>
    pbuf_free(p);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f7fe fe61 	bl	8007a44 <pbuf_free>
 8008d82:	e008      	b.n	8008d96 <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 8008d84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d104      	bne.n	8008d96 <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 8008d8c:	68b8      	ldr	r0, [r7, #8]
 8008d8e:	f7ff fa8f 	bl	80082b0 <tcp_close>
 8008d92:	4603      	mov	r3, r0
 8008d94:	e000      	b.n	8008d98 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 8008d96:	2300      	movs	r3, #0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3710      	adds	r7, #16
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	4603      	mov	r3, r0
 8008da8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8008daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	db01      	blt.n	8008db6 <tcp_kill_prio+0x16>
 8008db2:	79fb      	ldrb	r3, [r7, #7]
 8008db4:	e000      	b.n	8008db8 <tcp_kill_prio+0x18>
 8008db6:	237f      	movs	r3, #127	; 0x7f
 8008db8:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008dc2:	4b16      	ldr	r3, [pc, #88]	; (8008e1c <tcp_kill_prio+0x7c>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	617b      	str	r3, [r7, #20]
 8008dc8:	e01a      	b.n	8008e00 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	7d5b      	ldrb	r3, [r3, #21]
 8008dce:	7afa      	ldrb	r2, [r7, #11]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d312      	bcc.n	8008dfa <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008dd4:	4b12      	ldr	r3, [pc, #72]	; (8008e20 <tcp_kill_prio+0x80>)
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d80a      	bhi.n	8008dfa <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 8008de4:	4b0e      	ldr	r3, [pc, #56]	; (8008e20 <tcp_kill_prio+0x80>)
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	6a1b      	ldr	r3, [r3, #32]
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	7d5b      	ldrb	r3, [r3, #21]
 8008df8:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	68db      	ldr	r3, [r3, #12]
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1e1      	bne.n	8008dca <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008e0c:	6938      	ldr	r0, [r7, #16]
 8008e0e:	f7ff fb19 	bl	8008444 <tcp_abort>
  }
}
 8008e12:	bf00      	nop
 8008e14:	3718      	adds	r7, #24
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	2400acd4 	.word	0x2400acd4
 8008e20:	2400acd8 	.word	0x2400acd8

08008e24 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b086      	sub	sp, #24
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8008e2e:	79fb      	ldrb	r3, [r7, #7]
 8008e30:	2b08      	cmp	r3, #8
 8008e32:	d009      	beq.n	8008e48 <tcp_kill_state+0x24>
 8008e34:	79fb      	ldrb	r3, [r7, #7]
 8008e36:	2b09      	cmp	r3, #9
 8008e38:	d006      	beq.n	8008e48 <tcp_kill_state+0x24>
 8008e3a:	4b1a      	ldr	r3, [pc, #104]	; (8008ea4 <tcp_kill_state+0x80>)
 8008e3c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8008e40:	4919      	ldr	r1, [pc, #100]	; (8008ea8 <tcp_kill_state+0x84>)
 8008e42:	481a      	ldr	r0, [pc, #104]	; (8008eac <tcp_kill_state+0x88>)
 8008e44:	f007 fc04 	bl	8010650 <iprintf>

  inactivity = 0;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e50:	4b17      	ldr	r3, [pc, #92]	; (8008eb0 <tcp_kill_state+0x8c>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	617b      	str	r3, [r7, #20]
 8008e56:	e017      	b.n	8008e88 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	7d1b      	ldrb	r3, [r3, #20]
 8008e5c:	79fa      	ldrb	r2, [r7, #7]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d10f      	bne.n	8008e82 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008e62:	4b14      	ldr	r3, [pc, #80]	; (8008eb4 <tcp_kill_state+0x90>)
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	6a1b      	ldr	r3, [r3, #32]
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d807      	bhi.n	8008e82 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8008e72:	4b10      	ldr	r3, [pc, #64]	; (8008eb4 <tcp_kill_state+0x90>)
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	617b      	str	r3, [r7, #20]
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1e4      	bne.n	8008e58 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8008e94:	2100      	movs	r1, #0
 8008e96:	6938      	ldr	r0, [r7, #16]
 8008e98:	f7ff fa22 	bl	80082e0 <tcp_abandon>
  }
}
 8008e9c:	bf00      	nop
 8008e9e:	3718      	adds	r7, #24
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	08011e14 	.word	0x08011e14
 8008ea8:	08012124 	.word	0x08012124
 8008eac:	08011e50 	.word	0x08011e50
 8008eb0:	2400acd4 	.word	0x2400acd4
 8008eb4:	2400acd8 	.word	0x2400acd8

08008eb8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008ec6:	4b12      	ldr	r3, [pc, #72]	; (8008f10 <tcp_kill_timewait+0x58>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	60fb      	str	r3, [r7, #12]
 8008ecc:	e012      	b.n	8008ef4 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008ece:	4b11      	ldr	r3, [pc, #68]	; (8008f14 <tcp_kill_timewait+0x5c>)
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d807      	bhi.n	8008eee <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8008ede:	4b0d      	ldr	r3, [pc, #52]	; (8008f14 <tcp_kill_timewait+0x5c>)
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6a1b      	ldr	r3, [r3, #32]
 8008ee6:	1ad3      	subs	r3, r2, r3
 8008ee8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	60fb      	str	r3, [r7, #12]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e9      	bne.n	8008ece <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d002      	beq.n	8008f06 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008f00:	68b8      	ldr	r0, [r7, #8]
 8008f02:	f7ff fa9f 	bl	8008444 <tcp_abort>
  }
}
 8008f06:	bf00      	nop
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	2400ace4 	.word	0x2400ace4
 8008f14:	2400acd8 	.word	0x2400acd8

08008f18 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f22:	2001      	movs	r0, #1
 8008f24:	f7fd ff5e 	bl	8006de4 <memp_malloc>
 8008f28:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d124      	bne.n	8008f7a <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8008f30:	f7ff ffc2 	bl	8008eb8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f34:	2001      	movs	r0, #1
 8008f36:	f7fd ff55 	bl	8006de4 <memp_malloc>
 8008f3a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d11b      	bne.n	8008f7a <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8008f42:	2009      	movs	r0, #9
 8008f44:	f7ff ff6e 	bl	8008e24 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f48:	2001      	movs	r0, #1
 8008f4a:	f7fd ff4b 	bl	8006de4 <memp_malloc>
 8008f4e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d111      	bne.n	8008f7a <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8008f56:	2008      	movs	r0, #8
 8008f58:	f7ff ff64 	bl	8008e24 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f5c:	2001      	movs	r0, #1
 8008f5e:	f7fd ff41 	bl	8006de4 <memp_malloc>
 8008f62:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d107      	bne.n	8008f7a <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8008f6a:	79fb      	ldrb	r3, [r7, #7]
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff ff17 	bl	8008da0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f72:	2001      	movs	r0, #1
 8008f74:	f7fd ff36 	bl	8006de4 <memp_malloc>
 8008f78:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d03f      	beq.n	8009000 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8008f80:	2298      	movs	r2, #152	; 0x98
 8008f82:	2100      	movs	r1, #0
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f007 fb5b 	bl	8010640 <memset>
    pcb->prio = prio;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	79fa      	ldrb	r2, [r7, #7]
 8008f8e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f640 3268 	movw	r2, #2920	; 0xb68
 8008f96:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8008fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	22ff      	movs	r2, #255	; 0xff
 8008fae:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f44f 7206 	mov.w	r2, #536	; 0x218
 8008fb6:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2206      	movs	r2, #6
 8008fbc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2206      	movs	r2, #6
 8008fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008fcc:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8008fd6:	4b0d      	ldr	r3, [pc, #52]	; (800900c <tcp_alloc+0xf4>)
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8008fde:	4b0c      	ldr	r3, [pc, #48]	; (8009010 <tcp_alloc+0xf8>)
 8008fe0:	781a      	ldrb	r2, [r3, #0]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f640 3268 	movw	r2, #2920	; 0xb68
 8008fec:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	4a08      	ldr	r2, [pc, #32]	; (8009014 <tcp_alloc+0xfc>)
 8008ff4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	4a07      	ldr	r2, [pc, #28]	; (8009018 <tcp_alloc+0x100>)
 8008ffc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8009000:	68fb      	ldr	r3, [r7, #12]
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	2400acd8 	.word	0x2400acd8
 8009010:	2400403e 	.word	0x2400403e
 8009014:	08008d5d 	.word	0x08008d5d
 8009018:	006ddd00 	.word	0x006ddd00

0800901c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	7d1b      	ldrb	r3, [r3, #20]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d034      	beq.n	8009096 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8009030:	2b0a      	cmp	r3, #10
 8009032:	d030      	beq.n	8009096 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 8009038:	2b01      	cmp	r3, #1
 800903a:	d02c      	beq.n	8009096 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009040:	2b00      	cmp	r3, #0
 8009042:	d007      	beq.n	8009054 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009048:	4618      	mov	r0, r3
 800904a:	f7fe fcfb 	bl	8007a44 <pbuf_free>
      pcb->refused_data = NULL;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009058:	4618      	mov	r0, r3
 800905a:	f7ff fe37 	bl	8008ccc <tcp_segs_free>
    pcb->ooseq = NULL;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800906a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009070:	4618      	mov	r0, r3
 8009072:	f7ff fe2b 	bl	8008ccc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fe26 	bl	8008ccc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2200      	movs	r2, #0
 8009084:	669a      	str	r2, [r3, #104]	; 0x68
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 8009096:	bf00      	nop
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
	...

080090a0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	683a      	ldr	r2, [r7, #0]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d105      	bne.n	80090c0 <tcp_pcb_remove+0x20>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68da      	ldr	r2, [r3, #12]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e013      	b.n	80090e8 <tcp_pcb_remove+0x48>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	60fb      	str	r3, [r7, #12]
 80090c6:	e00c      	b.n	80090e2 <tcp_pcb_remove+0x42>
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	683a      	ldr	r2, [r7, #0]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d104      	bne.n	80090dc <tcp_pcb_remove+0x3c>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	68da      	ldr	r2, [r3, #12]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	60da      	str	r2, [r3, #12]
 80090da:	e005      	b.n	80090e8 <tcp_pcb_remove+0x48>
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	60fb      	str	r3, [r7, #12]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1ef      	bne.n	80090c8 <tcp_pcb_remove+0x28>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	2200      	movs	r2, #0
 80090ec:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80090ee:	6838      	ldr	r0, [r7, #0]
 80090f0:	f7ff ff94 	bl	800901c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	7d1b      	ldrb	r3, [r3, #20]
 80090f8:	2b0a      	cmp	r3, #10
 80090fa:	d013      	beq.n	8009124 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 8009100:	2b01      	cmp	r3, #1
 8009102:	d00f      	beq.n	8009124 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	7e9b      	ldrb	r3, [r3, #26]
 8009108:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 800910c:	2b00      	cmp	r3, #0
 800910e:	d009      	beq.n	8009124 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	7e9b      	ldrb	r3, [r3, #26]
 8009114:	f043 0302 	orr.w	r3, r3, #2
 8009118:	b2da      	uxtb	r2, r3
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800911e:	6838      	ldr	r0, [r7, #0]
 8009120:	f002 fd8c 	bl	800bc3c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	7d1b      	ldrb	r3, [r3, #20]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d020      	beq.n	800916e <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009130:	2b00      	cmp	r3, #0
 8009132:	d006      	beq.n	8009142 <tcp_pcb_remove+0xa2>
 8009134:	4b13      	ldr	r3, [pc, #76]	; (8009184 <tcp_pcb_remove+0xe4>)
 8009136:	f240 7253 	movw	r2, #1875	; 0x753
 800913a:	4913      	ldr	r1, [pc, #76]	; (8009188 <tcp_pcb_remove+0xe8>)
 800913c:	4813      	ldr	r0, [pc, #76]	; (800918c <tcp_pcb_remove+0xec>)
 800913e:	f007 fa87 	bl	8010650 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009146:	2b00      	cmp	r3, #0
 8009148:	d006      	beq.n	8009158 <tcp_pcb_remove+0xb8>
 800914a:	4b0e      	ldr	r3, [pc, #56]	; (8009184 <tcp_pcb_remove+0xe4>)
 800914c:	f240 7254 	movw	r2, #1876	; 0x754
 8009150:	490f      	ldr	r1, [pc, #60]	; (8009190 <tcp_pcb_remove+0xf0>)
 8009152:	480e      	ldr	r0, [pc, #56]	; (800918c <tcp_pcb_remove+0xec>)
 8009154:	f007 fa7c 	bl	8010650 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800915c:	2b00      	cmp	r3, #0
 800915e:	d006      	beq.n	800916e <tcp_pcb_remove+0xce>
 8009160:	4b08      	ldr	r3, [pc, #32]	; (8009184 <tcp_pcb_remove+0xe4>)
 8009162:	f240 7256 	movw	r2, #1878	; 0x756
 8009166:	490b      	ldr	r1, [pc, #44]	; (8009194 <tcp_pcb_remove+0xf4>)
 8009168:	4808      	ldr	r0, [pc, #32]	; (800918c <tcp_pcb_remove+0xec>)
 800916a:	f007 fa71 	bl	8010650 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	2200      	movs	r2, #0
 8009172:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	2200      	movs	r2, #0
 8009178:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800917a:	bf00      	nop
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	08011e14 	.word	0x08011e14
 8009188:	080121cc 	.word	0x080121cc
 800918c:	08011e50 	.word	0x08011e50
 8009190:	080121e4 	.word	0x080121e4
 8009194:	08012200 	.word	0x08012200

08009198 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80091a0:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <tcp_next_iss+0x28>)
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	4b07      	ldr	r3, [pc, #28]	; (80091c4 <tcp_next_iss+0x2c>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4413      	add	r3, r2
 80091aa:	4a05      	ldr	r2, [pc, #20]	; (80091c0 <tcp_next_iss+0x28>)
 80091ac:	6013      	str	r3, [r2, #0]
  return iss;
 80091ae:	4b04      	ldr	r3, [pc, #16]	; (80091c0 <tcp_next_iss+0x28>)
 80091b0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop
 80091c0:	2400000c 	.word	0x2400000c
 80091c4:	2400acd8 	.word	0x2400acd8

080091c8 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 80091d4:	6838      	ldr	r0, [r7, #0]
 80091d6:	f004 fdab 	bl	800dd30 <ip4_route>
 80091da:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d101      	bne.n	80091e6 <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 80091e2:	88fb      	ldrh	r3, [r7, #6]
 80091e4:	e010      	b.n	8009208 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80091ea:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80091ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d008      	beq.n	8009206 <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 80091f4:	897b      	ldrh	r3, [r7, #10]
 80091f6:	3b28      	subs	r3, #40	; 0x28
 80091f8:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80091fa:	893a      	ldrh	r2, [r7, #8]
 80091fc:	88fb      	ldrh	r3, [r7, #6]
 80091fe:	4293      	cmp	r3, r2
 8009200:	bf28      	it	cs
 8009202:	4613      	movcs	r3, r2
 8009204:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 8009206:	88fb      	ldrh	r3, [r7, #6]
}
 8009208:	4618      	mov	r0, r3
 800920a:	3710      	adds	r7, #16
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800921e:	e011      	b.n	8009244 <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	429a      	cmp	r2, r3
 800922a:	d108      	bne.n	800923e <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f7ff f906 	bl	8008444 <tcp_abort>
      pcb = next;
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	60fb      	str	r3, [r7, #12]
 800923c:	e002      	b.n	8009244 <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	68db      	ldr	r3, [r3, #12]
 8009242:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d1ea      	bne.n	8009220 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 800924a:	bf00      	nop
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
	...

08009254 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d02c      	beq.n	80092be <tcp_netif_ip_addr_changed+0x6a>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d028      	beq.n	80092be <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800926c:	4b16      	ldr	r3, [pc, #88]	; (80092c8 <tcp_netif_ip_addr_changed+0x74>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4619      	mov	r1, r3
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f7ff ffcc 	bl	8009210 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8009278:	4b14      	ldr	r3, [pc, #80]	; (80092cc <tcp_netif_ip_addr_changed+0x78>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7ff ffc6 	bl	8009210 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d019      	beq.n	80092be <tcp_netif_ip_addr_changed+0x6a>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d015      	beq.n	80092be <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8009292:	4b0f      	ldr	r3, [pc, #60]	; (80092d0 <tcp_netif_ip_addr_changed+0x7c>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	e00e      	b.n	80092b8 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d103      	bne.n	80092b4 <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	60fb      	str	r3, [r7, #12]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1ed      	bne.n	800929a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80092be:	bf00      	nop
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	2400acd4 	.word	0x2400acd4
 80092cc:	2400ace0 	.word	0x2400ace0
 80092d0:	2400acdc 	.word	0x2400acdc

080092d4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80092d4:	b590      	push	{r4, r7, lr}
 80092d6:	b08b      	sub	sp, #44	; 0x2c
 80092d8:	af02      	add	r7, sp, #8
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	4a82      	ldr	r2, [pc, #520]	; (80094ec <tcp_input+0x218>)
 80092e4:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	895b      	ldrh	r3, [r3, #10]
 80092ea:	2b13      	cmp	r3, #19
 80092ec:	f240 838b 	bls.w	8009a06 <tcp_input+0x732>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80092f0:	4b7f      	ldr	r3, [pc, #508]	; (80094f0 <tcp_input+0x21c>)
 80092f2:	695a      	ldr	r2, [r3, #20]
 80092f4:	4b7e      	ldr	r3, [pc, #504]	; (80094f0 <tcp_input+0x21c>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4619      	mov	r1, r3
 80092fa:	4610      	mov	r0, r2
 80092fc:	f004 ff92 	bl	800e224 <ip4_addr_isbroadcast_u32>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	f040 8381 	bne.w	8009a0a <tcp_input+0x736>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8009308:	4b79      	ldr	r3, [pc, #484]	; (80094f0 <tcp_input+0x21c>)
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8009310:	2be0      	cmp	r3, #224	; 0xe0
 8009312:	f000 837a 	beq.w	8009a0a <tcp_input+0x736>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 8009316:	4b75      	ldr	r3, [pc, #468]	; (80094ec <tcp_input+0x218>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	899b      	ldrh	r3, [r3, #12]
 800931c:	b29b      	uxth	r3, r3
 800931e:	4618      	mov	r0, r3
 8009320:	f7fd f954 	bl	80065cc <lwip_htons>
 8009324:	4603      	mov	r3, r0
 8009326:	0b1b      	lsrs	r3, r3, #12
 8009328:	b29b      	uxth	r3, r3
 800932a:	b2db      	uxtb	r3, r3
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8009330:	7cbb      	ldrb	r3, [r7, #18]
 8009332:	2b13      	cmp	r3, #19
 8009334:	f240 8369 	bls.w	8009a0a <tcp_input+0x736>
 8009338:	7cbb      	ldrb	r3, [r7, #18]
 800933a:	b29a      	uxth	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	891b      	ldrh	r3, [r3, #8]
 8009340:	429a      	cmp	r2, r3
 8009342:	f200 8362 	bhi.w	8009a0a <tcp_input+0x736>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8009346:	7cbb      	ldrb	r3, [r7, #18]
 8009348:	b29b      	uxth	r3, r3
 800934a:	3b14      	subs	r3, #20
 800934c:	b29a      	uxth	r2, r3
 800934e:	4b69      	ldr	r3, [pc, #420]	; (80094f4 <tcp_input+0x220>)
 8009350:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8009352:	4b69      	ldr	r3, [pc, #420]	; (80094f8 <tcp_input+0x224>)
 8009354:	2200      	movs	r2, #0
 8009356:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	895a      	ldrh	r2, [r3, #10]
 800935c:	7cbb      	ldrb	r3, [r7, #18]
 800935e:	b29b      	uxth	r3, r3
 8009360:	429a      	cmp	r2, r3
 8009362:	d30d      	bcc.n	8009380 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8009364:	4b63      	ldr	r3, [pc, #396]	; (80094f4 <tcp_input+0x220>)
 8009366:	881a      	ldrh	r2, [r3, #0]
 8009368:	4b64      	ldr	r3, [pc, #400]	; (80094fc <tcp_input+0x228>)
 800936a:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800936c:	7cbb      	ldrb	r3, [r7, #18]
 800936e:	b29b      	uxth	r3, r3
 8009370:	425b      	negs	r3, r3
 8009372:	b29b      	uxth	r3, r3
 8009374:	b21b      	sxth	r3, r3
 8009376:	4619      	mov	r1, r3
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7fe fb3f 	bl	80079fc <pbuf_header>
 800937e:	e055      	b.n	800942c <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d105      	bne.n	8009394 <tcp_input+0xc0>
 8009388:	4b5d      	ldr	r3, [pc, #372]	; (8009500 <tcp_input+0x22c>)
 800938a:	22b2      	movs	r2, #178	; 0xb2
 800938c:	495d      	ldr	r1, [pc, #372]	; (8009504 <tcp_input+0x230>)
 800938e:	485e      	ldr	r0, [pc, #376]	; (8009508 <tcp_input+0x234>)
 8009390:	f007 f95e 	bl	8010650 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 8009394:	f06f 0113 	mvn.w	r1, #19
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f7fe fb2f 	bl	80079fc <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	895a      	ldrh	r2, [r3, #10]
 80093a2:	4b56      	ldr	r3, [pc, #344]	; (80094fc <tcp_input+0x228>)
 80093a4:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 80093a6:	4b53      	ldr	r3, [pc, #332]	; (80094f4 <tcp_input+0x220>)
 80093a8:	881a      	ldrh	r2, [r3, #0]
 80093aa:	4b54      	ldr	r3, [pc, #336]	; (80094fc <tcp_input+0x228>)
 80093ac:	881b      	ldrh	r3, [r3, #0]
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 80093b2:	4b52      	ldr	r3, [pc, #328]	; (80094fc <tcp_input+0x228>)
 80093b4:	881b      	ldrh	r3, [r3, #0]
 80093b6:	425b      	negs	r3, r3
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	b21b      	sxth	r3, r3
 80093bc:	4619      	mov	r1, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f7fe fb1c 	bl	80079fc <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	895b      	ldrh	r3, [r3, #10]
 80093ca:	8a3a      	ldrh	r2, [r7, #16]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	f200 831e 	bhi.w	8009a0e <tcp_input+0x73a>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4a47      	ldr	r2, [pc, #284]	; (80094f8 <tcp_input+0x224>)
 80093da:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	8a3b      	ldrh	r3, [r7, #16]
 80093e2:	425b      	negs	r3, r3
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	b21b      	sxth	r3, r3
 80093e8:	4619      	mov	r1, r3
 80093ea:	4610      	mov	r0, r2
 80093ec:	f7fe fb06 	bl	80079fc <pbuf_header>
    p->tot_len -= opt2len;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	891a      	ldrh	r2, [r3, #8]
 80093f4:	8a3b      	ldrh	r3, [r7, #16]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	b29a      	uxth	r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	895b      	ldrh	r3, [r3, #10]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d005      	beq.n	8009412 <tcp_input+0x13e>
 8009406:	4b3e      	ldr	r3, [pc, #248]	; (8009500 <tcp_input+0x22c>)
 8009408:	22cf      	movs	r2, #207	; 0xcf
 800940a:	4940      	ldr	r1, [pc, #256]	; (800950c <tcp_input+0x238>)
 800940c:	483e      	ldr	r0, [pc, #248]	; (8009508 <tcp_input+0x234>)
 800940e:	f007 f91f 	bl	8010650 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	891a      	ldrh	r2, [r3, #8]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	891b      	ldrh	r3, [r3, #8]
 800941c:	429a      	cmp	r2, r3
 800941e:	d005      	beq.n	800942c <tcp_input+0x158>
 8009420:	4b37      	ldr	r3, [pc, #220]	; (8009500 <tcp_input+0x22c>)
 8009422:	22d0      	movs	r2, #208	; 0xd0
 8009424:	493a      	ldr	r1, [pc, #232]	; (8009510 <tcp_input+0x23c>)
 8009426:	4838      	ldr	r0, [pc, #224]	; (8009508 <tcp_input+0x234>)
 8009428:	f007 f912 	bl	8010650 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800942c:	4b2f      	ldr	r3, [pc, #188]	; (80094ec <tcp_input+0x218>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	b29a      	uxth	r2, r3
 8009434:	4b2d      	ldr	r3, [pc, #180]	; (80094ec <tcp_input+0x218>)
 8009436:	681c      	ldr	r4, [r3, #0]
 8009438:	4610      	mov	r0, r2
 800943a:	f7fd f8c7 	bl	80065cc <lwip_htons>
 800943e:	4603      	mov	r3, r0
 8009440:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8009442:	4b2a      	ldr	r3, [pc, #168]	; (80094ec <tcp_input+0x218>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	885b      	ldrh	r3, [r3, #2]
 8009448:	b29a      	uxth	r2, r3
 800944a:	4b28      	ldr	r3, [pc, #160]	; (80094ec <tcp_input+0x218>)
 800944c:	681c      	ldr	r4, [r3, #0]
 800944e:	4610      	mov	r0, r2
 8009450:	f7fd f8bc 	bl	80065cc <lwip_htons>
 8009454:	4603      	mov	r3, r0
 8009456:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8009458:	4b24      	ldr	r3, [pc, #144]	; (80094ec <tcp_input+0x218>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	685a      	ldr	r2, [r3, #4]
 800945e:	4b23      	ldr	r3, [pc, #140]	; (80094ec <tcp_input+0x218>)
 8009460:	681c      	ldr	r4, [r3, #0]
 8009462:	4610      	mov	r0, r2
 8009464:	f7fd f8c0 	bl	80065e8 <lwip_htonl>
 8009468:	4603      	mov	r3, r0
 800946a:	6063      	str	r3, [r4, #4]
 800946c:	6863      	ldr	r3, [r4, #4]
 800946e:	4a29      	ldr	r2, [pc, #164]	; (8009514 <tcp_input+0x240>)
 8009470:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8009472:	4b1e      	ldr	r3, [pc, #120]	; (80094ec <tcp_input+0x218>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	4b1c      	ldr	r3, [pc, #112]	; (80094ec <tcp_input+0x218>)
 800947a:	681c      	ldr	r4, [r3, #0]
 800947c:	4610      	mov	r0, r2
 800947e:	f7fd f8b3 	bl	80065e8 <lwip_htonl>
 8009482:	4603      	mov	r3, r0
 8009484:	60a3      	str	r3, [r4, #8]
 8009486:	68a3      	ldr	r3, [r4, #8]
 8009488:	4a23      	ldr	r2, [pc, #140]	; (8009518 <tcp_input+0x244>)
 800948a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800948c:	4b17      	ldr	r3, [pc, #92]	; (80094ec <tcp_input+0x218>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	89db      	ldrh	r3, [r3, #14]
 8009492:	b29a      	uxth	r2, r3
 8009494:	4b15      	ldr	r3, [pc, #84]	; (80094ec <tcp_input+0x218>)
 8009496:	681c      	ldr	r4, [r3, #0]
 8009498:	4610      	mov	r0, r2
 800949a:	f7fd f897 	bl	80065cc <lwip_htons>
 800949e:	4603      	mov	r3, r0
 80094a0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80094a2:	4b12      	ldr	r3, [pc, #72]	; (80094ec <tcp_input+0x218>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	899b      	ldrh	r3, [r3, #12]
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fd f88e 	bl	80065cc <lwip_htons>
 80094b0:	4603      	mov	r3, r0
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80094b8:	b2da      	uxtb	r2, r3
 80094ba:	4b18      	ldr	r3, [pc, #96]	; (800951c <tcp_input+0x248>)
 80094bc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	891a      	ldrh	r2, [r3, #8]
 80094c2:	4b16      	ldr	r3, [pc, #88]	; (800951c <tcp_input+0x248>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	f003 0303 	and.w	r3, r3, #3
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	bf14      	ite	ne
 80094ce:	2301      	movne	r3, #1
 80094d0:	2300      	moveq	r3, #0
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	4413      	add	r3, r2
 80094d8:	b29a      	uxth	r2, r3
 80094da:	4b11      	ldr	r3, [pc, #68]	; (8009520 <tcp_input+0x24c>)
 80094dc:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80094de:	2300      	movs	r3, #0
 80094e0:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80094e2:	4b10      	ldr	r3, [pc, #64]	; (8009524 <tcp_input+0x250>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	61fb      	str	r3, [r7, #28]
 80094e8:	e082      	b.n	80095f0 <tcp_input+0x31c>
 80094ea:	bf00      	nop
 80094ec:	24004050 	.word	0x24004050
 80094f0:	24004198 	.word	0x24004198
 80094f4:	24004054 	.word	0x24004054
 80094f8:	24004058 	.word	0x24004058
 80094fc:	24004056 	.word	0x24004056
 8009500:	08012218 	.word	0x08012218
 8009504:	0801224c 	.word	0x0801224c
 8009508:	0801225c 	.word	0x0801225c
 800950c:	08012284 	.word	0x08012284
 8009510:	08012290 	.word	0x08012290
 8009514:	24004060 	.word	0x24004060
 8009518:	24004064 	.word	0x24004064
 800951c:	2400406c 	.word	0x2400406c
 8009520:	2400406a 	.word	0x2400406a
 8009524:	2400acd4 	.word	0x2400acd4
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	7d1b      	ldrb	r3, [r3, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d105      	bne.n	800953c <tcp_input+0x268>
 8009530:	4b8f      	ldr	r3, [pc, #572]	; (8009770 <tcp_input+0x49c>)
 8009532:	22e2      	movs	r2, #226	; 0xe2
 8009534:	498f      	ldr	r1, [pc, #572]	; (8009774 <tcp_input+0x4a0>)
 8009536:	4890      	ldr	r0, [pc, #576]	; (8009778 <tcp_input+0x4a4>)
 8009538:	f007 f88a 	bl	8010650 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	7d1b      	ldrb	r3, [r3, #20]
 8009540:	2b0a      	cmp	r3, #10
 8009542:	d105      	bne.n	8009550 <tcp_input+0x27c>
 8009544:	4b8a      	ldr	r3, [pc, #552]	; (8009770 <tcp_input+0x49c>)
 8009546:	22e3      	movs	r2, #227	; 0xe3
 8009548:	498c      	ldr	r1, [pc, #560]	; (800977c <tcp_input+0x4a8>)
 800954a:	488b      	ldr	r0, [pc, #556]	; (8009778 <tcp_input+0x4a4>)
 800954c:	f007 f880 	bl	8010650 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	7d1b      	ldrb	r3, [r3, #20]
 8009554:	2b01      	cmp	r3, #1
 8009556:	d105      	bne.n	8009564 <tcp_input+0x290>
 8009558:	4b85      	ldr	r3, [pc, #532]	; (8009770 <tcp_input+0x49c>)
 800955a:	22e4      	movs	r2, #228	; 0xe4
 800955c:	4988      	ldr	r1, [pc, #544]	; (8009780 <tcp_input+0x4ac>)
 800955e:	4886      	ldr	r0, [pc, #536]	; (8009778 <tcp_input+0x4a4>)
 8009560:	f007 f876 	bl	8010650 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	8b1a      	ldrh	r2, [r3, #24]
 8009568:	4b86      	ldr	r3, [pc, #536]	; (8009784 <tcp_input+0x4b0>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	881b      	ldrh	r3, [r3, #0]
 800956e:	b29b      	uxth	r3, r3
 8009570:	429a      	cmp	r2, r3
 8009572:	d138      	bne.n	80095e6 <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	8ada      	ldrh	r2, [r3, #22]
 8009578:	4b82      	ldr	r3, [pc, #520]	; (8009784 <tcp_input+0x4b0>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	885b      	ldrh	r3, [r3, #2]
 800957e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8009580:	429a      	cmp	r2, r3
 8009582:	d130      	bne.n	80095e6 <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	4b7f      	ldr	r3, [pc, #508]	; (8009788 <tcp_input+0x4b4>)
 800958a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800958c:	429a      	cmp	r2, r3
 800958e:	d12a      	bne.n	80095e6 <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	4b7c      	ldr	r3, [pc, #496]	; (8009788 <tcp_input+0x4b4>)
 8009596:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009598:	429a      	cmp	r2, r3
 800959a:	d124      	bne.n	80095e6 <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	68db      	ldr	r3, [r3, #12]
 80095a0:	69fa      	ldr	r2, [r7, #28]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d105      	bne.n	80095b2 <tcp_input+0x2de>
 80095a6:	4b72      	ldr	r3, [pc, #456]	; (8009770 <tcp_input+0x49c>)
 80095a8:	22ec      	movs	r2, #236	; 0xec
 80095aa:	4978      	ldr	r1, [pc, #480]	; (800978c <tcp_input+0x4b8>)
 80095ac:	4872      	ldr	r0, [pc, #456]	; (8009778 <tcp_input+0x4a4>)
 80095ae:	f007 f84f 	bl	8010650 <iprintf>
      if (prev != NULL) {
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00a      	beq.n	80095ce <tcp_input+0x2fa>
        prev->next = pcb->next;
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	68da      	ldr	r2, [r3, #12]
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80095c0:	4b73      	ldr	r3, [pc, #460]	; (8009790 <tcp_input+0x4bc>)
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	69fb      	ldr	r3, [r7, #28]
 80095c6:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80095c8:	4a71      	ldr	r2, [pc, #452]	; (8009790 <tcp_input+0x4bc>)
 80095ca:	69fb      	ldr	r3, [r7, #28]
 80095cc:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	69fa      	ldr	r2, [r7, #28]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d10f      	bne.n	80095f8 <tcp_input+0x324>
 80095d8:	4b65      	ldr	r3, [pc, #404]	; (8009770 <tcp_input+0x49c>)
 80095da:	22f4      	movs	r2, #244	; 0xf4
 80095dc:	496d      	ldr	r1, [pc, #436]	; (8009794 <tcp_input+0x4c0>)
 80095de:	4866      	ldr	r0, [pc, #408]	; (8009778 <tcp_input+0x4a4>)
 80095e0:	f007 f836 	bl	8010650 <iprintf>
      break;
 80095e4:	e008      	b.n	80095f8 <tcp_input+0x324>
    }
    prev = pcb;
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	61fb      	str	r3, [r7, #28]
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d198      	bne.n	8009528 <tcp_input+0x254>
 80095f6:	e000      	b.n	80095fa <tcp_input+0x326>
      break;
 80095f8:	bf00      	nop
  }

  if (pcb == NULL) {
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d173      	bne.n	80096e8 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8009600:	4b65      	ldr	r3, [pc, #404]	; (8009798 <tcp_input+0x4c4>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	61fb      	str	r3, [r7, #28]
 8009606:	e02f      	b.n	8009668 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	7d1b      	ldrb	r3, [r3, #20]
 800960c:	2b0a      	cmp	r3, #10
 800960e:	d005      	beq.n	800961c <tcp_input+0x348>
 8009610:	4b57      	ldr	r3, [pc, #348]	; (8009770 <tcp_input+0x49c>)
 8009612:	22fe      	movs	r2, #254	; 0xfe
 8009614:	4961      	ldr	r1, [pc, #388]	; (800979c <tcp_input+0x4c8>)
 8009616:	4858      	ldr	r0, [pc, #352]	; (8009778 <tcp_input+0x4a4>)
 8009618:	f007 f81a 	bl	8010650 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	8b1a      	ldrh	r2, [r3, #24]
 8009620:	4b58      	ldr	r3, [pc, #352]	; (8009784 <tcp_input+0x4b0>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	881b      	ldrh	r3, [r3, #0]
 8009626:	b29b      	uxth	r3, r3
 8009628:	429a      	cmp	r2, r3
 800962a:	d11a      	bne.n	8009662 <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	8ada      	ldrh	r2, [r3, #22]
 8009630:	4b54      	ldr	r3, [pc, #336]	; (8009784 <tcp_input+0x4b0>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	885b      	ldrh	r3, [r3, #2]
 8009636:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8009638:	429a      	cmp	r2, r3
 800963a:	d112      	bne.n	8009662 <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	4b51      	ldr	r3, [pc, #324]	; (8009788 <tcp_input+0x4b4>)
 8009642:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8009644:	429a      	cmp	r2, r3
 8009646:	d10c      	bne.n	8009662 <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	4b4e      	ldr	r3, [pc, #312]	; (8009788 <tcp_input+0x4b4>)
 800964e:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009650:	429a      	cmp	r2, r3
 8009652:	d106      	bne.n	8009662 <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 8009654:	69f8      	ldr	r0, [r7, #28]
 8009656:	f000 fb15 	bl	8009c84 <tcp_timewait_input>
        pbuf_free(p);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f7fe f9f2 	bl	8007a44 <pbuf_free>
        return;
 8009660:	e1db      	b.n	8009a1a <tcp_input+0x746>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	61fb      	str	r3, [r7, #28]
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1cc      	bne.n	8009608 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800966e:	2300      	movs	r3, #0
 8009670:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8009672:	4b4b      	ldr	r3, [pc, #300]	; (80097a0 <tcp_input+0x4cc>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	617b      	str	r3, [r7, #20]
 8009678:	e019      	b.n	80096ae <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	8ada      	ldrh	r2, [r3, #22]
 800967e:	4b41      	ldr	r3, [pc, #260]	; (8009784 <tcp_input+0x4b0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	885b      	ldrh	r3, [r3, #2]
 8009684:	b29b      	uxth	r3, r3
 8009686:	429a      	cmp	r2, r3
 8009688:	d10c      	bne.n	80096a4 <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	4b3e      	ldr	r3, [pc, #248]	; (8009788 <tcp_input+0x4b4>)
 8009690:	695b      	ldr	r3, [r3, #20]
 8009692:	429a      	cmp	r2, r3
 8009694:	d00f      	beq.n	80096b6 <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00d      	beq.n	80096b8 <tcp_input+0x3e4>
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d009      	beq.n	80096b8 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	617b      	str	r3, [r7, #20]
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d1e2      	bne.n	800967a <tcp_input+0x3a6>
 80096b4:	e000      	b.n	80096b8 <tcp_input+0x3e4>
            break;
 80096b6:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d014      	beq.n	80096e8 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00a      	beq.n	80096da <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	68da      	ldr	r2, [r3, #12]
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80096cc:	4b34      	ldr	r3, [pc, #208]	; (80097a0 <tcp_input+0x4cc>)
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80096d4:	4a32      	ldr	r2, [pc, #200]	; (80097a0 <tcp_input+0x4cc>)
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 80096da:	6978      	ldr	r0, [r7, #20]
 80096dc:	f000 f9f0 	bl	8009ac0 <tcp_listen_input>
      pbuf_free(p);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7fe f9af 	bl	8007a44 <pbuf_free>
      return;
 80096e6:	e198      	b.n	8009a1a <tcp_input+0x746>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 8165 	beq.w	80099ba <tcp_input+0x6e6>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80096f0:	4b2c      	ldr	r3, [pc, #176]	; (80097a4 <tcp_input+0x4d0>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	891a      	ldrh	r2, [r3, #8]
 80096fa:	4b2a      	ldr	r3, [pc, #168]	; (80097a4 <tcp_input+0x4d0>)
 80096fc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80096fe:	4a29      	ldr	r2, [pc, #164]	; (80097a4 <tcp_input+0x4d0>)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8009704:	4b1f      	ldr	r3, [pc, #124]	; (8009784 <tcp_input+0x4b0>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a26      	ldr	r2, [pc, #152]	; (80097a4 <tcp_input+0x4d0>)
 800970a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800970c:	4b26      	ldr	r3, [pc, #152]	; (80097a8 <tcp_input+0x4d4>)
 800970e:	2200      	movs	r2, #0
 8009710:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8009712:	4b26      	ldr	r3, [pc, #152]	; (80097ac <tcp_input+0x4d8>)
 8009714:	2200      	movs	r2, #0
 8009716:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8009718:	4b25      	ldr	r3, [pc, #148]	; (80097b0 <tcp_input+0x4dc>)
 800971a:	2200      	movs	r2, #0
 800971c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800971e:	4b25      	ldr	r3, [pc, #148]	; (80097b4 <tcp_input+0x4e0>)
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	f003 0308 	and.w	r3, r3, #8
 8009726:	2b00      	cmp	r3, #0
 8009728:	d006      	beq.n	8009738 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	7b5b      	ldrb	r3, [r3, #13]
 800972e:	f043 0301 	orr.w	r3, r3, #1
 8009732:	b2da      	uxtb	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800973c:	2b00      	cmp	r3, #0
 800973e:	d03d      	beq.n	80097bc <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009740:	69f8      	ldr	r0, [r7, #28]
 8009742:	f7ff fa59 	bl	8008bf8 <tcp_process_refused_data>
 8009746:	4603      	mov	r3, r0
 8009748:	f113 0f0d 	cmn.w	r3, #13
 800974c:	d007      	beq.n	800975e <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009752:	2b00      	cmp	r3, #0
 8009754:	d032      	beq.n	80097bc <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8009756:	4b18      	ldr	r3, [pc, #96]	; (80097b8 <tcp_input+0x4e4>)
 8009758:	881b      	ldrh	r3, [r3, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d02e      	beq.n	80097bc <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009762:	2b00      	cmp	r3, #0
 8009764:	f040 8109 	bne.w	800997a <tcp_input+0x6a6>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8009768:	69f8      	ldr	r0, [r7, #28]
 800976a:	f002 fa0b 	bl	800bb84 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800976e:	e104      	b.n	800997a <tcp_input+0x6a6>
 8009770:	08012218 	.word	0x08012218
 8009774:	080122b0 	.word	0x080122b0
 8009778:	0801225c 	.word	0x0801225c
 800977c:	080122d8 	.word	0x080122d8
 8009780:	08012304 	.word	0x08012304
 8009784:	24004050 	.word	0x24004050
 8009788:	24004198 	.word	0x24004198
 800978c:	0801232c 	.word	0x0801232c
 8009790:	2400acd4 	.word	0x2400acd4
 8009794:	08012358 	.word	0x08012358
 8009798:	2400ace4 	.word	0x2400ace4
 800979c:	08012384 	.word	0x08012384
 80097a0:	2400acdc 	.word	0x2400acdc
 80097a4:	24004040 	.word	0x24004040
 80097a8:	24004070 	.word	0x24004070
 80097ac:	2400406d 	.word	0x2400406d
 80097b0:	24004068 	.word	0x24004068
 80097b4:	2400406c 	.word	0x2400406c
 80097b8:	2400406a 	.word	0x2400406a
      }
    }
    tcp_input_pcb = pcb;
 80097bc:	4a98      	ldr	r2, [pc, #608]	; (8009a20 <tcp_input+0x74c>)
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80097c2:	69f8      	ldr	r0, [r7, #28]
 80097c4:	f000 fac6 	bl	8009d54 <tcp_process>
 80097c8:	4603      	mov	r3, r0
 80097ca:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80097cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80097d0:	f113 0f0d 	cmn.w	r3, #13
 80097d4:	f000 80d3 	beq.w	800997e <tcp_input+0x6aa>
      if (recv_flags & TF_RESET) {
 80097d8:	4b92      	ldr	r3, [pc, #584]	; (8009a24 <tcp_input+0x750>)
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	f003 0308 	and.w	r3, r3, #8
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d016      	beq.n	8009812 <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d008      	beq.n	8009800 <tcp_input+0x52c>
 80097ee:	69fb      	ldr	r3, [r7, #28]
 80097f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097f4:	69fa      	ldr	r2, [r7, #28]
 80097f6:	6912      	ldr	r2, [r2, #16]
 80097f8:	f06f 010d 	mvn.w	r1, #13
 80097fc:	4610      	mov	r0, r2
 80097fe:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8009800:	69f9      	ldr	r1, [r7, #28]
 8009802:	4889      	ldr	r0, [pc, #548]	; (8009a28 <tcp_input+0x754>)
 8009804:	f7ff fc4c 	bl	80090a0 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 8009808:	69f9      	ldr	r1, [r7, #28]
 800980a:	2001      	movs	r0, #1
 800980c:	f7fd fb60 	bl	8006ed0 <memp_free>
 8009810:	e0c0      	b.n	8009994 <tcp_input+0x6c0>
      } else {
        err = ERR_OK;
 8009812:	2300      	movs	r3, #0
 8009814:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8009816:	4b85      	ldr	r3, [pc, #532]	; (8009a2c <tcp_input+0x758>)
 8009818:	881b      	ldrh	r3, [r3, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d01b      	beq.n	8009856 <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800981e:	4b83      	ldr	r3, [pc, #524]	; (8009a2c <tcp_input+0x758>)
 8009820:	881b      	ldrh	r3, [r3, #0]
 8009822:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009828:	2b00      	cmp	r3, #0
 800982a:	d009      	beq.n	8009840 <tcp_input+0x56c>
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009830:	69fa      	ldr	r2, [r7, #28]
 8009832:	6910      	ldr	r0, [r2, #16]
 8009834:	89fa      	ldrh	r2, [r7, #14]
 8009836:	69f9      	ldr	r1, [r7, #28]
 8009838:	4798      	blx	r3
 800983a:	4603      	mov	r3, r0
 800983c:	74fb      	strb	r3, [r7, #19]
 800983e:	e001      	b.n	8009844 <tcp_input+0x570>
 8009840:	2300      	movs	r3, #0
 8009842:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8009844:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009848:	f113 0f0d 	cmn.w	r3, #13
 800984c:	f000 8099 	beq.w	8009982 <tcp_input+0x6ae>
              goto aborted;
            }
          }
          recv_acked = 0;
 8009850:	4b76      	ldr	r3, [pc, #472]	; (8009a2c <tcp_input+0x758>)
 8009852:	2200      	movs	r2, #0
 8009854:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8009856:	69f8      	ldr	r0, [r7, #28]
 8009858:	f000 f900 	bl	8009a5c <tcp_input_delayed_close>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	f040 8091 	bne.w	8009986 <tcp_input+0x6b2>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8009864:	4b72      	ldr	r3, [pc, #456]	; (8009a30 <tcp_input+0x75c>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d041      	beq.n	80098f0 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009870:	2b00      	cmp	r3, #0
 8009872:	d006      	beq.n	8009882 <tcp_input+0x5ae>
 8009874:	4b6f      	ldr	r3, [pc, #444]	; (8009a34 <tcp_input+0x760>)
 8009876:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800987a:	496f      	ldr	r1, [pc, #444]	; (8009a38 <tcp_input+0x764>)
 800987c:	486f      	ldr	r0, [pc, #444]	; (8009a3c <tcp_input+0x768>)
 800987e:	f006 fee7 	bl	8010650 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	7e9b      	ldrb	r3, [r3, #26]
 8009886:	f003 0310 	and.w	r3, r3, #16
 800988a:	2b00      	cmp	r3, #0
 800988c:	d008      	beq.n	80098a0 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800988e:	4b68      	ldr	r3, [pc, #416]	; (8009a30 <tcp_input+0x75c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4618      	mov	r0, r3
 8009894:	f7fe f8d6 	bl	8007a44 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8009898:	69f8      	ldr	r0, [r7, #28]
 800989a:	f7fe fdd3 	bl	8008444 <tcp_abort>
            goto aborted;
 800989e:	e079      	b.n	8009994 <tcp_input+0x6c0>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00c      	beq.n	80098c4 <tcp_input+0x5f0>
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	6918      	ldr	r0, [r3, #16]
 80098b4:	4b5e      	ldr	r3, [pc, #376]	; (8009a30 <tcp_input+0x75c>)
 80098b6:	681a      	ldr	r2, [r3, #0]
 80098b8:	2300      	movs	r3, #0
 80098ba:	69f9      	ldr	r1, [r7, #28]
 80098bc:	47a0      	blx	r4
 80098be:	4603      	mov	r3, r0
 80098c0:	74fb      	strb	r3, [r7, #19]
 80098c2:	e008      	b.n	80098d6 <tcp_input+0x602>
 80098c4:	4b5a      	ldr	r3, [pc, #360]	; (8009a30 <tcp_input+0x75c>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	2300      	movs	r3, #0
 80098ca:	69f9      	ldr	r1, [r7, #28]
 80098cc:	2000      	movs	r0, #0
 80098ce:	f7ff fa45 	bl	8008d5c <tcp_recv_null>
 80098d2:	4603      	mov	r3, r0
 80098d4:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80098d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80098da:	f113 0f0d 	cmn.w	r3, #13
 80098de:	d054      	beq.n	800998a <tcp_input+0x6b6>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80098e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d003      	beq.n	80098f0 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80098e8:	4b51      	ldr	r3, [pc, #324]	; (8009a30 <tcp_input+0x75c>)
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80098f0:	4b4c      	ldr	r3, [pc, #304]	; (8009a24 <tcp_input+0x750>)
 80098f2:	781b      	ldrb	r3, [r3, #0]
 80098f4:	f003 0320 	and.w	r3, r3, #32
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d031      	beq.n	8009960 <tcp_input+0x68c>
          if (pcb->refused_data != NULL) {
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009900:	2b00      	cmp	r3, #0
 8009902:	d009      	beq.n	8009918 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009908:	7b5a      	ldrb	r2, [r3, #13]
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800990e:	f042 0220 	orr.w	r2, r2, #32
 8009912:	b2d2      	uxtb	r2, r2
 8009914:	735a      	strb	r2, [r3, #13]
 8009916:	e023      	b.n	8009960 <tcp_input+0x68c>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800991c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8009920:	4293      	cmp	r3, r2
 8009922:	d005      	beq.n	8009930 <tcp_input+0x65c>
              pcb->rcv_wnd++;
 8009924:	69fb      	ldr	r3, [r7, #28]
 8009926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009928:	3301      	adds	r3, #1
 800992a:	b29a      	uxth	r2, r3
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009936:	2b00      	cmp	r3, #0
 8009938:	d00b      	beq.n	8009952 <tcp_input+0x67e>
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	6918      	ldr	r0, [r3, #16]
 8009944:	2300      	movs	r3, #0
 8009946:	2200      	movs	r2, #0
 8009948:	69f9      	ldr	r1, [r7, #28]
 800994a:	47a0      	blx	r4
 800994c:	4603      	mov	r3, r0
 800994e:	74fb      	strb	r3, [r7, #19]
 8009950:	e001      	b.n	8009956 <tcp_input+0x682>
 8009952:	2300      	movs	r3, #0
 8009954:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8009956:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800995a:	f113 0f0d 	cmn.w	r3, #13
 800995e:	d016      	beq.n	800998e <tcp_input+0x6ba>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8009960:	4b2f      	ldr	r3, [pc, #188]	; (8009a20 <tcp_input+0x74c>)
 8009962:	2200      	movs	r2, #0
 8009964:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8009966:	69f8      	ldr	r0, [r7, #28]
 8009968:	f000 f878 	bl	8009a5c <tcp_input_delayed_close>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d10f      	bne.n	8009992 <tcp_input+0x6be>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8009972:	69f8      	ldr	r0, [r7, #28]
 8009974:	f002 f962 	bl	800bc3c <tcp_output>
 8009978:	e00c      	b.n	8009994 <tcp_input+0x6c0>
        goto aborted;
 800997a:	bf00      	nop
 800997c:	e00a      	b.n	8009994 <tcp_input+0x6c0>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800997e:	bf00      	nop
 8009980:	e008      	b.n	8009994 <tcp_input+0x6c0>
              goto aborted;
 8009982:	bf00      	nop
 8009984:	e006      	b.n	8009994 <tcp_input+0x6c0>
          goto aborted;
 8009986:	bf00      	nop
 8009988:	e004      	b.n	8009994 <tcp_input+0x6c0>
            goto aborted;
 800998a:	bf00      	nop
 800998c:	e002      	b.n	8009994 <tcp_input+0x6c0>
              goto aborted;
 800998e:	bf00      	nop
 8009990:	e000      	b.n	8009994 <tcp_input+0x6c0>
          goto aborted;
 8009992:	bf00      	nop
    tcp_input_pcb = NULL;
 8009994:	4b22      	ldr	r3, [pc, #136]	; (8009a20 <tcp_input+0x74c>)
 8009996:	2200      	movs	r2, #0
 8009998:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800999a:	4b25      	ldr	r3, [pc, #148]	; (8009a30 <tcp_input+0x75c>)
 800999c:	2200      	movs	r2, #0
 800999e:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 80099a0:	4b27      	ldr	r3, [pc, #156]	; (8009a40 <tcp_input+0x76c>)
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d037      	beq.n	8009a18 <tcp_input+0x744>
    {
      pbuf_free(inseg.p);
 80099a8:	4b25      	ldr	r3, [pc, #148]	; (8009a40 <tcp_input+0x76c>)
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	4618      	mov	r0, r3
 80099ae:	f7fe f849 	bl	8007a44 <pbuf_free>
      inseg.p = NULL;
 80099b2:	4b23      	ldr	r3, [pc, #140]	; (8009a40 <tcp_input+0x76c>)
 80099b4:	2200      	movs	r2, #0
 80099b6:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80099b8:	e02e      	b.n	8009a18 <tcp_input+0x744>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80099ba:	4b22      	ldr	r3, [pc, #136]	; (8009a44 <tcp_input+0x770>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	899b      	ldrh	r3, [r3, #12]
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fc fe02 	bl	80065cc <lwip_htons>
 80099c8:	4603      	mov	r3, r0
 80099ca:	f003 0304 	and.w	r3, r3, #4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d115      	bne.n	80099fe <tcp_input+0x72a>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80099d2:	4b1d      	ldr	r3, [pc, #116]	; (8009a48 <tcp_input+0x774>)
 80099d4:	6818      	ldr	r0, [r3, #0]
 80099d6:	4b1d      	ldr	r3, [pc, #116]	; (8009a4c <tcp_input+0x778>)
 80099d8:	881b      	ldrh	r3, [r3, #0]
 80099da:	461a      	mov	r2, r3
 80099dc:	4b1c      	ldr	r3, [pc, #112]	; (8009a50 <tcp_input+0x77c>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80099e2:	4b18      	ldr	r3, [pc, #96]	; (8009a44 <tcp_input+0x770>)
 80099e4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80099e6:	885b      	ldrh	r3, [r3, #2]
 80099e8:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80099ea:	4a16      	ldr	r2, [pc, #88]	; (8009a44 <tcp_input+0x770>)
 80099ec:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80099ee:	8812      	ldrh	r2, [r2, #0]
 80099f0:	b292      	uxth	r2, r2
 80099f2:	9201      	str	r2, [sp, #4]
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	4b17      	ldr	r3, [pc, #92]	; (8009a54 <tcp_input+0x780>)
 80099f8:	4a17      	ldr	r2, [pc, #92]	; (8009a58 <tcp_input+0x784>)
 80099fa:	f002 fba9 	bl	800c150 <tcp_rst>
    pbuf_free(p);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7fe f820 	bl	8007a44 <pbuf_free>
  return;
 8009a04:	e008      	b.n	8009a18 <tcp_input+0x744>
    goto dropped;
 8009a06:	bf00      	nop
 8009a08:	e002      	b.n	8009a10 <tcp_input+0x73c>
dropped:
 8009a0a:	bf00      	nop
 8009a0c:	e000      	b.n	8009a10 <tcp_input+0x73c>
      goto dropped;
 8009a0e:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f7fe f817 	bl	8007a44 <pbuf_free>
 8009a16:	e000      	b.n	8009a1a <tcp_input+0x746>
  return;
 8009a18:	bf00      	nop
}
 8009a1a:	3724      	adds	r7, #36	; 0x24
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd90      	pop	{r4, r7, pc}
 8009a20:	2400ace8 	.word	0x2400ace8
 8009a24:	2400406d 	.word	0x2400406d
 8009a28:	2400acd4 	.word	0x2400acd4
 8009a2c:	24004068 	.word	0x24004068
 8009a30:	24004070 	.word	0x24004070
 8009a34:	08012218 	.word	0x08012218
 8009a38:	080123b4 	.word	0x080123b4
 8009a3c:	0801225c 	.word	0x0801225c
 8009a40:	24004040 	.word	0x24004040
 8009a44:	24004050 	.word	0x24004050
 8009a48:	24004064 	.word	0x24004064
 8009a4c:	2400406a 	.word	0x2400406a
 8009a50:	24004060 	.word	0x24004060
 8009a54:	240041a8 	.word	0x240041a8
 8009a58:	240041ac 	.word	0x240041ac

08009a5c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 8009a64:	4b14      	ldr	r3, [pc, #80]	; (8009ab8 <tcp_input_delayed_close+0x5c>)
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	f003 0310 	and.w	r3, r3, #16
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d01d      	beq.n	8009aac <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	7e9b      	ldrb	r3, [r3, #26]
 8009a74:	f003 0310 	and.w	r3, r3, #16
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10d      	bne.n	8009a98 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d008      	beq.n	8009a98 <tcp_input_delayed_close+0x3c>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	6912      	ldr	r2, [r2, #16]
 8009a90:	f06f 010e 	mvn.w	r1, #14
 8009a94:	4610      	mov	r0, r2
 8009a96:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	4808      	ldr	r0, [pc, #32]	; (8009abc <tcp_input_delayed_close+0x60>)
 8009a9c:	f7ff fb00 	bl	80090a0 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8009aa0:	6879      	ldr	r1, [r7, #4]
 8009aa2:	2001      	movs	r0, #1
 8009aa4:	f7fd fa14 	bl	8006ed0 <memp_free>
    return 1;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	e000      	b.n	8009aae <tcp_input_delayed_close+0x52>
  }
  return 0;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3708      	adds	r7, #8
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	2400406d 	.word	0x2400406d
 8009abc:	2400acd4 	.word	0x2400acd4

08009ac0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b088      	sub	sp, #32
 8009ac4:	af02      	add	r7, sp, #8
 8009ac6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8009ac8:	4b64      	ldr	r3, [pc, #400]	; (8009c5c <tcp_listen_input+0x19c>)
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	f003 0304 	and.w	r3, r3, #4
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f040 80bc 	bne.w	8009c4e <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8009ad6:	4b61      	ldr	r3, [pc, #388]	; (8009c5c <tcp_listen_input+0x19c>)
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	f003 0310 	and.w	r3, r3, #16
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d016      	beq.n	8009b10 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009ae2:	4b5f      	ldr	r3, [pc, #380]	; (8009c60 <tcp_listen_input+0x1a0>)
 8009ae4:	6818      	ldr	r0, [r3, #0]
 8009ae6:	4b5f      	ldr	r3, [pc, #380]	; (8009c64 <tcp_listen_input+0x1a4>)
 8009ae8:	881b      	ldrh	r3, [r3, #0]
 8009aea:	461a      	mov	r2, r3
 8009aec:	4b5e      	ldr	r3, [pc, #376]	; (8009c68 <tcp_listen_input+0x1a8>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009af2:	4b5e      	ldr	r3, [pc, #376]	; (8009c6c <tcp_listen_input+0x1ac>)
 8009af4:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009af6:	885b      	ldrh	r3, [r3, #2]
 8009af8:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009afa:	4a5c      	ldr	r2, [pc, #368]	; (8009c6c <tcp_listen_input+0x1ac>)
 8009afc:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009afe:	8812      	ldrh	r2, [r2, #0]
 8009b00:	b292      	uxth	r2, r2
 8009b02:	9201      	str	r2, [sp, #4]
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	4b5a      	ldr	r3, [pc, #360]	; (8009c70 <tcp_listen_input+0x1b0>)
 8009b08:	4a5a      	ldr	r2, [pc, #360]	; (8009c74 <tcp_listen_input+0x1b4>)
 8009b0a:	f002 fb21 	bl	800c150 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8009b0e:	e0a0      	b.n	8009c52 <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 8009b10:	4b52      	ldr	r3, [pc, #328]	; (8009c5c <tcp_listen_input+0x19c>)
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	f003 0302 	and.w	r3, r3, #2
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f000 809a 	beq.w	8009c52 <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	7d5b      	ldrb	r3, [r3, #21]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7ff f9f8 	bl	8008f18 <tcp_alloc>
 8009b28:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d111      	bne.n	8009b54 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d00a      	beq.n	8009b4e <tcp_listen_input+0x8e>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	699b      	ldr	r3, [r3, #24]
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	6910      	ldr	r0, [r2, #16]
 8009b40:	f04f 32ff 	mov.w	r2, #4294967295
 8009b44:	2100      	movs	r1, #0
 8009b46:	4798      	blx	r3
 8009b48:	4603      	mov	r3, r0
 8009b4a:	73bb      	strb	r3, [r7, #14]
      return;
 8009b4c:	e082      	b.n	8009c54 <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8009b4e:	23f0      	movs	r3, #240	; 0xf0
 8009b50:	73bb      	strb	r3, [r7, #14]
      return;
 8009b52:	e07f      	b.n	8009c54 <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8009b54:	4b48      	ldr	r3, [pc, #288]	; (8009c78 <tcp_listen_input+0x1b8>)
 8009b56:	695a      	ldr	r2, [r3, #20]
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8009b5c:	4b46      	ldr	r3, [pc, #280]	; (8009c78 <tcp_listen_input+0x1b8>)
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	8ada      	ldrh	r2, [r3, #22]
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8009b6c:	4b3f      	ldr	r3, [pc, #252]	; (8009c6c <tcp_listen_input+0x1ac>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	b29a      	uxth	r2, r3
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	2203      	movs	r2, #3
 8009b7c:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8009b7e:	4b3a      	ldr	r3, [pc, #232]	; (8009c68 <tcp_listen_input+0x1a8>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	1c5a      	adds	r2, r3, #1
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8009b90:	6978      	ldr	r0, [r7, #20]
 8009b92:	f7ff fb01 	bl	8009198 <tcp_next_iss>
 8009b96:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	693a      	ldr	r2, [r7, #16]
 8009ba8:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	693a      	ldr	r2, [r7, #16]
 8009bae:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8009bb0:	4b2d      	ldr	r3, [pc, #180]	; (8009c68 <tcp_listen_input+0x1a8>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	1e5a      	subs	r2, r3, #1
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	691a      	ldr	r2, [r3, #16]
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	7a1b      	ldrb	r3, [r3, #8]
 8009bcc:	f003 030c 	and.w	r3, r3, #12
 8009bd0:	b2da      	uxtb	r2, r3
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8009bd6:	4b29      	ldr	r3, [pc, #164]	; (8009c7c <tcp_listen_input+0x1bc>)
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	60da      	str	r2, [r3, #12]
 8009bde:	4a27      	ldr	r2, [pc, #156]	; (8009c7c <tcp_listen_input+0x1bc>)
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	6013      	str	r3, [r2, #0]
 8009be4:	f002 fd06 	bl	800c5f4 <tcp_timer_needed>
 8009be8:	4b25      	ldr	r3, [pc, #148]	; (8009c80 <tcp_listen_input+0x1c0>)
 8009bea:	2201      	movs	r2, #1
 8009bec:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8009bee:	6978      	ldr	r0, [r7, #20]
 8009bf0:	f001 fd14 	bl	800b61c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8009bf4:	4b1d      	ldr	r3, [pc, #116]	; (8009c6c <tcp_listen_input+0x1ac>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	89db      	ldrh	r3, [r3, #14]
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	3304      	adds	r3, #4
 8009c16:	4619      	mov	r1, r3
 8009c18:	4610      	mov	r0, r2
 8009c1a:	f7ff fad5 	bl	80091c8 <tcp_eff_send_mss_impl>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	461a      	mov	r2, r3
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8009c26:	2112      	movs	r1, #18
 8009c28:	6978      	ldr	r0, [r7, #20]
 8009c2a:	f001 feaf 	bl	800b98c <tcp_enqueue_flags>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8009c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d004      	beq.n	8009c44 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	6978      	ldr	r0, [r7, #20]
 8009c3e:	f7fe fb4f 	bl	80082e0 <tcp_abandon>
      return;
 8009c42:	e007      	b.n	8009c54 <tcp_listen_input+0x194>
    tcp_output(npcb);
 8009c44:	6978      	ldr	r0, [r7, #20]
 8009c46:	f001 fff9 	bl	800bc3c <tcp_output>
  return;
 8009c4a:	bf00      	nop
 8009c4c:	e001      	b.n	8009c52 <tcp_listen_input+0x192>
    return;
 8009c4e:	bf00      	nop
 8009c50:	e000      	b.n	8009c54 <tcp_listen_input+0x194>
  return;
 8009c52:	bf00      	nop
}
 8009c54:	3718      	adds	r7, #24
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	2400406c 	.word	0x2400406c
 8009c60:	24004064 	.word	0x24004064
 8009c64:	2400406a 	.word	0x2400406a
 8009c68:	24004060 	.word	0x24004060
 8009c6c:	24004050 	.word	0x24004050
 8009c70:	240041a8 	.word	0x240041a8
 8009c74:	240041ac 	.word	0x240041ac
 8009c78:	24004198 	.word	0x24004198
 8009c7c:	2400acd4 	.word	0x2400acd4
 8009c80:	2400acd0 	.word	0x2400acd0

08009c84 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af02      	add	r7, sp, #8
 8009c8a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8009c8c:	4b29      	ldr	r3, [pc, #164]	; (8009d34 <tcp_timewait_input+0xb0>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	f003 0304 	and.w	r3, r3, #4
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d147      	bne.n	8009d28 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8009c98:	4b26      	ldr	r3, [pc, #152]	; (8009d34 <tcp_timewait_input+0xb0>)
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d027      	beq.n	8009cf4 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8009ca4:	4b24      	ldr	r3, [pc, #144]	; (8009d38 <tcp_timewait_input+0xb4>)
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cac:	1ad3      	subs	r3, r2, r3
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	db2a      	blt.n	8009d08 <tcp_timewait_input+0x84>
 8009cb2:	4b21      	ldr	r3, [pc, #132]	; (8009d38 <tcp_timewait_input+0xb4>)
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cba:	6879      	ldr	r1, [r7, #4]
 8009cbc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8009cbe:	440b      	add	r3, r1
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	dc20      	bgt.n	8009d08 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009cc6:	4b1d      	ldr	r3, [pc, #116]	; (8009d3c <tcp_timewait_input+0xb8>)
 8009cc8:	6818      	ldr	r0, [r3, #0]
 8009cca:	4b1d      	ldr	r3, [pc, #116]	; (8009d40 <tcp_timewait_input+0xbc>)
 8009ccc:	881b      	ldrh	r3, [r3, #0]
 8009cce:	461a      	mov	r2, r3
 8009cd0:	4b19      	ldr	r3, [pc, #100]	; (8009d38 <tcp_timewait_input+0xb4>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009cd6:	4b1b      	ldr	r3, [pc, #108]	; (8009d44 <tcp_timewait_input+0xc0>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009cda:	885b      	ldrh	r3, [r3, #2]
 8009cdc:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009cde:	4a19      	ldr	r2, [pc, #100]	; (8009d44 <tcp_timewait_input+0xc0>)
 8009ce0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009ce2:	8812      	ldrh	r2, [r2, #0]
 8009ce4:	b292      	uxth	r2, r2
 8009ce6:	9201      	str	r2, [sp, #4]
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	4b17      	ldr	r3, [pc, #92]	; (8009d48 <tcp_timewait_input+0xc4>)
 8009cec:	4a17      	ldr	r2, [pc, #92]	; (8009d4c <tcp_timewait_input+0xc8>)
 8009cee:	f002 fa2f 	bl	800c150 <tcp_rst>
      return;
 8009cf2:	e01c      	b.n	8009d2e <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 8009cf4:	4b0f      	ldr	r3, [pc, #60]	; (8009d34 <tcp_timewait_input+0xb0>)
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d003      	beq.n	8009d08 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8009d00:	4b13      	ldr	r3, [pc, #76]	; (8009d50 <tcp_timewait_input+0xcc>)
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8009d08:	4b0d      	ldr	r3, [pc, #52]	; (8009d40 <tcp_timewait_input+0xbc>)
 8009d0a:	881b      	ldrh	r3, [r3, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00d      	beq.n	8009d2c <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	7e9b      	ldrb	r3, [r3, #26]
 8009d14:	f043 0302 	orr.w	r3, r3, #2
 8009d18:	b2da      	uxtb	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f001 ff8c 	bl	800bc3c <tcp_output>
  }
  return;
 8009d24:	bf00      	nop
 8009d26:	e001      	b.n	8009d2c <tcp_timewait_input+0xa8>
    return;
 8009d28:	bf00      	nop
 8009d2a:	e000      	b.n	8009d2e <tcp_timewait_input+0xaa>
  return;
 8009d2c:	bf00      	nop
}
 8009d2e:	3708      	adds	r7, #8
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	2400406c 	.word	0x2400406c
 8009d38:	24004060 	.word	0x24004060
 8009d3c:	24004064 	.word	0x24004064
 8009d40:	2400406a 	.word	0x2400406a
 8009d44:	24004050 	.word	0x24004050
 8009d48:	240041a8 	.word	0x240041a8
 8009d4c:	240041ac 	.word	0x240041ac
 8009d50:	2400acd8 	.word	0x2400acd8

08009d54 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08a      	sub	sp, #40	; 0x28
 8009d58:	af02      	add	r7, sp, #8
 8009d5a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8009d60:	2300      	movs	r3, #0
 8009d62:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8009d64:	4ba4      	ldr	r3, [pc, #656]	; (8009ff8 <tcp_process+0x2a4>)
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	f003 0304 	and.w	r3, r3, #4
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d04e      	beq.n	8009e0e <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	7d1b      	ldrb	r3, [r3, #20]
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d108      	bne.n	8009d8a <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009d7c:	4b9f      	ldr	r3, [pc, #636]	; (8009ffc <tcp_process+0x2a8>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d123      	bne.n	8009dcc <tcp_process+0x78>
        acceptable = 1;
 8009d84:	2301      	movs	r3, #1
 8009d86:	76fb      	strb	r3, [r7, #27]
 8009d88:	e020      	b.n	8009dcc <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009d8e:	4b9c      	ldr	r3, [pc, #624]	; (800a000 <tcp_process+0x2ac>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d102      	bne.n	8009d9c <tcp_process+0x48>
        acceptable = 1;
 8009d96:	2301      	movs	r3, #1
 8009d98:	76fb      	strb	r3, [r7, #27]
 8009d9a:	e017      	b.n	8009dcc <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8009d9c:	4b98      	ldr	r3, [pc, #608]	; (800a000 <tcp_process+0x2ac>)
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009da4:	1ad3      	subs	r3, r2, r3
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	db10      	blt.n	8009dcc <tcp_process+0x78>
 8009daa:	4b95      	ldr	r3, [pc, #596]	; (800a000 <tcp_process+0x2ac>)
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db2:	6879      	ldr	r1, [r7, #4]
 8009db4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8009db6:	440b      	add	r3, r1
 8009db8:	1ad3      	subs	r3, r2, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	dc06      	bgt.n	8009dcc <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	7e9b      	ldrb	r3, [r3, #26]
 8009dc2:	f043 0302 	orr.w	r3, r3, #2
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8009dcc:	7efb      	ldrb	r3, [r7, #27]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d01b      	beq.n	8009e0a <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	7d1b      	ldrb	r3, [r3, #20]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d106      	bne.n	8009de8 <tcp_process+0x94>
 8009dda:	4b8a      	ldr	r3, [pc, #552]	; (800a004 <tcp_process+0x2b0>)
 8009ddc:	f240 22e7 	movw	r2, #743	; 0x2e7
 8009de0:	4989      	ldr	r1, [pc, #548]	; (800a008 <tcp_process+0x2b4>)
 8009de2:	488a      	ldr	r0, [pc, #552]	; (800a00c <tcp_process+0x2b8>)
 8009de4:	f006 fc34 	bl	8010650 <iprintf>
      recv_flags |= TF_RESET;
 8009de8:	4b89      	ldr	r3, [pc, #548]	; (800a010 <tcp_process+0x2bc>)
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	f043 0308 	orr.w	r3, r3, #8
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	4b87      	ldr	r3, [pc, #540]	; (800a010 <tcp_process+0x2bc>)
 8009df4:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	7e9b      	ldrb	r3, [r3, #26]
 8009dfa:	f023 0301 	bic.w	r3, r3, #1
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 8009e04:	f06f 030d 	mvn.w	r3, #13
 8009e08:	e34d      	b.n	800a4a6 <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	e34b      	b.n	800a4a6 <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8009e0e:	4b7a      	ldr	r3, [pc, #488]	; (8009ff8 <tcp_process+0x2a4>)
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	f003 0302 	and.w	r3, r3, #2
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d010      	beq.n	8009e3c <tcp_process+0xe8>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	7d1b      	ldrb	r3, [r3, #20]
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	d00c      	beq.n	8009e3c <tcp_process+0xe8>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	7d1b      	ldrb	r3, [r3, #20]
 8009e26:	2b03      	cmp	r3, #3
 8009e28:	d008      	beq.n	8009e3c <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	7e9b      	ldrb	r3, [r3, #26]
 8009e2e:	f043 0302 	orr.w	r3, r3, #2
 8009e32:	b2da      	uxtb	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	e334      	b.n	800a4a6 <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	7e9b      	ldrb	r3, [r3, #26]
 8009e40:	f003 0310 	and.w	r3, r3, #16
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d103      	bne.n	8009e50 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8009e48:	4b72      	ldr	r3, [pc, #456]	; (800a014 <tcp_process+0x2c0>)
 8009e4a:	681a      	ldr	r2, [r3, #0]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f001 fbdf 	bl	800b61c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	7d1b      	ldrb	r3, [r3, #20]
 8009e62:	3b02      	subs	r3, #2
 8009e64:	2b07      	cmp	r3, #7
 8009e66:	f200 830e 	bhi.w	800a486 <tcp_process+0x732>
 8009e6a:	a201      	add	r2, pc, #4	; (adr r2, 8009e70 <tcp_process+0x11c>)
 8009e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e70:	08009e91 	.word	0x08009e91
 8009e74:	0800a089 	.word	0x0800a089
 8009e78:	0800a1e1 	.word	0x0800a1e1
 8009e7c:	0800a20b 	.word	0x0800a20b
 8009e80:	0800a335 	.word	0x0800a335
 8009e84:	0800a1e1 	.word	0x0800a1e1
 8009e88:	0800a3c1 	.word	0x0800a3c1
 8009e8c:	0800a451 	.word	0x0800a451
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8009e90:	4b59      	ldr	r3, [pc, #356]	; (8009ff8 <tcp_process+0x2a4>)
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	f003 0310 	and.w	r3, r3, #16
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 80cb 	beq.w	800a034 <tcp_process+0x2e0>
 8009e9e:	4b56      	ldr	r3, [pc, #344]	; (8009ff8 <tcp_process+0x2a4>)
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	f003 0302 	and.w	r3, r3, #2
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	f000 80c4 	beq.w	800a034 <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eb0:	1c5a      	adds	r2, r3, #1
 8009eb2:	4b52      	ldr	r3, [pc, #328]	; (8009ffc <tcp_process+0x2a8>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	f040 80bc 	bne.w	800a034 <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 8009ebc:	4b50      	ldr	r3, [pc, #320]	; (800a000 <tcp_process+0x2ac>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 8009ece:	4b4b      	ldr	r3, [pc, #300]	; (8009ffc <tcp_process+0x2a8>)
 8009ed0:	681a      	ldr	r2, [r3, #0]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 8009ed6:	4b50      	ldr	r3, [pc, #320]	; (800a018 <tcp_process+0x2c4>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	89db      	ldrh	r3, [r3, #14]
 8009edc:	b29a      	uxth	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8009ef0:	4b43      	ldr	r3, [pc, #268]	; (800a000 <tcp_process+0x2ac>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	1e5a      	subs	r2, r3, #1
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2204      	movs	r2, #4
 8009efe:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	3304      	adds	r3, #4
 8009f08:	4619      	mov	r1, r3
 8009f0a:	4610      	mov	r0, r2
 8009f0c:	f7ff f95c 	bl	80091c8 <tcp_eff_send_mss_impl>
 8009f10:	4603      	mov	r3, r0
 8009f12:	461a      	mov	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009f1c:	005b      	lsls	r3, r3, #1
 8009f1e:	f241 121c 	movw	r2, #4380	; 0x111c
 8009f22:	429a      	cmp	r2, r3
 8009f24:	bf38      	it	cc
 8009f26:	461a      	movcc	r2, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009f2c:	009b      	lsls	r3, r3, #2
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	bf28      	it	cs
 8009f32:	4613      	movcs	r3, r2
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d106      	bne.n	8009f54 <tcp_process+0x200>
 8009f46:	4b2f      	ldr	r3, [pc, #188]	; (800a004 <tcp_process+0x2b0>)
 8009f48:	f240 321a 	movw	r2, #794	; 0x31a
 8009f4c:	4933      	ldr	r1, [pc, #204]	; (800a01c <tcp_process+0x2c8>)
 8009f4e:	482f      	ldr	r0, [pc, #188]	; (800a00c <tcp_process+0x2b8>)
 8009f50:	f006 fb7e 	bl	8010650 <iprintf>
      --pcb->snd_queuelen;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009f5a:	3b01      	subs	r3, #1
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009f68:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 8009f6a:	69fb      	ldr	r3, [r7, #28]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d111      	bne.n	8009f94 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009f74:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d106      	bne.n	8009f8a <tcp_process+0x236>
 8009f7c:	4b21      	ldr	r3, [pc, #132]	; (800a004 <tcp_process+0x2b0>)
 8009f7e:	f240 3222 	movw	r2, #802	; 0x322
 8009f82:	4927      	ldr	r1, [pc, #156]	; (800a020 <tcp_process+0x2cc>)
 8009f84:	4821      	ldr	r0, [pc, #132]	; (800a00c <tcp_process+0x2b8>)
 8009f86:	f006 fb63 	bl	8010650 <iprintf>
        pcb->unsent = rseg->next;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	669a      	str	r2, [r3, #104]	; 0x68
 8009f92:	e003      	b.n	8009f9c <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 8009f9c:	69f8      	ldr	r0, [r7, #28]
 8009f9e:	f7fe fea9 	bl	8008cf4 <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d104      	bne.n	8009fb4 <tcp_process+0x260>
        pcb->rtime = -1;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009fb0:	861a      	strh	r2, [r3, #48]	; 0x30
 8009fb2:	e006      	b.n	8009fc2 <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d00a      	beq.n	8009fe2 <tcp_process+0x28e>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	6910      	ldr	r0, [r2, #16]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	6879      	ldr	r1, [r7, #4]
 8009fda:	4798      	blx	r3
 8009fdc:	4603      	mov	r3, r0
 8009fde:	76bb      	strb	r3, [r7, #26]
 8009fe0:	e001      	b.n	8009fe6 <tcp_process+0x292>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 8009fe6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8009fea:	f113 0f0d 	cmn.w	r3, #13
 8009fee:	d119      	bne.n	800a024 <tcp_process+0x2d0>
        return ERR_ABRT;
 8009ff0:	f06f 030c 	mvn.w	r3, #12
 8009ff4:	e257      	b.n	800a4a6 <tcp_process+0x752>
 8009ff6:	bf00      	nop
 8009ff8:	2400406c 	.word	0x2400406c
 8009ffc:	24004064 	.word	0x24004064
 800a000:	24004060 	.word	0x24004060
 800a004:	08012218 	.word	0x08012218
 800a008:	080123d0 	.word	0x080123d0
 800a00c:	0801225c 	.word	0x0801225c
 800a010:	2400406d 	.word	0x2400406d
 800a014:	2400acd8 	.word	0x2400acd8
 800a018:	24004050 	.word	0x24004050
 800a01c:	080123f0 	.word	0x080123f0
 800a020:	08012408 	.word	0x08012408
      }
      tcp_ack_now(pcb);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	7e9b      	ldrb	r3, [r3, #26]
 800a028:	f043 0302 	orr.w	r3, r3, #2
 800a02c:	b2da      	uxtb	r2, r3
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 800a032:	e22a      	b.n	800a48a <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 800a034:	4b9f      	ldr	r3, [pc, #636]	; (800a2b4 <tcp_process+0x560>)
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	f003 0310 	and.w	r3, r3, #16
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	f000 8224 	beq.w	800a48a <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a042:	4b9d      	ldr	r3, [pc, #628]	; (800a2b8 <tcp_process+0x564>)
 800a044:	6818      	ldr	r0, [r3, #0]
 800a046:	4b9d      	ldr	r3, [pc, #628]	; (800a2bc <tcp_process+0x568>)
 800a048:	881b      	ldrh	r3, [r3, #0]
 800a04a:	461a      	mov	r2, r3
 800a04c:	4b9c      	ldr	r3, [pc, #624]	; (800a2c0 <tcp_process+0x56c>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a052:	4b9c      	ldr	r3, [pc, #624]	; (800a2c4 <tcp_process+0x570>)
 800a054:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a056:	885b      	ldrh	r3, [r3, #2]
 800a058:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a05a:	4a9a      	ldr	r2, [pc, #616]	; (800a2c4 <tcp_process+0x570>)
 800a05c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a05e:	8812      	ldrh	r2, [r2, #0]
 800a060:	b292      	uxth	r2, r2
 800a062:	9201      	str	r2, [sp, #4]
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	4b98      	ldr	r3, [pc, #608]	; (800a2c8 <tcp_process+0x574>)
 800a068:	4a98      	ldr	r2, [pc, #608]	; (800a2cc <tcp_process+0x578>)
 800a06a:	f002 f871 	bl	800c150 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a074:	2b05      	cmp	r3, #5
 800a076:	f200 8208 	bhi.w	800a48a <tcp_process+0x736>
        pcb->rtime = 0;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2200      	movs	r2, #0
 800a07e:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f002 f8db 	bl	800c23c <tcp_rexmit_rto>
    break;
 800a086:	e200      	b.n	800a48a <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 800a088:	4b8a      	ldr	r3, [pc, #552]	; (800a2b4 <tcp_process+0x560>)
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	f003 0310 	and.w	r3, r3, #16
 800a090:	2b00      	cmp	r3, #0
 800a092:	f000 8091 	beq.w	800a1b8 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800a096:	4b88      	ldr	r3, [pc, #544]	; (800a2b8 <tcp_process+0x564>)
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a09e:	1ad3      	subs	r3, r2, r3
 800a0a0:	3b01      	subs	r3, #1
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	db71      	blt.n	800a18a <tcp_process+0x436>
 800a0a6:	4b84      	ldr	r3, [pc, #528]	; (800a2b8 <tcp_process+0x564>)
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	dc6a      	bgt.n	800a18a <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2204      	movs	r2, #4
 800a0b8:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00b      	beq.n	800a0da <tcp_process+0x386>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0c6:	699b      	ldr	r3, [r3, #24]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d106      	bne.n	800a0da <tcp_process+0x386>
 800a0cc:	4b80      	ldr	r3, [pc, #512]	; (800a2d0 <tcp_process+0x57c>)
 800a0ce:	f240 3251 	movw	r2, #849	; 0x351
 800a0d2:	4980      	ldr	r1, [pc, #512]	; (800a2d4 <tcp_process+0x580>)
 800a0d4:	4880      	ldr	r0, [pc, #512]	; (800a2d8 <tcp_process+0x584>)
 800a0d6:	f006 fabb 	bl	8010650 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d102      	bne.n	800a0e8 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 800a0e2:	23fa      	movs	r3, #250	; 0xfa
 800a0e4:	76bb      	strb	r3, [r7, #26]
 800a0e6:	e011      	b.n	800a10c <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0ec:	699b      	ldr	r3, [r3, #24]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00a      	beq.n	800a108 <tcp_process+0x3b4>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0f6:	699b      	ldr	r3, [r3, #24]
 800a0f8:	687a      	ldr	r2, [r7, #4]
 800a0fa:	6910      	ldr	r0, [r2, #16]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	6879      	ldr	r1, [r7, #4]
 800a100:	4798      	blx	r3
 800a102:	4603      	mov	r3, r0
 800a104:	76bb      	strb	r3, [r7, #26]
 800a106:	e001      	b.n	800a10c <tcp_process+0x3b8>
 800a108:	23f0      	movs	r3, #240	; 0xf0
 800a10a:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 800a10c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00a      	beq.n	800a12a <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 800a114:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a118:	f113 0f0d 	cmn.w	r3, #13
 800a11c:	d002      	beq.n	800a124 <tcp_process+0x3d0>
            tcp_abort(pcb);
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f7fe f990 	bl	8008444 <tcp_abort>
          }
          return ERR_ABRT;
 800a124:	f06f 030c 	mvn.w	r3, #12
 800a128:	e1bd      	b.n	800a4a6 <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 fa42 	bl	800a5b4 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 800a130:	4b6a      	ldr	r3, [pc, #424]	; (800a2dc <tcp_process+0x588>)
 800a132:	881b      	ldrh	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d005      	beq.n	800a144 <tcp_process+0x3f0>
          recv_acked--;
 800a138:	4b68      	ldr	r3, [pc, #416]	; (800a2dc <tcp_process+0x588>)
 800a13a:	881b      	ldrh	r3, [r3, #0]
 800a13c:	3b01      	subs	r3, #1
 800a13e:	b29a      	uxth	r2, r3
 800a140:	4b66      	ldr	r3, [pc, #408]	; (800a2dc <tcp_process+0x588>)
 800a142:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a148:	005b      	lsls	r3, r3, #1
 800a14a:	f241 121c 	movw	r2, #4380	; 0x111c
 800a14e:	429a      	cmp	r2, r3
 800a150:	bf38      	it	cc
 800a152:	461a      	movcc	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	4293      	cmp	r3, r2
 800a15c:	bf28      	it	cs
 800a15e:	4613      	movcs	r3, r2
 800a160:	b29a      	uxth	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 800a168:	4b5d      	ldr	r3, [pc, #372]	; (800a2e0 <tcp_process+0x58c>)
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	f003 0320 	and.w	r3, r3, #32
 800a170:	2b00      	cmp	r3, #0
 800a172:	d034      	beq.n	800a1de <tcp_process+0x48a>
          tcp_ack_now(pcb);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	7e9b      	ldrb	r3, [r3, #26]
 800a178:	f043 0302 	orr.w	r3, r3, #2
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2207      	movs	r2, #7
 800a186:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 800a188:	e029      	b.n	800a1de <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a18a:	4b4b      	ldr	r3, [pc, #300]	; (800a2b8 <tcp_process+0x564>)
 800a18c:	6818      	ldr	r0, [r3, #0]
 800a18e:	4b4b      	ldr	r3, [pc, #300]	; (800a2bc <tcp_process+0x568>)
 800a190:	881b      	ldrh	r3, [r3, #0]
 800a192:	461a      	mov	r2, r3
 800a194:	4b4a      	ldr	r3, [pc, #296]	; (800a2c0 <tcp_process+0x56c>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a19a:	4b4a      	ldr	r3, [pc, #296]	; (800a2c4 <tcp_process+0x570>)
 800a19c:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a19e:	885b      	ldrh	r3, [r3, #2]
 800a1a0:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a1a2:	4a48      	ldr	r2, [pc, #288]	; (800a2c4 <tcp_process+0x570>)
 800a1a4:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a1a6:	8812      	ldrh	r2, [r2, #0]
 800a1a8:	b292      	uxth	r2, r2
 800a1aa:	9201      	str	r2, [sp, #4]
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	4b46      	ldr	r3, [pc, #280]	; (800a2c8 <tcp_process+0x574>)
 800a1b0:	4a46      	ldr	r2, [pc, #280]	; (800a2cc <tcp_process+0x578>)
 800a1b2:	f001 ffcd 	bl	800c150 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 800a1b6:	e16a      	b.n	800a48e <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800a1b8:	4b3e      	ldr	r3, [pc, #248]	; (800a2b4 <tcp_process+0x560>)
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	f003 0302 	and.w	r3, r3, #2
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f000 8164 	beq.w	800a48e <tcp_process+0x73a>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ca:	1e5a      	subs	r2, r3, #1
 800a1cc:	4b3c      	ldr	r3, [pc, #240]	; (800a2c0 <tcp_process+0x56c>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	f040 815c 	bne.w	800a48e <tcp_process+0x73a>
      tcp_rexmit(pcb);
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f002 f866 	bl	800c2a8 <tcp_rexmit>
    break;
 800a1dc:	e157      	b.n	800a48e <tcp_process+0x73a>
 800a1de:	e156      	b.n	800a48e <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f000 f9e7 	bl	800a5b4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 800a1e6:	4b3e      	ldr	r3, [pc, #248]	; (800a2e0 <tcp_process+0x58c>)
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	f003 0320 	and.w	r3, r3, #32
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	f000 814f 	beq.w	800a492 <tcp_process+0x73e>
      tcp_ack_now(pcb);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	7e9b      	ldrb	r3, [r3, #26]
 800a1f8:	f043 0302 	orr.w	r3, r3, #2
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2207      	movs	r2, #7
 800a206:	751a      	strb	r2, [r3, #20]
    }
    break;
 800a208:	e143      	b.n	800a492 <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 f9d2 	bl	800a5b4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800a210:	4b33      	ldr	r3, [pc, #204]	; (800a2e0 <tcp_process+0x58c>)
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	f003 0320 	and.w	r3, r3, #32
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d074      	beq.n	800a306 <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a21c:	4b25      	ldr	r3, [pc, #148]	; (800a2b4 <tcp_process+0x560>)
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	f003 0310 	and.w	r3, r3, #16
 800a224:	2b00      	cmp	r3, #0
 800a226:	d063      	beq.n	800a2f0 <tcp_process+0x59c>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a22c:	4b22      	ldr	r3, [pc, #136]	; (800a2b8 <tcp_process+0x564>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	429a      	cmp	r2, r3
 800a232:	d15d      	bne.n	800a2f0 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d159      	bne.n	800a2f0 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	7e9b      	ldrb	r3, [r3, #26]
 800a240:	f043 0302 	orr.w	r3, r3, #2
 800a244:	b2da      	uxtb	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f7fe fee6 	bl	800901c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800a250:	4b24      	ldr	r3, [pc, #144]	; (800a2e4 <tcp_process+0x590>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	687a      	ldr	r2, [r7, #4]
 800a256:	429a      	cmp	r2, r3
 800a258:	d105      	bne.n	800a266 <tcp_process+0x512>
 800a25a:	4b22      	ldr	r3, [pc, #136]	; (800a2e4 <tcp_process+0x590>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	68db      	ldr	r3, [r3, #12]
 800a260:	4a20      	ldr	r2, [pc, #128]	; (800a2e4 <tcp_process+0x590>)
 800a262:	6013      	str	r3, [r2, #0]
 800a264:	e013      	b.n	800a28e <tcp_process+0x53a>
 800a266:	4b1f      	ldr	r3, [pc, #124]	; (800a2e4 <tcp_process+0x590>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	617b      	str	r3, [r7, #20]
 800a26c:	e00c      	b.n	800a288 <tcp_process+0x534>
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	429a      	cmp	r2, r3
 800a276:	d104      	bne.n	800a282 <tcp_process+0x52e>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	68da      	ldr	r2, [r3, #12]
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	60da      	str	r2, [r3, #12]
 800a280:	e005      	b.n	800a28e <tcp_process+0x53a>
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	68db      	ldr	r3, [r3, #12]
 800a286:	617b      	str	r3, [r7, #20]
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1ef      	bne.n	800a26e <tcp_process+0x51a>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	60da      	str	r2, [r3, #12]
 800a294:	4b14      	ldr	r3, [pc, #80]	; (800a2e8 <tcp_process+0x594>)
 800a296:	2201      	movs	r2, #1
 800a298:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	220a      	movs	r2, #10
 800a29e:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800a2a0:	4b12      	ldr	r3, [pc, #72]	; (800a2ec <tcp_process+0x598>)
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	60da      	str	r2, [r3, #12]
 800a2a8:	4a10      	ldr	r2, [pc, #64]	; (800a2ec <tcp_process+0x598>)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6013      	str	r3, [r2, #0]
 800a2ae:	f002 f9a1 	bl	800c5f4 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 800a2b2:	e0f0      	b.n	800a496 <tcp_process+0x742>
 800a2b4:	2400406c 	.word	0x2400406c
 800a2b8:	24004064 	.word	0x24004064
 800a2bc:	2400406a 	.word	0x2400406a
 800a2c0:	24004060 	.word	0x24004060
 800a2c4:	24004050 	.word	0x24004050
 800a2c8:	240041a8 	.word	0x240041a8
 800a2cc:	240041ac 	.word	0x240041ac
 800a2d0:	08012218 	.word	0x08012218
 800a2d4:	0801241c 	.word	0x0801241c
 800a2d8:	0801225c 	.word	0x0801225c
 800a2dc:	24004068 	.word	0x24004068
 800a2e0:	2400406d 	.word	0x2400406d
 800a2e4:	2400acd4 	.word	0x2400acd4
 800a2e8:	2400acd0 	.word	0x2400acd0
 800a2ec:	2400ace4 	.word	0x2400ace4
        tcp_ack_now(pcb);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	7e9b      	ldrb	r3, [r3, #26]
 800a2f4:	f043 0302 	orr.w	r3, r3, #2
 800a2f8:	b2da      	uxtb	r2, r3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2208      	movs	r2, #8
 800a302:	751a      	strb	r2, [r3, #20]
    break;
 800a304:	e0c7      	b.n	800a496 <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a306:	4b6a      	ldr	r3, [pc, #424]	; (800a4b0 <tcp_process+0x75c>)
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	f003 0310 	and.w	r3, r3, #16
 800a30e:	2b00      	cmp	r3, #0
 800a310:	f000 80c1 	beq.w	800a496 <tcp_process+0x742>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a318:	4b66      	ldr	r3, [pc, #408]	; (800a4b4 <tcp_process+0x760>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	f040 80ba 	bne.w	800a496 <tcp_process+0x742>
               pcb->unsent == NULL) {
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a326:	2b00      	cmp	r3, #0
 800a328:	f040 80b5 	bne.w	800a496 <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2206      	movs	r2, #6
 800a330:	751a      	strb	r2, [r3, #20]
    break;
 800a332:	e0b0      	b.n	800a496 <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f93d 	bl	800a5b4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800a33a:	4b5f      	ldr	r3, [pc, #380]	; (800a4b8 <tcp_process+0x764>)
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	f003 0320 	and.w	r3, r3, #32
 800a342:	2b00      	cmp	r3, #0
 800a344:	f000 80a9 	beq.w	800a49a <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	7e9b      	ldrb	r3, [r3, #26]
 800a34c:	f043 0302 	orr.w	r3, r3, #2
 800a350:	b2da      	uxtb	r2, r3
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f7fe fe60 	bl	800901c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a35c:	4b57      	ldr	r3, [pc, #348]	; (800a4bc <tcp_process+0x768>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	429a      	cmp	r2, r3
 800a364:	d105      	bne.n	800a372 <tcp_process+0x61e>
 800a366:	4b55      	ldr	r3, [pc, #340]	; (800a4bc <tcp_process+0x768>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	68db      	ldr	r3, [r3, #12]
 800a36c:	4a53      	ldr	r2, [pc, #332]	; (800a4bc <tcp_process+0x768>)
 800a36e:	6013      	str	r3, [r2, #0]
 800a370:	e013      	b.n	800a39a <tcp_process+0x646>
 800a372:	4b52      	ldr	r3, [pc, #328]	; (800a4bc <tcp_process+0x768>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	613b      	str	r3, [r7, #16]
 800a378:	e00c      	b.n	800a394 <tcp_process+0x640>
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	687a      	ldr	r2, [r7, #4]
 800a380:	429a      	cmp	r2, r3
 800a382:	d104      	bne.n	800a38e <tcp_process+0x63a>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	68da      	ldr	r2, [r3, #12]
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	60da      	str	r2, [r3, #12]
 800a38c:	e005      	b.n	800a39a <tcp_process+0x646>
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	613b      	str	r3, [r7, #16]
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d1ef      	bne.n	800a37a <tcp_process+0x626>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2200      	movs	r2, #0
 800a39e:	60da      	str	r2, [r3, #12]
 800a3a0:	4b47      	ldr	r3, [pc, #284]	; (800a4c0 <tcp_process+0x76c>)
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	220a      	movs	r2, #10
 800a3aa:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800a3ac:	4b45      	ldr	r3, [pc, #276]	; (800a4c4 <tcp_process+0x770>)
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	60da      	str	r2, [r3, #12]
 800a3b4:	4a43      	ldr	r2, [pc, #268]	; (800a4c4 <tcp_process+0x770>)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	f002 f91b 	bl	800c5f4 <tcp_timer_needed>
    }
    break;
 800a3be:	e06c      	b.n	800a49a <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f8f7 	bl	800a5b4 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a3c6:	4b3a      	ldr	r3, [pc, #232]	; (800a4b0 <tcp_process+0x75c>)
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	f003 0310 	and.w	r3, r3, #16
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d065      	beq.n	800a49e <tcp_process+0x74a>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a3d6:	4b37      	ldr	r3, [pc, #220]	; (800a4b4 <tcp_process+0x760>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d15f      	bne.n	800a49e <tcp_process+0x74a>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d15b      	bne.n	800a49e <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f7fe fe18 	bl	800901c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a3ec:	4b33      	ldr	r3, [pc, #204]	; (800a4bc <tcp_process+0x768>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d105      	bne.n	800a402 <tcp_process+0x6ae>
 800a3f6:	4b31      	ldr	r3, [pc, #196]	; (800a4bc <tcp_process+0x768>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	4a2f      	ldr	r2, [pc, #188]	; (800a4bc <tcp_process+0x768>)
 800a3fe:	6013      	str	r3, [r2, #0]
 800a400:	e013      	b.n	800a42a <tcp_process+0x6d6>
 800a402:	4b2e      	ldr	r3, [pc, #184]	; (800a4bc <tcp_process+0x768>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	60fb      	str	r3, [r7, #12]
 800a408:	e00c      	b.n	800a424 <tcp_process+0x6d0>
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	429a      	cmp	r2, r3
 800a412:	d104      	bne.n	800a41e <tcp_process+0x6ca>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	68da      	ldr	r2, [r3, #12]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	60da      	str	r2, [r3, #12]
 800a41c:	e005      	b.n	800a42a <tcp_process+0x6d6>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	60fb      	str	r3, [r7, #12]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d1ef      	bne.n	800a40a <tcp_process+0x6b6>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	60da      	str	r2, [r3, #12]
 800a430:	4b23      	ldr	r3, [pc, #140]	; (800a4c0 <tcp_process+0x76c>)
 800a432:	2201      	movs	r2, #1
 800a434:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	220a      	movs	r2, #10
 800a43a:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800a43c:	4b21      	ldr	r3, [pc, #132]	; (800a4c4 <tcp_process+0x770>)
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	60da      	str	r2, [r3, #12]
 800a444:	4a1f      	ldr	r2, [pc, #124]	; (800a4c4 <tcp_process+0x770>)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6013      	str	r3, [r2, #0]
 800a44a:	f002 f8d3 	bl	800c5f4 <tcp_timer_needed>
    }
    break;
 800a44e:	e026      	b.n	800a49e <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 f8af 	bl	800a5b4 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a456:	4b16      	ldr	r3, [pc, #88]	; (800a4b0 <tcp_process+0x75c>)
 800a458:	781b      	ldrb	r3, [r3, #0]
 800a45a:	f003 0310 	and.w	r3, r3, #16
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d01f      	beq.n	800a4a2 <tcp_process+0x74e>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a466:	4b13      	ldr	r3, [pc, #76]	; (800a4b4 <tcp_process+0x760>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d119      	bne.n	800a4a2 <tcp_process+0x74e>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a472:	2b00      	cmp	r3, #0
 800a474:	d115      	bne.n	800a4a2 <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 800a476:	4b10      	ldr	r3, [pc, #64]	; (800a4b8 <tcp_process+0x764>)
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	f043 0310 	orr.w	r3, r3, #16
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	4b0d      	ldr	r3, [pc, #52]	; (800a4b8 <tcp_process+0x764>)
 800a482:	701a      	strb	r2, [r3, #0]
    }
    break;
 800a484:	e00d      	b.n	800a4a2 <tcp_process+0x74e>
  default:
    break;
 800a486:	bf00      	nop
 800a488:	e00c      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a48a:	bf00      	nop
 800a48c:	e00a      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a48e:	bf00      	nop
 800a490:	e008      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a492:	bf00      	nop
 800a494:	e006      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a496:	bf00      	nop
 800a498:	e004      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a49a:	bf00      	nop
 800a49c:	e002      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a49e:	bf00      	nop
 800a4a0:	e000      	b.n	800a4a4 <tcp_process+0x750>
    break;
 800a4a2:	bf00      	nop
  }
  return ERR_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3720      	adds	r7, #32
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	2400406c 	.word	0x2400406c
 800a4b4:	24004064 	.word	0x24004064
 800a4b8:	2400406d 	.word	0x2400406d
 800a4bc:	2400acd4 	.word	0x2400acd4
 800a4c0:	2400acd0 	.word	0x2400acd0
 800a4c4:	2400ace4 	.word	0x2400ace4

0800a4c8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800a4c8:	b590      	push	{r4, r7, lr}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	899b      	ldrh	r3, [r3, #12]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7fc f876 	bl	80065cc <lwip_htons>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d027      	beq.n	800a53a <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800a4ea:	6838      	ldr	r0, [r7, #0]
 800a4ec:	f7fe fbee 	bl	8008ccc <tcp_segs_free>
    next = NULL;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	603b      	str	r3, [r7, #0]
 800a4f4:	e055      	b.n	800a5a2 <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	899b      	ldrh	r3, [r3, #12]
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7fc f864 	bl	80065cc <lwip_htons>
 800a504:	4603      	mov	r3, r0
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00d      	beq.n	800a52a <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	68db      	ldr	r3, [r3, #12]
 800a512:	899b      	ldrh	r3, [r3, #12]
 800a514:	b29c      	uxth	r4, r3
 800a516:	2001      	movs	r0, #1
 800a518:	f7fc f858 	bl	80065cc <lwip_htons>
 800a51c:	4603      	mov	r3, r0
 800a51e:	461a      	mov	r2, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	68db      	ldr	r3, [r3, #12]
 800a524:	4322      	orrs	r2, r4
 800a526:	b292      	uxth	r2, r2
 800a528:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f7fe fbdd 	bl	8008cf4 <tcp_seg_free>
    while (next &&
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d00e      	beq.n	800a55e <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	891b      	ldrh	r3, [r3, #8]
 800a544:	461a      	mov	r2, r3
 800a546:	4b1a      	ldr	r3, [pc, #104]	; (800a5b0 <tcp_oos_insert_segment+0xe8>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	441a      	add	r2, r3
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	68db      	ldr	r3, [r3, #12]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	6839      	ldr	r1, [r7, #0]
 800a554:	8909      	ldrh	r1, [r1, #8]
 800a556:	440b      	add	r3, r1
 800a558:	1ad3      	subs	r3, r2, r3
    while (next &&
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	dacb      	bge.n	800a4f6 <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d01e      	beq.n	800a5a2 <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	891b      	ldrh	r3, [r3, #8]
 800a568:	461a      	mov	r2, r3
 800a56a:	4b11      	ldr	r3, [pc, #68]	; (800a5b0 <tcp_oos_insert_segment+0xe8>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	441a      	add	r2, r3
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	68db      	ldr	r3, [r3, #12]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	1ad3      	subs	r3, r2, r3
    if (next &&
 800a578:	2b00      	cmp	r3, #0
 800a57a:	dd12      	ble.n	800a5a2 <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	b29a      	uxth	r2, r3
 800a584:	4b0a      	ldr	r3, [pc, #40]	; (800a5b0 <tcp_oos_insert_segment+0xe8>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	b29b      	uxth	r3, r3
 800a58a:	1ad3      	subs	r3, r2, r3
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	891b      	ldrh	r3, [r3, #8]
 800a59a:	4619      	mov	r1, r3
 800a59c:	4610      	mov	r0, r2
 800a59e:	f7fd f8dd 	bl	800775c <pbuf_realloc>
    }
  }
  cseg->next = next;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	683a      	ldr	r2, [r7, #0]
 800a5a6:	601a      	str	r2, [r3, #0]
}
 800a5a8:	bf00      	nop
 800a5aa:	3714      	adds	r7, #20
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd90      	pop	{r4, r7, pc}
 800a5b0:	24004060 	.word	0x24004060

0800a5b4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800a5b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5b6:	b08d      	sub	sp, #52	; 0x34
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	7d1b      	ldrb	r3, [r3, #20]
 800a5c4:	2b03      	cmp	r3, #3
 800a5c6:	d806      	bhi.n	800a5d6 <tcp_receive+0x22>
 800a5c8:	4ba6      	ldr	r3, [pc, #664]	; (800a864 <tcp_receive+0x2b0>)
 800a5ca:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800a5ce:	49a6      	ldr	r1, [pc, #664]	; (800a868 <tcp_receive+0x2b4>)
 800a5d0:	48a6      	ldr	r0, [pc, #664]	; (800a86c <tcp_receive+0x2b8>)
 800a5d2:	f006 f83d 	bl	8010650 <iprintf>

  if (flags & TCP_ACK) {
 800a5d6:	4ba6      	ldr	r3, [pc, #664]	; (800a870 <tcp_receive+0x2bc>)
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	f003 0310 	and.w	r3, r3, #16
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f000 82bf 	beq.w	800ab62 <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5f0:	4413      	add	r3, r2
 800a5f2:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a5f8:	4b9e      	ldr	r3, [pc, #632]	; (800a874 <tcp_receive+0x2c0>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	1ad3      	subs	r3, r2, r3
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	db1b      	blt.n	800a63a <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a606:	4b9b      	ldr	r3, [pc, #620]	; (800a874 <tcp_receive+0x2c0>)
 800a608:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d106      	bne.n	800a61c <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a612:	4b99      	ldr	r3, [pc, #612]	; (800a878 <tcp_receive+0x2c4>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	1ad3      	subs	r3, r2, r3
 800a618:	2b00      	cmp	r3, #0
 800a61a:	db0e      	blt.n	800a63a <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a620:	4b95      	ldr	r3, [pc, #596]	; (800a878 <tcp_receive+0x2c4>)
 800a622:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a624:	429a      	cmp	r2, r3
 800a626:	d141      	bne.n	800a6ac <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800a628:	4b94      	ldr	r3, [pc, #592]	; (800a87c <tcp_receive+0x2c8>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	89db      	ldrh	r3, [r3, #14]
 800a62e:	b29a      	uxth	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a636:	429a      	cmp	r2, r3
 800a638:	d938      	bls.n	800a6ac <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800a63a:	4b90      	ldr	r3, [pc, #576]	; (800a87c <tcp_receive+0x2c8>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	89db      	ldrh	r3, [r3, #14]
 800a640:	b29a      	uxth	r2, r3
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a654:	429a      	cmp	r2, r3
 800a656:	d205      	bcs.n	800a664 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 800a664:	4b83      	ldr	r3, [pc, #524]	; (800a874 <tcp_receive+0x2c0>)
 800a666:	681a      	ldr	r2, [r3, #0]
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 800a66c:	4b82      	ldr	r3, [pc, #520]	; (800a878 <tcp_receive+0x2c4>)
 800a66e:	681a      	ldr	r2, [r3, #0]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d10d      	bne.n	800a69a <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800a684:	2b00      	cmp	r3, #0
 800a686:	d111      	bne.n	800a6ac <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2201      	movs	r2, #1
 800a694:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800a698:	e008      	b.n	800a6ac <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d003      	beq.n	800a6ac <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800a6ac:	4b72      	ldr	r3, [pc, #456]	; (800a878 <tcp_receive+0x2c4>)
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6b4:	1ad3      	subs	r3, r2, r3
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	dc53      	bgt.n	800a762 <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 800a6ba:	4b71      	ldr	r3, [pc, #452]	; (800a880 <tcp_receive+0x2cc>)
 800a6bc:	881b      	ldrh	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d146      	bne.n	800a750 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 800a6cc:	4413      	add	r3, r2
 800a6ce:	697a      	ldr	r2, [r7, #20]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d13d      	bne.n	800a750 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	db38      	blt.n	800a750 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6e2:	4b65      	ldr	r3, [pc, #404]	; (800a878 <tcp_receive+0x2c4>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d132      	bne.n	800a750 <tcp_receive+0x19c>
              found_dupack = 1;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a6f4:	2bff      	cmp	r3, #255	; 0xff
 800a6f6:	d007      	beq.n	800a708 <tcp_receive+0x154>
                ++pcb->dupacks;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a6fe:	3301      	adds	r3, #1
 800a700:	b2da      	uxtb	r2, r3
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a70e:	2b03      	cmp	r3, #3
 800a710:	d916      	bls.n	800a740 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a71c:	4413      	add	r3, r2
 800a71e:	b29a      	uxth	r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a726:	429a      	cmp	r2, r3
 800a728:	d912      	bls.n	800a750 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a734:	4413      	add	r3, r2
 800a736:	b29a      	uxth	r2, r3
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800a73e:	e007      	b.n	800a750 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a746:	2b03      	cmp	r3, #3
 800a748:	d102      	bne.n	800a750 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f001 fdfc 	bl	800c348 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	2b00      	cmp	r3, #0
 800a754:	f040 8169 	bne.w	800aa2a <tcp_receive+0x476>
        pcb->dupacks = 0;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a760:	e163      	b.n	800aa2a <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800a762:	4b45      	ldr	r3, [pc, #276]	; (800a878 <tcp_receive+0x2c4>)
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a76a:	1ad3      	subs	r3, r2, r3
 800a76c:	3b01      	subs	r3, #1
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f2c0 8107 	blt.w	800a982 <tcp_receive+0x3ce>
 800a774:	4b40      	ldr	r3, [pc, #256]	; (800a878 <tcp_receive+0x2c4>)
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	2b00      	cmp	r3, #0
 800a780:	f300 80ff 	bgt.w	800a982 <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	7e9b      	ldrb	r3, [r3, #26]
 800a788:	f003 0304 	and.w	r3, r3, #4
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00c      	beq.n	800a7aa <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	7e9b      	ldrb	r3, [r3, #26]
 800a794:	f023 0304 	bic.w	r3, r3, #4
 800a798:	b2da      	uxtb	r2, r3
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800a7b8:	10db      	asrs	r3, r3, #3
 800a7ba:	b21b      	sxth	r3, r3
 800a7bc:	b29a      	uxth	r2, r3
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800a7c4:	b29b      	uxth	r3, r3
 800a7c6:	4413      	add	r3, r2
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	b21a      	sxth	r2, r3
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800a7da:	4b27      	ldr	r3, [pc, #156]	; (800a878 <tcp_receive+0x2c4>)
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	7d1b      	ldrb	r3, [r3, #20]
 800a7e6:	2b03      	cmp	r3, #3
 800a7e8:	f240 8094 	bls.w	800a914 <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d216      	bcs.n	800a82a <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a806:	4413      	add	r3, r2
 800a808:	b29a      	uxth	r2, r3
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a810:	429a      	cmp	r2, r3
 800a812:	d97f      	bls.n	800a914 <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a81e:	4413      	add	r3, r2
 800a820:	b29a      	uxth	r2, r3
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800a828:	e074      	b.n	800a914 <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a834:	4619      	mov	r1, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a83a:	fb03 f301 	mul.w	r3, r3, r1
 800a83e:	6879      	ldr	r1, [r7, #4]
 800a840:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 800a844:	fb93 f3f1 	sdiv	r3, r3, r1
 800a848:	b29b      	uxth	r3, r3
 800a84a:	4413      	add	r3, r2
 800a84c:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800a854:	8a7a      	ldrh	r2, [r7, #18]
 800a856:	429a      	cmp	r2, r3
 800a858:	d95c      	bls.n	800a914 <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	8a7a      	ldrh	r2, [r7, #18]
 800a85e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 800a862:	e057      	b.n	800a914 <tcp_receive+0x360>
 800a864:	08012218 	.word	0x08012218
 800a868:	0801243c 	.word	0x0801243c
 800a86c:	0801225c 	.word	0x0801225c
 800a870:	2400406c 	.word	0x2400406c
 800a874:	24004060 	.word	0x24004060
 800a878:	24004064 	.word	0x24004064
 800a87c:	24004050 	.word	0x24004050
 800a880:	2400406a 	.word	0x2400406a
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a888:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800a89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fd f96a 	bl	8007b78 <pbuf_clen>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	429c      	cmp	r4, r3
 800a8a8:	d206      	bcs.n	800a8b8 <tcp_receive+0x304>
 800a8aa:	4b70      	ldr	r3, [pc, #448]	; (800aa6c <tcp_receive+0x4b8>)
 800a8ac:	f240 429e 	movw	r2, #1182	; 0x49e
 800a8b0:	496f      	ldr	r1, [pc, #444]	; (800aa70 <tcp_receive+0x4bc>)
 800a8b2:	4870      	ldr	r0, [pc, #448]	; (800aa74 <tcp_receive+0x4c0>)
 800a8b4:	f005 fecc 	bl	8010650 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 800a8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f7fd f95b 	bl	8007b78 <pbuf_clen>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a8cc:	1a9b      	subs	r3, r3, r2
 800a8ce:	b29a      	uxth	r2, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 800a8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d8:	891a      	ldrh	r2, [r3, #8]
 800a8da:	4b67      	ldr	r3, [pc, #412]	; (800aa78 <tcp_receive+0x4c4>)
 800a8dc:	881b      	ldrh	r3, [r3, #0]
 800a8de:	4413      	add	r3, r2
 800a8e0:	b29a      	uxth	r2, r3
 800a8e2:	4b65      	ldr	r3, [pc, #404]	; (800aa78 <tcp_receive+0x4c4>)
 800a8e4:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 800a8e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a8e8:	f7fe fa04 	bl	8008cf4 <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d00e      	beq.n	800a914 <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d10a      	bne.n	800a914 <tcp_receive+0x360>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a902:	2b00      	cmp	r3, #0
 800a904:	d106      	bne.n	800a914 <tcp_receive+0x360>
 800a906:	4b59      	ldr	r3, [pc, #356]	; (800aa6c <tcp_receive+0x4b8>)
 800a908:	f240 42a7 	movw	r2, #1191	; 0x4a7
 800a90c:	495b      	ldr	r1, [pc, #364]	; (800aa7c <tcp_receive+0x4c8>)
 800a90e:	4859      	ldr	r0, [pc, #356]	; (800aa74 <tcp_receive+0x4c0>)
 800a910:	f005 fe9e 	bl	8010650 <iprintf>
      while (pcb->unacked != NULL &&
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d022      	beq.n	800a962 <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a920:	68db      	ldr	r3, [r3, #12]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	4618      	mov	r0, r3
 800a926:	f7fb fe5f 	bl	80065e8 <lwip_htonl>
 800a92a:	4604      	mov	r4, r0
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a930:	891b      	ldrh	r3, [r3, #8]
 800a932:	461d      	mov	r5, r3
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	899b      	ldrh	r3, [r3, #12]
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	4618      	mov	r0, r3
 800a940:	f7fb fe44 	bl	80065cc <lwip_htons>
 800a944:	4603      	mov	r3, r0
 800a946:	f003 0303 	and.w	r3, r3, #3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <tcp_receive+0x39e>
 800a94e:	2301      	movs	r3, #1
 800a950:	e000      	b.n	800a954 <tcp_receive+0x3a0>
 800a952:	2300      	movs	r3, #0
 800a954:	442b      	add	r3, r5
 800a956:	18e2      	adds	r2, r4, r3
 800a958:	4b49      	ldr	r3, [pc, #292]	; (800aa80 <tcp_receive+0x4cc>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 800a95e:	2b00      	cmp	r3, #0
 800a960:	dd90      	ble.n	800a884 <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a966:	2b00      	cmp	r3, #0
 800a968:	d104      	bne.n	800a974 <tcp_receive+0x3c0>
        pcb->rtime = -1;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a970:	861a      	strh	r2, [r3, #48]	; 0x30
 800a972:	e002      	b.n	800a97a <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	76da      	strb	r2, [r3, #27]
 800a980:	e002      	b.n	800a988 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f001 f8fe 	bl	800bb84 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 800a988:	e04f      	b.n	800aa2a <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a98e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d103      	bne.n	800a9aa <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800a9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7fd f8df 	bl	8007b78 <pbuf_clen>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	429c      	cmp	r4, r3
 800a9be:	d206      	bcs.n	800a9ce <tcp_receive+0x41a>
 800a9c0:	4b2a      	ldr	r3, [pc, #168]	; (800aa6c <tcp_receive+0x4b8>)
 800a9c2:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800a9c6:	492a      	ldr	r1, [pc, #168]	; (800aa70 <tcp_receive+0x4bc>)
 800a9c8:	482a      	ldr	r0, [pc, #168]	; (800aa74 <tcp_receive+0x4c0>)
 800a9ca:	f005 fe41 	bl	8010650 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800a9ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7fd f8d0 	bl	8007b78 <pbuf_clen>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	461a      	mov	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a9e2:	1a9b      	subs	r3, r3, r2
 800a9e4:	b29a      	uxth	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 800a9ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ee:	891a      	ldrh	r2, [r3, #8]
 800a9f0:	4b21      	ldr	r3, [pc, #132]	; (800aa78 <tcp_receive+0x4c4>)
 800a9f2:	881b      	ldrh	r3, [r3, #0]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	b29a      	uxth	r2, r3
 800a9f8:	4b1f      	ldr	r3, [pc, #124]	; (800aa78 <tcp_receive+0x4c4>)
 800a9fa:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 800a9fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9fe:	f7fe f979 	bl	8008cf4 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00e      	beq.n	800aa2a <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10a      	bne.n	800aa2a <tcp_receive+0x476>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d106      	bne.n	800aa2a <tcp_receive+0x476>
 800aa1c:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <tcp_receive+0x4b8>)
 800aa1e:	f240 42dd 	movw	r2, #1245	; 0x4dd
 800aa22:	4916      	ldr	r1, [pc, #88]	; (800aa7c <tcp_receive+0x4c8>)
 800aa24:	4813      	ldr	r0, [pc, #76]	; (800aa74 <tcp_receive+0x4c0>)
 800aa26:	f005 fe13 	bl	8010650 <iprintf>
    while (pcb->unsent != NULL &&
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d036      	beq.n	800aaa0 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800aa32:	4b13      	ldr	r3, [pc, #76]	; (800aa80 <tcp_receive+0x4cc>)
 800aa34:	681c      	ldr	r4, [r3, #0]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa3a:	68db      	ldr	r3, [r3, #12]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7fb fdd2 	bl	80065e8 <lwip_htonl>
 800aa44:	4605      	mov	r5, r0
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa4a:	891b      	ldrh	r3, [r3, #8]
 800aa4c:	461e      	mov	r6, r3
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa52:	68db      	ldr	r3, [r3, #12]
 800aa54:	899b      	ldrh	r3, [r3, #12]
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f7fb fdb7 	bl	80065cc <lwip_htons>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	f003 0303 	and.w	r3, r3, #3
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d00d      	beq.n	800aa84 <tcp_receive+0x4d0>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	e00c      	b.n	800aa86 <tcp_receive+0x4d2>
 800aa6c:	08012218 	.word	0x08012218
 800aa70:	08012458 	.word	0x08012458
 800aa74:	0801225c 	.word	0x0801225c
 800aa78:	24004068 	.word	0x24004068
 800aa7c:	08012480 	.word	0x08012480
 800aa80:	24004064 	.word	0x24004064
 800aa84:	2300      	movs	r3, #0
 800aa86:	4433      	add	r3, r6
 800aa88:	442b      	add	r3, r5
 800aa8a:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	db07      	blt.n	800aaa0 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800aa90:	4b8d      	ldr	r3, [pc, #564]	; (800acc8 <tcp_receive+0x714>)
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa98:	1ad3      	subs	r3, r2, r3
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	f77f af75 	ble.w	800a98a <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800aaa6:	4b89      	ldr	r3, [pc, #548]	; (800accc <tcp_receive+0x718>)
 800aaa8:	881b      	ldrh	r3, [r3, #0]
 800aaaa:	4413      	add	r3, r2
 800aaac:	b29a      	uxth	r2, r3
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d052      	beq.n	800ab62 <tcp_receive+0x5ae>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aac0:	4b81      	ldr	r3, [pc, #516]	; (800acc8 <tcp_receive+0x714>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	1ad3      	subs	r3, r2, r3
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	da4b      	bge.n	800ab62 <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800aaca:	4b81      	ldr	r3, [pc, #516]	; (800acd0 <tcp_receive+0x71c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	b29a      	uxth	r2, r3
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	1ad3      	subs	r3, r2, r3
 800aad8:	b29b      	uxth	r3, r3
 800aada:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 800aadc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800aae4:	10db      	asrs	r3, r3, #3
 800aae6:	b21b      	sxth	r3, r3
 800aae8:	b29b      	uxth	r3, r3
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800aaf6:	b29a      	uxth	r2, r3
 800aaf8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800aafa:	4413      	add	r3, r2
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	b21a      	sxth	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800ab04:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	da03      	bge.n	800ab14 <tcp_receive+0x560>
        m = -m;
 800ab0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ab0e:	425b      	negs	r3, r3
 800ab10:	b29b      	uxth	r3, r3
 800ab12:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 800ab14:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ab1c:	109b      	asrs	r3, r3, #2
 800ab1e:	b21b      	sxth	r3, r3
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	1ad3      	subs	r3, r2, r3
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ab2e:	b29a      	uxth	r2, r3
 800ab30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ab32:	4413      	add	r3, r2
 800ab34:	b29b      	uxth	r3, r3
 800ab36:	b21a      	sxth	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ab42:	10db      	asrs	r3, r3, #3
 800ab44:	b21b      	sxth	r3, r3
 800ab46:	b29a      	uxth	r2, r3
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	4413      	add	r3, r2
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	b21a      	sxth	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800ab62:	4b5c      	ldr	r3, [pc, #368]	; (800acd4 <tcp_receive+0x720>)
 800ab64:	881b      	ldrh	r3, [r3, #0]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f000 84f1 	beq.w	800b54e <tcp_receive+0xf9a>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	7d1b      	ldrb	r3, [r3, #20]
 800ab70:	2b06      	cmp	r3, #6
 800ab72:	f200 84ec 	bhi.w	800b54e <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab7a:	4b57      	ldr	r3, [pc, #348]	; (800acd8 <tcp_receive+0x724>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	1ad3      	subs	r3, r2, r3
 800ab80:	3b01      	subs	r3, #1
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f2c0 80b8 	blt.w	800acf8 <tcp_receive+0x744>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab8c:	4b51      	ldr	r3, [pc, #324]	; (800acd4 <tcp_receive+0x720>)
 800ab8e:	881b      	ldrh	r3, [r3, #0]
 800ab90:	4619      	mov	r1, r3
 800ab92:	4b51      	ldr	r3, [pc, #324]	; (800acd8 <tcp_receive+0x724>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	440b      	add	r3, r1
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f300 80ab 	bgt.w	800acf8 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800aba2:	4b4e      	ldr	r3, [pc, #312]	; (800acdc <tcp_receive+0x728>)
 800aba4:	685b      	ldr	r3, [r3, #4]
 800aba6:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800abac:	4b4a      	ldr	r3, [pc, #296]	; (800acd8 <tcp_receive+0x724>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	1ad3      	subs	r3, r2, r3
 800abb2:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800abb4:	4b49      	ldr	r3, [pc, #292]	; (800acdc <tcp_receive+0x728>)
 800abb6:	685b      	ldr	r3, [r3, #4]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d106      	bne.n	800abca <tcp_receive+0x616>
 800abbc:	4b48      	ldr	r3, [pc, #288]	; (800ace0 <tcp_receive+0x72c>)
 800abbe:	f240 523c 	movw	r2, #1340	; 0x53c
 800abc2:	4948      	ldr	r1, [pc, #288]	; (800ace4 <tcp_receive+0x730>)
 800abc4:	4848      	ldr	r0, [pc, #288]	; (800ace8 <tcp_receive+0x734>)
 800abc6:	f005 fd43 	bl	8010650 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 800abca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abcc:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800abd0:	4293      	cmp	r3, r2
 800abd2:	dd06      	ble.n	800abe2 <tcp_receive+0x62e>
 800abd4:	4b42      	ldr	r3, [pc, #264]	; (800ace0 <tcp_receive+0x72c>)
 800abd6:	f240 523d 	movw	r2, #1341	; 0x53d
 800abda:	4944      	ldr	r1, [pc, #272]	; (800acec <tcp_receive+0x738>)
 800abdc:	4842      	ldr	r0, [pc, #264]	; (800ace8 <tcp_receive+0x734>)
 800abde:	f005 fd37 	bl	8010650 <iprintf>
      if (inseg.p->len < off) {
 800abe2:	4b3e      	ldr	r3, [pc, #248]	; (800acdc <tcp_receive+0x728>)
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	895b      	ldrh	r3, [r3, #10]
 800abe8:	461a      	mov	r2, r3
 800abea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abec:	4293      	cmp	r3, r2
 800abee:	dd3e      	ble.n	800ac6e <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800abf0:	4b3a      	ldr	r3, [pc, #232]	; (800acdc <tcp_receive+0x728>)
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	891b      	ldrh	r3, [r3, #8]
 800abf6:	461a      	mov	r2, r3
 800abf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfa:	4293      	cmp	r3, r2
 800abfc:	dd06      	ble.n	800ac0c <tcp_receive+0x658>
 800abfe:	4b38      	ldr	r3, [pc, #224]	; (800ace0 <tcp_receive+0x72c>)
 800ac00:	f240 523f 	movw	r2, #1343	; 0x53f
 800ac04:	493a      	ldr	r1, [pc, #232]	; (800acf0 <tcp_receive+0x73c>)
 800ac06:	4838      	ldr	r0, [pc, #224]	; (800ace8 <tcp_receive+0x734>)
 800ac08:	f005 fd22 	bl	8010650 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ac0c:	4b33      	ldr	r3, [pc, #204]	; (800acdc <tcp_receive+0x728>)
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	891a      	ldrh	r2, [r3, #8]
 800ac12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	1ad3      	subs	r3, r2, r3
 800ac18:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 800ac1a:	e00e      	b.n	800ac3a <tcp_receive+0x686>
          off -= p->len;
 800ac1c:	69bb      	ldr	r3, [r7, #24]
 800ac1e:	895b      	ldrh	r3, [r3, #10]
 800ac20:	461a      	mov	r2, r3
 800ac22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac24:	1a9b      	subs	r3, r3, r2
 800ac26:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 800ac28:	69bb      	ldr	r3, [r7, #24]
 800ac2a:	8a3a      	ldrh	r2, [r7, #16]
 800ac2c:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	2200      	movs	r2, #0
 800ac32:	815a      	strh	r2, [r3, #10]
          p = p->next;
 800ac34:	69bb      	ldr	r3, [r7, #24]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	895b      	ldrh	r3, [r3, #10]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac42:	4293      	cmp	r3, r2
 800ac44:	dcea      	bgt.n	800ac1c <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 800ac46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	425b      	negs	r3, r3
 800ac4c:	b29b      	uxth	r3, r3
 800ac4e:	b21b      	sxth	r3, r3
 800ac50:	4619      	mov	r1, r3
 800ac52:	69b8      	ldr	r0, [r7, #24]
 800ac54:	f7fc fed2 	bl	80079fc <pbuf_header>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d01c      	beq.n	800ac98 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800ac5e:	4b20      	ldr	r3, [pc, #128]	; (800ace0 <tcp_receive+0x72c>)
 800ac60:	f240 524c 	movw	r2, #1356	; 0x54c
 800ac64:	4923      	ldr	r1, [pc, #140]	; (800acf4 <tcp_receive+0x740>)
 800ac66:	4820      	ldr	r0, [pc, #128]	; (800ace8 <tcp_receive+0x734>)
 800ac68:	f005 fcf2 	bl	8010650 <iprintf>
 800ac6c:	e014      	b.n	800ac98 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 800ac6e:	4b1b      	ldr	r3, [pc, #108]	; (800acdc <tcp_receive+0x728>)
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac74:	b292      	uxth	r2, r2
 800ac76:	4252      	negs	r2, r2
 800ac78:	b292      	uxth	r2, r2
 800ac7a:	b212      	sxth	r2, r2
 800ac7c:	4611      	mov	r1, r2
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7fc febc 	bl	80079fc <pbuf_header>
 800ac84:	4603      	mov	r3, r0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d006      	beq.n	800ac98 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800ac8a:	4b15      	ldr	r3, [pc, #84]	; (800ace0 <tcp_receive+0x72c>)
 800ac8c:	f240 5251 	movw	r2, #1361	; 0x551
 800ac90:	4918      	ldr	r1, [pc, #96]	; (800acf4 <tcp_receive+0x740>)
 800ac92:	4815      	ldr	r0, [pc, #84]	; (800ace8 <tcp_receive+0x734>)
 800ac94:	f005 fcdc 	bl	8010650 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 800ac98:	4b10      	ldr	r3, [pc, #64]	; (800acdc <tcp_receive+0x728>)
 800ac9a:	891a      	ldrh	r2, [r3, #8]
 800ac9c:	4b0e      	ldr	r3, [pc, #56]	; (800acd8 <tcp_receive+0x724>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	b299      	uxth	r1, r3
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	1acb      	subs	r3, r1, r3
 800acaa:	b29b      	uxth	r3, r3
 800acac:	4413      	add	r3, r2
 800acae:	b29a      	uxth	r2, r3
 800acb0:	4b0a      	ldr	r3, [pc, #40]	; (800acdc <tcp_receive+0x728>)
 800acb2:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acb8:	4a07      	ldr	r2, [pc, #28]	; (800acd8 <tcp_receive+0x724>)
 800acba:	6013      	str	r3, [r2, #0]
 800acbc:	4b07      	ldr	r3, [pc, #28]	; (800acdc <tcp_receive+0x728>)
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	4a05      	ldr	r2, [pc, #20]	; (800acd8 <tcp_receive+0x724>)
 800acc2:	6812      	ldr	r2, [r2, #0]
 800acc4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800acc6:	e025      	b.n	800ad14 <tcp_receive+0x760>
 800acc8:	24004064 	.word	0x24004064
 800accc:	24004068 	.word	0x24004068
 800acd0:	2400acd8 	.word	0x2400acd8
 800acd4:	2400406a 	.word	0x2400406a
 800acd8:	24004060 	.word	0x24004060
 800acdc:	24004040 	.word	0x24004040
 800ace0:	08012218 	.word	0x08012218
 800ace4:	080124a0 	.word	0x080124a0
 800ace8:	0801225c 	.word	0x0801225c
 800acec:	080124b0 	.word	0x080124b0
 800acf0:	080124c0 	.word	0x080124c0
 800acf4:	080124d0 	.word	0x080124d0
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800acf8:	4b87      	ldr	r3, [pc, #540]	; (800af18 <tcp_receive+0x964>)
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad00:	1ad3      	subs	r3, r2, r3
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	da06      	bge.n	800ad14 <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	7e9b      	ldrb	r3, [r3, #26]
 800ad0a:	f043 0302 	orr.w	r3, r3, #2
 800ad0e:	b2da      	uxtb	r2, r3
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ad14:	4b80      	ldr	r3, [pc, #512]	; (800af18 <tcp_receive+0x964>)
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f2c0 8410 	blt.w	800b544 <tcp_receive+0xf90>
 800ad24:	4b7c      	ldr	r3, [pc, #496]	; (800af18 <tcp_receive+0x964>)
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad2c:	6879      	ldr	r1, [r7, #4]
 800ad2e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ad30:	440b      	add	r3, r1
 800ad32:	1ad3      	subs	r3, r2, r3
 800ad34:	3301      	adds	r3, #1
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	f300 8404 	bgt.w	800b544 <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ad40:	4b75      	ldr	r3, [pc, #468]	; (800af18 <tcp_receive+0x964>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	f040 8287 	bne.w	800b258 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800ad4a:	4b74      	ldr	r3, [pc, #464]	; (800af1c <tcp_receive+0x968>)
 800ad4c:	891c      	ldrh	r4, [r3, #8]
 800ad4e:	4b73      	ldr	r3, [pc, #460]	; (800af1c <tcp_receive+0x968>)
 800ad50:	68db      	ldr	r3, [r3, #12]
 800ad52:	899b      	ldrh	r3, [r3, #12]
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	4618      	mov	r0, r3
 800ad58:	f7fb fc38 	bl	80065cc <lwip_htons>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	f003 0303 	and.w	r3, r3, #3
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d001      	beq.n	800ad6a <tcp_receive+0x7b6>
 800ad66:	2301      	movs	r3, #1
 800ad68:	e000      	b.n	800ad6c <tcp_receive+0x7b8>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	4423      	add	r3, r4
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	4b6b      	ldr	r3, [pc, #428]	; (800af20 <tcp_receive+0x96c>)
 800ad72:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ad78:	4b69      	ldr	r3, [pc, #420]	; (800af20 <tcp_receive+0x96c>)
 800ad7a:	881b      	ldrh	r3, [r3, #0]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d26e      	bcs.n	800ae5e <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800ad80:	4b66      	ldr	r3, [pc, #408]	; (800af1c <tcp_receive+0x968>)
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	899b      	ldrh	r3, [r3, #12]
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	4618      	mov	r0, r3
 800ad8a:	f7fb fc1f 	bl	80065cc <lwip_htons>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	f003 0301 	and.w	r3, r3, #1
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d01b      	beq.n	800add0 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800ad98:	4b60      	ldr	r3, [pc, #384]	; (800af1c <tcp_receive+0x968>)
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	899b      	ldrh	r3, [r3, #12]
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ada4:	b29c      	uxth	r4, r3
 800ada6:	4b5d      	ldr	r3, [pc, #372]	; (800af1c <tcp_receive+0x968>)
 800ada8:	68db      	ldr	r3, [r3, #12]
 800adaa:	899b      	ldrh	r3, [r3, #12]
 800adac:	b29b      	uxth	r3, r3
 800adae:	4618      	mov	r0, r3
 800adb0:	f7fb fc0c 	bl	80065cc <lwip_htons>
 800adb4:	4603      	mov	r3, r0
 800adb6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800adba:	b29b      	uxth	r3, r3
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fb fc05 	bl	80065cc <lwip_htons>
 800adc2:	4603      	mov	r3, r0
 800adc4:	461a      	mov	r2, r3
 800adc6:	4b55      	ldr	r3, [pc, #340]	; (800af1c <tcp_receive+0x968>)
 800adc8:	68db      	ldr	r3, [r3, #12]
 800adca:	4322      	orrs	r2, r4
 800adcc:	b292      	uxth	r2, r2
 800adce:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800add4:	4b51      	ldr	r3, [pc, #324]	; (800af1c <tcp_receive+0x968>)
 800add6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800add8:	4b50      	ldr	r3, [pc, #320]	; (800af1c <tcp_receive+0x968>)
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	899b      	ldrh	r3, [r3, #12]
 800adde:	b29b      	uxth	r3, r3
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7fb fbf3 	bl	80065cc <lwip_htons>
 800ade6:	4603      	mov	r3, r0
 800ade8:	f003 0302 	and.w	r3, r3, #2
 800adec:	2b00      	cmp	r3, #0
 800adee:	d005      	beq.n	800adfc <tcp_receive+0x848>
            inseg.len -= 1;
 800adf0:	4b4a      	ldr	r3, [pc, #296]	; (800af1c <tcp_receive+0x968>)
 800adf2:	891b      	ldrh	r3, [r3, #8]
 800adf4:	3b01      	subs	r3, #1
 800adf6:	b29a      	uxth	r2, r3
 800adf8:	4b48      	ldr	r3, [pc, #288]	; (800af1c <tcp_receive+0x968>)
 800adfa:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800adfc:	4b47      	ldr	r3, [pc, #284]	; (800af1c <tcp_receive+0x968>)
 800adfe:	685a      	ldr	r2, [r3, #4]
 800ae00:	4b46      	ldr	r3, [pc, #280]	; (800af1c <tcp_receive+0x968>)
 800ae02:	891b      	ldrh	r3, [r3, #8]
 800ae04:	4619      	mov	r1, r3
 800ae06:	4610      	mov	r0, r2
 800ae08:	f7fc fca8 	bl	800775c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800ae0c:	4b43      	ldr	r3, [pc, #268]	; (800af1c <tcp_receive+0x968>)
 800ae0e:	891c      	ldrh	r4, [r3, #8]
 800ae10:	4b42      	ldr	r3, [pc, #264]	; (800af1c <tcp_receive+0x968>)
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	899b      	ldrh	r3, [r3, #12]
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7fb fbd7 	bl	80065cc <lwip_htons>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	f003 0303 	and.w	r3, r3, #3
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d001      	beq.n	800ae2c <tcp_receive+0x878>
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e000      	b.n	800ae2e <tcp_receive+0x87a>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	4423      	add	r3, r4
 800ae30:	b29a      	uxth	r2, r3
 800ae32:	4b3b      	ldr	r3, [pc, #236]	; (800af20 <tcp_receive+0x96c>)
 800ae34:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ae36:	4b3a      	ldr	r3, [pc, #232]	; (800af20 <tcp_receive+0x96c>)
 800ae38:	881b      	ldrh	r3, [r3, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	4b36      	ldr	r3, [pc, #216]	; (800af18 <tcp_receive+0x964>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	441a      	add	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae46:	6879      	ldr	r1, [r7, #4]
 800ae48:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ae4a:	440b      	add	r3, r1
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d006      	beq.n	800ae5e <tcp_receive+0x8aa>
 800ae50:	4b34      	ldr	r3, [pc, #208]	; (800af24 <tcp_receive+0x970>)
 800ae52:	f240 527f 	movw	r2, #1407	; 0x57f
 800ae56:	4934      	ldr	r1, [pc, #208]	; (800af28 <tcp_receive+0x974>)
 800ae58:	4834      	ldr	r0, [pc, #208]	; (800af2c <tcp_receive+0x978>)
 800ae5a:	f005 fbf9 	bl	8010650 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	f000 80e1 	beq.w	800b02a <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800ae68:	4b2c      	ldr	r3, [pc, #176]	; (800af1c <tcp_receive+0x968>)
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	899b      	ldrh	r3, [r3, #12]
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7fb fbab 	bl	80065cc <lwip_htons>
 800ae76:	4603      	mov	r3, r0
 800ae78:	f003 0301 	and.w	r3, r3, #1
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d010      	beq.n	800aea2 <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800ae80:	e00a      	b.n	800ae98 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae86:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 800ae92:	68b8      	ldr	r0, [r7, #8]
 800ae94:	f7fd ff2e 	bl	8008cf4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d1f0      	bne.n	800ae82 <tcp_receive+0x8ce>
 800aea0:	e0c3      	b.n	800b02a <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aea6:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800aea8:	e04f      	b.n	800af4a <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800aeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeac:	68db      	ldr	r3, [r3, #12]
 800aeae:	899b      	ldrh	r3, [r3, #12]
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f7fb fb8a 	bl	80065cc <lwip_htons>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	f003 0301 	and.w	r3, r3, #1
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d03b      	beq.n	800af3a <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800aec2:	4b16      	ldr	r3, [pc, #88]	; (800af1c <tcp_receive+0x968>)
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	899b      	ldrh	r3, [r3, #12]
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	4618      	mov	r0, r3
 800aecc:	f7fb fb7e 	bl	80065cc <lwip_htons>
 800aed0:	4603      	mov	r3, r0
 800aed2:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d12f      	bne.n	800af3a <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800aeda:	4b10      	ldr	r3, [pc, #64]	; (800af1c <tcp_receive+0x968>)
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	899b      	ldrh	r3, [r3, #12]
 800aee0:	b29c      	uxth	r4, r3
 800aee2:	2001      	movs	r0, #1
 800aee4:	f7fb fb72 	bl	80065cc <lwip_htons>
 800aee8:	4603      	mov	r3, r0
 800aeea:	461a      	mov	r2, r3
 800aeec:	4b0b      	ldr	r3, [pc, #44]	; (800af1c <tcp_receive+0x968>)
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	4322      	orrs	r2, r4
 800aef2:	b292      	uxth	r2, r2
 800aef4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800aef6:	4b09      	ldr	r3, [pc, #36]	; (800af1c <tcp_receive+0x968>)
 800aef8:	891c      	ldrh	r4, [r3, #8]
 800aefa:	4b08      	ldr	r3, [pc, #32]	; (800af1c <tcp_receive+0x968>)
 800aefc:	68db      	ldr	r3, [r3, #12]
 800aefe:	899b      	ldrh	r3, [r3, #12]
 800af00:	b29b      	uxth	r3, r3
 800af02:	4618      	mov	r0, r3
 800af04:	f7fb fb62 	bl	80065cc <lwip_htons>
 800af08:	4603      	mov	r3, r0
 800af0a:	f003 0303 	and.w	r3, r3, #3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d00e      	beq.n	800af30 <tcp_receive+0x97c>
 800af12:	2301      	movs	r3, #1
 800af14:	e00d      	b.n	800af32 <tcp_receive+0x97e>
 800af16:	bf00      	nop
 800af18:	24004060 	.word	0x24004060
 800af1c:	24004040 	.word	0x24004040
 800af20:	2400406a 	.word	0x2400406a
 800af24:	08012218 	.word	0x08012218
 800af28:	080124e4 	.word	0x080124e4
 800af2c:	0801225c 	.word	0x0801225c
 800af30:	2300      	movs	r3, #0
 800af32:	4423      	add	r3, r4
 800af34:	b29a      	uxth	r2, r3
 800af36:	4b95      	ldr	r3, [pc, #596]	; (800b18c <tcp_receive+0xbd8>)
 800af38:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 800af3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af3c:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 800af3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 800af44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af46:	f7fd fed5 	bl	8008cf4 <tcp_seg_free>
            while (next &&
 800af4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d00e      	beq.n	800af6e <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800af50:	4b8e      	ldr	r3, [pc, #568]	; (800b18c <tcp_receive+0xbd8>)
 800af52:	881b      	ldrh	r3, [r3, #0]
 800af54:	461a      	mov	r2, r3
 800af56:	4b8e      	ldr	r3, [pc, #568]	; (800b190 <tcp_receive+0xbdc>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	441a      	add	r2, r3
 800af5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af64:	8909      	ldrh	r1, [r1, #8]
 800af66:	440b      	add	r3, r1
 800af68:	1ad3      	subs	r3, r2, r3
            while (next &&
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	da9d      	bge.n	800aeaa <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800af6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af70:	2b00      	cmp	r3, #0
 800af72:	d057      	beq.n	800b024 <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 800af74:	4b85      	ldr	r3, [pc, #532]	; (800b18c <tcp_receive+0xbd8>)
 800af76:	881b      	ldrh	r3, [r3, #0]
 800af78:	461a      	mov	r2, r3
 800af7a:	4b85      	ldr	r3, [pc, #532]	; (800b190 <tcp_receive+0xbdc>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	441a      	add	r2, r3
 800af80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af82:	68db      	ldr	r3, [r3, #12]
 800af84:	685b      	ldr	r3, [r3, #4]
 800af86:	1ad3      	subs	r3, r2, r3
            if (next &&
 800af88:	2b00      	cmp	r3, #0
 800af8a:	dd4b      	ble.n	800b024 <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800af8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	685b      	ldr	r3, [r3, #4]
 800af92:	b29a      	uxth	r2, r3
 800af94:	4b7e      	ldr	r3, [pc, #504]	; (800b190 <tcp_receive+0xbdc>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	b29b      	uxth	r3, r3
 800af9a:	1ad3      	subs	r3, r2, r3
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	4b7d      	ldr	r3, [pc, #500]	; (800b194 <tcp_receive+0xbe0>)
 800afa0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800afa2:	4b7c      	ldr	r3, [pc, #496]	; (800b194 <tcp_receive+0xbe0>)
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	899b      	ldrh	r3, [r3, #12]
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fb fb0e 	bl	80065cc <lwip_htons>
 800afb0:	4603      	mov	r3, r0
 800afb2:	f003 0302 	and.w	r3, r3, #2
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d005      	beq.n	800afc6 <tcp_receive+0xa12>
                inseg.len -= 1;
 800afba:	4b76      	ldr	r3, [pc, #472]	; (800b194 <tcp_receive+0xbe0>)
 800afbc:	891b      	ldrh	r3, [r3, #8]
 800afbe:	3b01      	subs	r3, #1
 800afc0:	b29a      	uxth	r2, r3
 800afc2:	4b74      	ldr	r3, [pc, #464]	; (800b194 <tcp_receive+0xbe0>)
 800afc4:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800afc6:	4b73      	ldr	r3, [pc, #460]	; (800b194 <tcp_receive+0xbe0>)
 800afc8:	685a      	ldr	r2, [r3, #4]
 800afca:	4b72      	ldr	r3, [pc, #456]	; (800b194 <tcp_receive+0xbe0>)
 800afcc:	891b      	ldrh	r3, [r3, #8]
 800afce:	4619      	mov	r1, r3
 800afd0:	4610      	mov	r0, r2
 800afd2:	f7fc fbc3 	bl	800775c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800afd6:	4b6f      	ldr	r3, [pc, #444]	; (800b194 <tcp_receive+0xbe0>)
 800afd8:	891c      	ldrh	r4, [r3, #8]
 800afda:	4b6e      	ldr	r3, [pc, #440]	; (800b194 <tcp_receive+0xbe0>)
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	899b      	ldrh	r3, [r3, #12]
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	4618      	mov	r0, r3
 800afe4:	f7fb faf2 	bl	80065cc <lwip_htons>
 800afe8:	4603      	mov	r3, r0
 800afea:	f003 0303 	and.w	r3, r3, #3
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d001      	beq.n	800aff6 <tcp_receive+0xa42>
 800aff2:	2301      	movs	r3, #1
 800aff4:	e000      	b.n	800aff8 <tcp_receive+0xa44>
 800aff6:	2300      	movs	r3, #0
 800aff8:	4423      	add	r3, r4
 800affa:	b29a      	uxth	r2, r3
 800affc:	4b63      	ldr	r3, [pc, #396]	; (800b18c <tcp_receive+0xbd8>)
 800affe:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800b000:	4b62      	ldr	r3, [pc, #392]	; (800b18c <tcp_receive+0xbd8>)
 800b002:	881b      	ldrh	r3, [r3, #0]
 800b004:	461a      	mov	r2, r3
 800b006:	4b62      	ldr	r3, [pc, #392]	; (800b190 <tcp_receive+0xbdc>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	441a      	add	r2, r3
 800b00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	429a      	cmp	r2, r3
 800b014:	d006      	beq.n	800b024 <tcp_receive+0xa70>
 800b016:	4b60      	ldr	r3, [pc, #384]	; (800b198 <tcp_receive+0xbe4>)
 800b018:	f240 52af 	movw	r2, #1455	; 0x5af
 800b01c:	495f      	ldr	r1, [pc, #380]	; (800b19c <tcp_receive+0xbe8>)
 800b01e:	4860      	ldr	r0, [pc, #384]	; (800b1a0 <tcp_receive+0xbec>)
 800b020:	f005 fb16 	bl	8010650 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b028:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800b02a:	4b58      	ldr	r3, [pc, #352]	; (800b18c <tcp_receive+0xbd8>)
 800b02c:	881b      	ldrh	r3, [r3, #0]
 800b02e:	461a      	mov	r2, r3
 800b030:	4b57      	ldr	r3, [pc, #348]	; (800b190 <tcp_receive+0xbdc>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	441a      	add	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b03e:	4b53      	ldr	r3, [pc, #332]	; (800b18c <tcp_receive+0xbd8>)
 800b040:	881b      	ldrh	r3, [r3, #0]
 800b042:	429a      	cmp	r2, r3
 800b044:	d206      	bcs.n	800b054 <tcp_receive+0xaa0>
 800b046:	4b54      	ldr	r3, [pc, #336]	; (800b198 <tcp_receive+0xbe4>)
 800b048:	f240 52b9 	movw	r2, #1465	; 0x5b9
 800b04c:	4955      	ldr	r1, [pc, #340]	; (800b1a4 <tcp_receive+0xbf0>)
 800b04e:	4854      	ldr	r0, [pc, #336]	; (800b1a0 <tcp_receive+0xbec>)
 800b050:	f005 fafe 	bl	8010650 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b058:	4b4c      	ldr	r3, [pc, #304]	; (800b18c <tcp_receive+0xbd8>)
 800b05a:	881b      	ldrh	r3, [r3, #0]
 800b05c:	1ad3      	subs	r3, r2, r3
 800b05e:	b29a      	uxth	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f7fd f9f9 	bl	800845c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800b06a:	4b4a      	ldr	r3, [pc, #296]	; (800b194 <tcp_receive+0xbe0>)
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	891b      	ldrh	r3, [r3, #8]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d006      	beq.n	800b082 <tcp_receive+0xace>
          recv_data = inseg.p;
 800b074:	4b47      	ldr	r3, [pc, #284]	; (800b194 <tcp_receive+0xbe0>)
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	4a4b      	ldr	r2, [pc, #300]	; (800b1a8 <tcp_receive+0xbf4>)
 800b07a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800b07c:	4b45      	ldr	r3, [pc, #276]	; (800b194 <tcp_receive+0xbe0>)
 800b07e:	2200      	movs	r2, #0
 800b080:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800b082:	4b44      	ldr	r3, [pc, #272]	; (800b194 <tcp_receive+0xbe0>)
 800b084:	68db      	ldr	r3, [r3, #12]
 800b086:	899b      	ldrh	r3, [r3, #12]
 800b088:	b29b      	uxth	r3, r3
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fb fa9e 	bl	80065cc <lwip_htons>
 800b090:	4603      	mov	r3, r0
 800b092:	f003 0301 	and.w	r3, r3, #1
 800b096:	2b00      	cmp	r3, #0
 800b098:	f000 80b4 	beq.w	800b204 <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800b09c:	4b43      	ldr	r3, [pc, #268]	; (800b1ac <tcp_receive+0xbf8>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	f043 0320 	orr.w	r3, r3, #32
 800b0a4:	b2da      	uxtb	r2, r3
 800b0a6:	4b41      	ldr	r3, [pc, #260]	; (800b1ac <tcp_receive+0xbf8>)
 800b0a8:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800b0aa:	e0ab      	b.n	800b204 <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0b0:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	4a35      	ldr	r2, [pc, #212]	; (800b190 <tcp_receive+0xbdc>)
 800b0bc:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	891b      	ldrh	r3, [r3, #8]
 800b0c2:	461c      	mov	r4, r3
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	68db      	ldr	r3, [r3, #12]
 800b0c8:	899b      	ldrh	r3, [r3, #12]
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fb fa7d 	bl	80065cc <lwip_htons>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	f003 0303 	and.w	r3, r3, #3
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d001      	beq.n	800b0e0 <tcp_receive+0xb2c>
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e000      	b.n	800b0e2 <tcp_receive+0xb2e>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	191a      	adds	r2, r3, r4
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e8:	441a      	add	r2, r3
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0f2:	461c      	mov	r4, r3
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	891b      	ldrh	r3, [r3, #8]
 800b0f8:	461d      	mov	r5, r3
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	899b      	ldrh	r3, [r3, #12]
 800b100:	b29b      	uxth	r3, r3
 800b102:	4618      	mov	r0, r3
 800b104:	f7fb fa62 	bl	80065cc <lwip_htons>
 800b108:	4603      	mov	r3, r0
 800b10a:	f003 0303 	and.w	r3, r3, #3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d001      	beq.n	800b116 <tcp_receive+0xb62>
 800b112:	2301      	movs	r3, #1
 800b114:	e000      	b.n	800b118 <tcp_receive+0xb64>
 800b116:	2300      	movs	r3, #0
 800b118:	442b      	add	r3, r5
 800b11a:	429c      	cmp	r4, r3
 800b11c:	d206      	bcs.n	800b12c <tcp_receive+0xb78>
 800b11e:	4b1e      	ldr	r3, [pc, #120]	; (800b198 <tcp_receive+0xbe4>)
 800b120:	f240 52de 	movw	r2, #1502	; 0x5de
 800b124:	4922      	ldr	r1, [pc, #136]	; (800b1b0 <tcp_receive+0xbfc>)
 800b126:	481e      	ldr	r0, [pc, #120]	; (800b1a0 <tcp_receive+0xbec>)
 800b128:	f005 fa92 	bl	8010650 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	891b      	ldrh	r3, [r3, #8]
 800b130:	461c      	mov	r4, r3
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	68db      	ldr	r3, [r3, #12]
 800b136:	899b      	ldrh	r3, [r3, #12]
 800b138:	b29b      	uxth	r3, r3
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fb fa46 	bl	80065cc <lwip_htons>
 800b140:	4603      	mov	r3, r0
 800b142:	f003 0303 	and.w	r3, r3, #3
 800b146:	2b00      	cmp	r3, #0
 800b148:	d001      	beq.n	800b14e <tcp_receive+0xb9a>
 800b14a:	2301      	movs	r3, #1
 800b14c:	e000      	b.n	800b150 <tcp_receive+0xb9c>
 800b14e:	2300      	movs	r3, #0
 800b150:	1919      	adds	r1, r3, r4
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b156:	b28b      	uxth	r3, r1
 800b158:	1ad3      	subs	r3, r2, r3
 800b15a:	b29a      	uxth	r2, r3
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f7fd f97b 	bl	800845c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	891b      	ldrh	r3, [r3, #8]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d028      	beq.n	800b1c2 <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800b170:	4b0d      	ldr	r3, [pc, #52]	; (800b1a8 <tcp_receive+0xbf4>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d01d      	beq.n	800b1b4 <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 800b178:	4b0b      	ldr	r3, [pc, #44]	; (800b1a8 <tcp_receive+0xbf4>)
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	4619      	mov	r1, r3
 800b182:	4610      	mov	r0, r2
 800b184:	f7fc fd38 	bl	8007bf8 <pbuf_cat>
 800b188:	e018      	b.n	800b1bc <tcp_receive+0xc08>
 800b18a:	bf00      	nop
 800b18c:	2400406a 	.word	0x2400406a
 800b190:	24004060 	.word	0x24004060
 800b194:	24004040 	.word	0x24004040
 800b198:	08012218 	.word	0x08012218
 800b19c:	0801251c 	.word	0x0801251c
 800b1a0:	0801225c 	.word	0x0801225c
 800b1a4:	08012558 	.word	0x08012558
 800b1a8:	24004070 	.word	0x24004070
 800b1ac:	2400406d 	.word	0x2400406d
 800b1b0:	08012578 	.word	0x08012578
            } else {
              recv_data = cseg->p;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	4a71      	ldr	r2, [pc, #452]	; (800b380 <tcp_receive+0xdcc>)
 800b1ba:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	899b      	ldrh	r3, [r3, #12]
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	f7fb f9fe 	bl	80065cc <lwip_htons>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	f003 0301 	and.w	r3, r3, #1
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00d      	beq.n	800b1f6 <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800b1da:	4b6a      	ldr	r3, [pc, #424]	; (800b384 <tcp_receive+0xdd0>)
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	f043 0320 	orr.w	r3, r3, #32
 800b1e2:	b2da      	uxtb	r2, r3
 800b1e4:	4b67      	ldr	r3, [pc, #412]	; (800b384 <tcp_receive+0xdd0>)
 800b1e6:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	7d1b      	ldrb	r3, [r3, #20]
 800b1ec:	2b04      	cmp	r3, #4
 800b1ee:	d102      	bne.n	800b1f6 <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2207      	movs	r2, #7
 800b1f4:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681a      	ldr	r2, [r3, #0]
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 800b1fe:	68f8      	ldr	r0, [r7, #12]
 800b200:	f7fd fd78 	bl	8008cf4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d008      	beq.n	800b21e <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	685a      	ldr	r2, [r3, #4]
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800b218:	429a      	cmp	r2, r3
 800b21a:	f43f af47 	beq.w	800b0ac <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	7e9b      	ldrb	r3, [r3, #26]
 800b222:	f003 0301 	and.w	r3, r3, #1
 800b226:	2b00      	cmp	r3, #0
 800b228:	d00e      	beq.n	800b248 <tcp_receive+0xc94>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	7e9b      	ldrb	r3, [r3, #26]
 800b22e:	f023 0301 	bic.w	r3, r3, #1
 800b232:	b2da      	uxtb	r2, r3
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	769a      	strb	r2, [r3, #26]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	7e9b      	ldrb	r3, [r3, #26]
 800b23c:	f043 0302 	orr.w	r3, r3, #2
 800b240:	b2da      	uxtb	r2, r3
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800b246:	e181      	b.n	800b54c <tcp_receive+0xf98>
        tcp_ack(pcb);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	7e9b      	ldrb	r3, [r3, #26]
 800b24c:	f043 0301 	orr.w	r3, r3, #1
 800b250:	b2da      	uxtb	r2, r3
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800b256:	e179      	b.n	800b54c <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 fc93 	bl	800bb84 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b262:	2b00      	cmp	r3, #0
 800b264:	d106      	bne.n	800b274 <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800b266:	4848      	ldr	r0, [pc, #288]	; (800b388 <tcp_receive+0xdd4>)
 800b268:	f7fd fd5c 	bl	8008d24 <tcp_seg_copy>
 800b26c:	4602      	mov	r2, r0
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 800b272:	e16b      	b.n	800b54c <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 800b274:	2300      	movs	r3, #0
 800b276:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b27c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b27e:	e150      	b.n	800b522 <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 800b280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	685a      	ldr	r2, [r3, #4]
 800b286:	4b41      	ldr	r3, [pc, #260]	; (800b38c <tcp_receive+0xdd8>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d11d      	bne.n	800b2ca <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800b28e:	4b3e      	ldr	r3, [pc, #248]	; (800b388 <tcp_receive+0xdd4>)
 800b290:	891a      	ldrh	r2, [r3, #8]
 800b292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b294:	891b      	ldrh	r3, [r3, #8]
 800b296:	429a      	cmp	r2, r3
 800b298:	f240 8148 	bls.w	800b52c <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 800b29c:	483a      	ldr	r0, [pc, #232]	; (800b388 <tcp_receive+0xdd4>)
 800b29e:	f7fd fd41 	bl	8008d24 <tcp_seg_copy>
 800b2a2:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f000 8142 	beq.w	800b530 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 800b2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d003      	beq.n	800b2ba <tcp_receive+0xd06>
                    prev->next = cseg;
 800b2b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b4:	68fa      	ldr	r2, [r7, #12]
 800b2b6:	601a      	str	r2, [r3, #0]
 800b2b8:	e002      	b.n	800b2c0 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	68fa      	ldr	r2, [r7, #12]
 800b2be:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 800b2c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2c2:	68f8      	ldr	r0, [r7, #12]
 800b2c4:	f7ff f900 	bl	800a4c8 <tcp_oos_insert_segment>
                }
                break;
 800b2c8:	e132      	b.n	800b530 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800b2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d117      	bne.n	800b300 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800b2d0:	4b2e      	ldr	r3, [pc, #184]	; (800b38c <tcp_receive+0xdd8>)
 800b2d2:	681a      	ldr	r2, [r3, #0]
 800b2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	1ad3      	subs	r3, r2, r3
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	da57      	bge.n	800b390 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 800b2e0:	4829      	ldr	r0, [pc, #164]	; (800b388 <tcp_receive+0xdd4>)
 800b2e2:	f7fd fd1f 	bl	8008d24 <tcp_seg_copy>
 800b2e6:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	f000 8122 	beq.w	800b534 <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	68fa      	ldr	r2, [r7, #12]
 800b2f4:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 800b2f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2f8:	68f8      	ldr	r0, [r7, #12]
 800b2fa:	f7ff f8e5 	bl	800a4c8 <tcp_oos_insert_segment>
                  }
                  break;
 800b2fe:	e119      	b.n	800b534 <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 800b300:	4b22      	ldr	r3, [pc, #136]	; (800b38c <tcp_receive+0xdd8>)
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	3b01      	subs	r3, #1
 800b30e:	2b00      	cmp	r3, #0
 800b310:	db3e      	blt.n	800b390 <tcp_receive+0xddc>
 800b312:	4b1e      	ldr	r3, [pc, #120]	; (800b38c <tcp_receive+0xdd8>)
 800b314:	681a      	ldr	r2, [r3, #0]
 800b316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	1ad3      	subs	r3, r2, r3
 800b31e:	3301      	adds	r3, #1
 800b320:	2b00      	cmp	r3, #0
 800b322:	dc35      	bgt.n	800b390 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 800b324:	4818      	ldr	r0, [pc, #96]	; (800b388 <tcp_receive+0xdd4>)
 800b326:	f7fd fcfd 	bl	8008d24 <tcp_seg_copy>
 800b32a:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	f000 8102 	beq.w	800b538 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800b334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b33c:	8912      	ldrh	r2, [r2, #8]
 800b33e:	441a      	add	r2, r3
 800b340:	4b12      	ldr	r3, [pc, #72]	; (800b38c <tcp_receive+0xdd8>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	1ad3      	subs	r3, r2, r3
 800b346:	2b00      	cmp	r3, #0
 800b348:	dd12      	ble.n	800b370 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800b34a:	4b10      	ldr	r3, [pc, #64]	; (800b38c <tcp_receive+0xdd8>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	b29a      	uxth	r2, r3
 800b350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	685b      	ldr	r3, [r3, #4]
 800b356:	b29b      	uxth	r3, r3
 800b358:	1ad3      	subs	r3, r2, r3
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b35e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800b360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b362:	685a      	ldr	r2, [r3, #4]
 800b364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b366:	891b      	ldrh	r3, [r3, #8]
 800b368:	4619      	mov	r1, r3
 800b36a:	4610      	mov	r0, r2
 800b36c:	f7fc f9f6 	bl	800775c <pbuf_realloc>
                    }
                    prev->next = cseg;
 800b370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b372:	68fa      	ldr	r2, [r7, #12]
 800b374:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800b376:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f7ff f8a5 	bl	800a4c8 <tcp_oos_insert_segment>
                  }
                  break;
 800b37e:	e0db      	b.n	800b538 <tcp_receive+0xf84>
 800b380:	24004070 	.word	0x24004070
 800b384:	2400406d 	.word	0x2400406d
 800b388:	24004040 	.word	0x24004040
 800b38c:	24004060 	.word	0x24004060
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800b390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	f040 80bf 	bne.w	800b518 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800b39a:	4b7c      	ldr	r3, [pc, #496]	; (800b58c <tcp_receive+0xfd8>)
 800b39c:	681a      	ldr	r2, [r3, #0]
 800b39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a0:	68db      	ldr	r3, [r3, #12]
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	f340 80b6 	ble.w	800b518 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800b3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ae:	68db      	ldr	r3, [r3, #12]
 800b3b0:	899b      	ldrh	r3, [r3, #12]
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7fb f909 	bl	80065cc <lwip_htons>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	f003 0301 	and.w	r3, r3, #1
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	f040 80bb 	bne.w	800b53c <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800b3c6:	4872      	ldr	r0, [pc, #456]	; (800b590 <tcp_receive+0xfdc>)
 800b3c8:	f7fd fcac 	bl	8008d24 <tcp_seg_copy>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d0:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800b3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	f000 80b2 	beq.w	800b540 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800b3dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3de:	68db      	ldr	r3, [r3, #12]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3e4:	8912      	ldrh	r2, [r2, #8]
 800b3e6:	441a      	add	r2, r3
 800b3e8:	4b68      	ldr	r3, [pc, #416]	; (800b58c <tcp_receive+0xfd8>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	1ad3      	subs	r3, r2, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	dd12      	ble.n	800b418 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800b3f2:	4b66      	ldr	r3, [pc, #408]	; (800b58c <tcp_receive+0xfd8>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	b29a      	uxth	r2, r3
 800b3f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	b29a      	uxth	r2, r3
 800b404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b406:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800b408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40a:	685a      	ldr	r2, [r3, #4]
 800b40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40e:	891b      	ldrh	r3, [r3, #8]
 800b410:	4619      	mov	r1, r3
 800b412:	4610      	mov	r0, r2
 800b414:	f7fc f9a2 	bl	800775c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800b418:	4b5e      	ldr	r3, [pc, #376]	; (800b594 <tcp_receive+0xfe0>)
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	461a      	mov	r2, r3
 800b41e:	4b5b      	ldr	r3, [pc, #364]	; (800b58c <tcp_receive+0xfd8>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	441a      	add	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b428:	6879      	ldr	r1, [r7, #4]
 800b42a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800b42c:	440b      	add	r3, r1
 800b42e:	1ad3      	subs	r3, r2, r3
 800b430:	2b00      	cmp	r3, #0
 800b432:	f340 8085 	ble.w	800b540 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800b436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	899b      	ldrh	r3, [r3, #12]
 800b43e:	b29b      	uxth	r3, r3
 800b440:	4618      	mov	r0, r3
 800b442:	f7fb f8c3 	bl	80065cc <lwip_htons>
 800b446:	4603      	mov	r3, r0
 800b448:	f003 0301 	and.w	r3, r3, #1
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d01e      	beq.n	800b48e <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800b450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	68db      	ldr	r3, [r3, #12]
 800b456:	899b      	ldrh	r3, [r3, #12]
 800b458:	b29b      	uxth	r3, r3
 800b45a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b45e:	b29c      	uxth	r4, r3
 800b460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	899b      	ldrh	r3, [r3, #12]
 800b468:	b29b      	uxth	r3, r3
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7fb f8ae 	bl	80065cc <lwip_htons>
 800b470:	4603      	mov	r3, r0
 800b472:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800b476:	b29b      	uxth	r3, r3
 800b478:	4618      	mov	r0, r3
 800b47a:	f7fb f8a7 	bl	80065cc <lwip_htons>
 800b47e:	4603      	mov	r3, r0
 800b480:	461a      	mov	r2, r3
 800b482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	4322      	orrs	r2, r4
 800b48a:	b292      	uxth	r2, r2
 800b48c:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b492:	b29a      	uxth	r2, r3
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b498:	4413      	add	r3, r2
 800b49a:	b299      	uxth	r1, r3
 800b49c:	4b3b      	ldr	r3, [pc, #236]	; (800b58c <tcp_receive+0xfd8>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	1a8a      	subs	r2, r1, r2
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800b4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685a      	ldr	r2, [r3, #4]
 800b4b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	891b      	ldrh	r3, [r3, #8]
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	f7fc f94e 	bl	800775c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800b4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	891c      	ldrh	r4, [r3, #8]
 800b4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	899b      	ldrh	r3, [r3, #12]
 800b4ce:	b29b      	uxth	r3, r3
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f7fb f87b 	bl	80065cc <lwip_htons>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	f003 0303 	and.w	r3, r3, #3
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d001      	beq.n	800b4e4 <tcp_receive+0xf30>
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	e000      	b.n	800b4e6 <tcp_receive+0xf32>
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	4423      	add	r3, r4
 800b4e8:	b29a      	uxth	r2, r3
 800b4ea:	4b2a      	ldr	r3, [pc, #168]	; (800b594 <tcp_receive+0xfe0>)
 800b4ec:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800b4ee:	4b29      	ldr	r3, [pc, #164]	; (800b594 <tcp_receive+0xfe0>)
 800b4f0:	881b      	ldrh	r3, [r3, #0]
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	4b25      	ldr	r3, [pc, #148]	; (800b58c <tcp_receive+0xfd8>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	441a      	add	r2, r3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4fe:	6879      	ldr	r1, [r7, #4]
 800b500:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800b502:	440b      	add	r3, r1
 800b504:	429a      	cmp	r2, r3
 800b506:	d01b      	beq.n	800b540 <tcp_receive+0xf8c>
 800b508:	4b23      	ldr	r3, [pc, #140]	; (800b598 <tcp_receive+0xfe4>)
 800b50a:	f240 627b 	movw	r2, #1659	; 0x67b
 800b50e:	4923      	ldr	r1, [pc, #140]	; (800b59c <tcp_receive+0xfe8>)
 800b510:	4823      	ldr	r0, [pc, #140]	; (800b5a0 <tcp_receive+0xfec>)
 800b512:	f005 f89d 	bl	8010650 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800b516:	e013      	b.n	800b540 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 800b518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b51a:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800b51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b524:	2b00      	cmp	r3, #0
 800b526:	f47f aeab 	bne.w	800b280 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 800b52a:	e00f      	b.n	800b54c <tcp_receive+0xf98>
                break;
 800b52c:	bf00      	nop
 800b52e:	e00d      	b.n	800b54c <tcp_receive+0xf98>
                break;
 800b530:	bf00      	nop
 800b532:	e00b      	b.n	800b54c <tcp_receive+0xf98>
                  break;
 800b534:	bf00      	nop
 800b536:	e009      	b.n	800b54c <tcp_receive+0xf98>
                  break;
 800b538:	bf00      	nop
 800b53a:	e007      	b.n	800b54c <tcp_receive+0xf98>
                  break;
 800b53c:	bf00      	nop
 800b53e:	e005      	b.n	800b54c <tcp_receive+0xf98>
                break;
 800b540:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 800b542:	e003      	b.n	800b54c <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 fb1d 	bl	800bb84 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800b54a:	e01a      	b.n	800b582 <tcp_receive+0xfce>
 800b54c:	e019      	b.n	800b582 <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800b54e:	4b0f      	ldr	r3, [pc, #60]	; (800b58c <tcp_receive+0xfd8>)
 800b550:	681a      	ldr	r2, [r3, #0]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b556:	1ad3      	subs	r3, r2, r3
 800b558:	2b00      	cmp	r3, #0
 800b55a:	db0a      	blt.n	800b572 <tcp_receive+0xfbe>
 800b55c:	4b0b      	ldr	r3, [pc, #44]	; (800b58c <tcp_receive+0xfd8>)
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b564:	6879      	ldr	r1, [r7, #4]
 800b566:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800b568:	440b      	add	r3, r1
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	3301      	adds	r3, #1
 800b56e:	2b00      	cmp	r3, #0
 800b570:	dd07      	ble.n	800b582 <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	7e9b      	ldrb	r3, [r3, #26]
 800b576:	f043 0302 	orr.w	r3, r3, #2
 800b57a:	b2da      	uxtb	r2, r3
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	769a      	strb	r2, [r3, #26]
    }
  }
}
 800b580:	e7ff      	b.n	800b582 <tcp_receive+0xfce>
 800b582:	bf00      	nop
 800b584:	3734      	adds	r7, #52	; 0x34
 800b586:	46bd      	mov	sp, r7
 800b588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b58a:	bf00      	nop
 800b58c:	24004060 	.word	0x24004060
 800b590:	24004040 	.word	0x24004040
 800b594:	2400406a 	.word	0x2400406a
 800b598:	08012218 	.word	0x08012218
 800b59c:	080124e4 	.word	0x080124e4
 800b5a0:	0801225c 	.word	0x0801225c

0800b5a4 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b083      	sub	sp, #12
 800b5a8:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 800b5aa:	4b18      	ldr	r3, [pc, #96]	; (800b60c <tcp_getoptbyte+0x68>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d005      	beq.n	800b5be <tcp_getoptbyte+0x1a>
 800b5b2:	4b17      	ldr	r3, [pc, #92]	; (800b610 <tcp_getoptbyte+0x6c>)
 800b5b4:	881a      	ldrh	r2, [r3, #0]
 800b5b6:	4b17      	ldr	r3, [pc, #92]	; (800b614 <tcp_getoptbyte+0x70>)
 800b5b8:	881b      	ldrh	r3, [r3, #0]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d20e      	bcs.n	800b5dc <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 800b5be:	4b16      	ldr	r3, [pc, #88]	; (800b618 <tcp_getoptbyte+0x74>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	3314      	adds	r3, #20
 800b5c4:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 800b5c6:	4b12      	ldr	r3, [pc, #72]	; (800b610 <tcp_getoptbyte+0x6c>)
 800b5c8:	881b      	ldrh	r3, [r3, #0]
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	b291      	uxth	r1, r2
 800b5ce:	4a10      	ldr	r2, [pc, #64]	; (800b610 <tcp_getoptbyte+0x6c>)
 800b5d0:	8011      	strh	r1, [r2, #0]
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	4413      	add	r3, r2
 800b5d8:	781b      	ldrb	r3, [r3, #0]
 800b5da:	e010      	b.n	800b5fe <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 800b5dc:	4b0c      	ldr	r3, [pc, #48]	; (800b610 <tcp_getoptbyte+0x6c>)
 800b5de:	881b      	ldrh	r3, [r3, #0]
 800b5e0:	1c5a      	adds	r2, r3, #1
 800b5e2:	b291      	uxth	r1, r2
 800b5e4:	4a0a      	ldr	r2, [pc, #40]	; (800b610 <tcp_getoptbyte+0x6c>)
 800b5e6:	8011      	strh	r1, [r2, #0]
 800b5e8:	b2da      	uxtb	r2, r3
 800b5ea:	4b0a      	ldr	r3, [pc, #40]	; (800b614 <tcp_getoptbyte+0x70>)
 800b5ec:	881b      	ldrh	r3, [r3, #0]
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	1ad3      	subs	r3, r2, r3
 800b5f2:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 800b5f4:	4b05      	ldr	r3, [pc, #20]	; (800b60c <tcp_getoptbyte+0x68>)
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	79fb      	ldrb	r3, [r7, #7]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	370c      	adds	r7, #12
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	24004058 	.word	0x24004058
 800b610:	2400405c 	.word	0x2400405c
 800b614:	24004056 	.word	0x24004056
 800b618:	24004050 	.word	0x24004050

0800b61c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800b624:	4b2d      	ldr	r3, [pc, #180]	; (800b6dc <tcp_parseopt+0xc0>)
 800b626:	881b      	ldrh	r3, [r3, #0]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d054      	beq.n	800b6d6 <tcp_parseopt+0xba>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b62c:	4b2c      	ldr	r3, [pc, #176]	; (800b6e0 <tcp_parseopt+0xc4>)
 800b62e:	2200      	movs	r2, #0
 800b630:	801a      	strh	r2, [r3, #0]
 800b632:	e044      	b.n	800b6be <tcp_parseopt+0xa2>
      u8_t opt = tcp_getoptbyte();
 800b634:	f7ff ffb6 	bl	800b5a4 <tcp_getoptbyte>
 800b638:	4603      	mov	r3, r0
 800b63a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800b63c:	7bfb      	ldrb	r3, [r7, #15]
 800b63e:	2b01      	cmp	r3, #1
 800b640:	d03d      	beq.n	800b6be <tcp_parseopt+0xa2>
 800b642:	2b02      	cmp	r3, #2
 800b644:	d002      	beq.n	800b64c <tcp_parseopt+0x30>
 800b646:	2b00      	cmp	r3, #0
 800b648:	d040      	beq.n	800b6cc <tcp_parseopt+0xb0>
 800b64a:	e027      	b.n	800b69c <tcp_parseopt+0x80>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800b64c:	f7ff ffaa 	bl	800b5a4 <tcp_getoptbyte>
 800b650:	4603      	mov	r3, r0
 800b652:	2b04      	cmp	r3, #4
 800b654:	d13c      	bne.n	800b6d0 <tcp_parseopt+0xb4>
 800b656:	4b22      	ldr	r3, [pc, #136]	; (800b6e0 <tcp_parseopt+0xc4>)
 800b658:	881b      	ldrh	r3, [r3, #0]
 800b65a:	3302      	adds	r3, #2
 800b65c:	4a1f      	ldr	r2, [pc, #124]	; (800b6dc <tcp_parseopt+0xc0>)
 800b65e:	8812      	ldrh	r2, [r2, #0]
 800b660:	4293      	cmp	r3, r2
 800b662:	dc35      	bgt.n	800b6d0 <tcp_parseopt+0xb4>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 800b664:	f7ff ff9e 	bl	800b5a4 <tcp_getoptbyte>
 800b668:	4603      	mov	r3, r0
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	021b      	lsls	r3, r3, #8
 800b66e:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 800b670:	f7ff ff98 	bl	800b5a4 <tcp_getoptbyte>
 800b674:	4603      	mov	r3, r0
 800b676:	b29a      	uxth	r2, r3
 800b678:	89bb      	ldrh	r3, [r7, #12]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800b67e:	89bb      	ldrh	r3, [r7, #12]
 800b680:	f240 52b4 	movw	r2, #1460	; 0x5b4
 800b684:	4293      	cmp	r3, r2
 800b686:	d804      	bhi.n	800b692 <tcp_parseopt+0x76>
 800b688:	89bb      	ldrh	r3, [r7, #12]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <tcp_parseopt+0x76>
 800b68e:	89ba      	ldrh	r2, [r7, #12]
 800b690:	e001      	b.n	800b696 <tcp_parseopt+0x7a>
 800b692:	f240 52b4 	movw	r2, #1460	; 0x5b4
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 800b69a:	e010      	b.n	800b6be <tcp_parseopt+0xa2>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 800b69c:	f7ff ff82 	bl	800b5a4 <tcp_getoptbyte>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 800b6a4:	7afb      	ldrb	r3, [r7, #11]
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d914      	bls.n	800b6d4 <tcp_parseopt+0xb8>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 800b6aa:	7afb      	ldrb	r3, [r7, #11]
 800b6ac:	b29a      	uxth	r2, r3
 800b6ae:	4b0c      	ldr	r3, [pc, #48]	; (800b6e0 <tcp_parseopt+0xc4>)
 800b6b0:	881b      	ldrh	r3, [r3, #0]
 800b6b2:	4413      	add	r3, r2
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	3b02      	subs	r3, #2
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	4b09      	ldr	r3, [pc, #36]	; (800b6e0 <tcp_parseopt+0xc4>)
 800b6bc:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b6be:	4b08      	ldr	r3, [pc, #32]	; (800b6e0 <tcp_parseopt+0xc4>)
 800b6c0:	881a      	ldrh	r2, [r3, #0]
 800b6c2:	4b06      	ldr	r3, [pc, #24]	; (800b6dc <tcp_parseopt+0xc0>)
 800b6c4:	881b      	ldrh	r3, [r3, #0]
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	d3b4      	bcc.n	800b634 <tcp_parseopt+0x18>
 800b6ca:	e004      	b.n	800b6d6 <tcp_parseopt+0xba>
        return;
 800b6cc:	bf00      	nop
 800b6ce:	e002      	b.n	800b6d6 <tcp_parseopt+0xba>
          return;
 800b6d0:	bf00      	nop
 800b6d2:	e000      	b.n	800b6d6 <tcp_parseopt+0xba>
          return;
 800b6d4:	bf00      	nop
      }
    }
  }
}
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	24004054 	.word	0x24004054
 800b6e0:	2400405c 	.word	0x2400405c

0800b6e4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800b6e8:	4b05      	ldr	r3, [pc, #20]	; (800b700 <tcp_trigger_input_pcb_close+0x1c>)
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	f043 0310 	orr.w	r3, r3, #16
 800b6f0:	b2da      	uxtb	r2, r3
 800b6f2:	4b03      	ldr	r3, [pc, #12]	; (800b700 <tcp_trigger_input_pcb_close+0x1c>)
 800b6f4:	701a      	strb	r2, [r3, #0]
}
 800b6f6:	bf00      	nop
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr
 800b700:	2400406d 	.word	0x2400406d

0800b704 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b086      	sub	sp, #24
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60f8      	str	r0, [r7, #12]
 800b70c:	607b      	str	r3, [r7, #4]
 800b70e:	460b      	mov	r3, r1
 800b710:	817b      	strh	r3, [r7, #10]
 800b712:	4613      	mov	r3, r2
 800b714:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800b716:	897a      	ldrh	r2, [r7, #10]
 800b718:	893b      	ldrh	r3, [r7, #8]
 800b71a:	4413      	add	r3, r2
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	3314      	adds	r3, #20
 800b720:	b29b      	uxth	r3, r3
 800b722:	2200      	movs	r2, #0
 800b724:	4619      	mov	r1, r3
 800b726:	2001      	movs	r0, #1
 800b728:	f7fb fe1a 	bl	8007360 <pbuf_alloc>
 800b72c:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d057      	beq.n	800b7e4 <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	895b      	ldrh	r3, [r3, #10]
 800b738:	461a      	mov	r2, r3
 800b73a:	897b      	ldrh	r3, [r7, #10]
 800b73c:	3314      	adds	r3, #20
 800b73e:	429a      	cmp	r2, r3
 800b740:	da05      	bge.n	800b74e <tcp_output_alloc_header+0x4a>
 800b742:	4b2b      	ldr	r3, [pc, #172]	; (800b7f0 <tcp_output_alloc_header+0xec>)
 800b744:	2273      	movs	r2, #115	; 0x73
 800b746:	492b      	ldr	r1, [pc, #172]	; (800b7f4 <tcp_output_alloc_header+0xf0>)
 800b748:	482b      	ldr	r0, [pc, #172]	; (800b7f8 <tcp_output_alloc_header+0xf4>)
 800b74a:	f004 ff81 	bl	8010650 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	8adb      	ldrh	r3, [r3, #22]
 800b758:	4618      	mov	r0, r3
 800b75a:	f7fa ff37 	bl	80065cc <lwip_htons>
 800b75e:	4603      	mov	r3, r0
 800b760:	461a      	mov	r2, r3
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	8b1b      	ldrh	r3, [r3, #24]
 800b76a:	4618      	mov	r0, r3
 800b76c:	f7fa ff2e 	bl	80065cc <lwip_htons>
 800b770:	4603      	mov	r3, r0
 800b772:	461a      	mov	r2, r3
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b782:	4618      	mov	r0, r3
 800b784:	f7fa ff30 	bl	80065e8 <lwip_htonl>
 800b788:	4602      	mov	r2, r0
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 800b78e:	897b      	ldrh	r3, [r7, #10]
 800b790:	089b      	lsrs	r3, r3, #2
 800b792:	b29b      	uxth	r3, r3
 800b794:	3305      	adds	r3, #5
 800b796:	b29b      	uxth	r3, r3
 800b798:	031b      	lsls	r3, r3, #12
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	f043 0310 	orr.w	r3, r3, #16
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f7fa ff12 	bl	80065cc <lwip_htons>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f7fa ff09 	bl	80065cc <lwip_htons>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	461a      	mov	r2, r3
 800b7be:	693b      	ldr	r3, [r7, #16]
 800b7c0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	741a      	strb	r2, [r3, #16]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	749a      	strb	r2, [r3, #18]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800b7de:	441a      	add	r2, r3
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 800b7e4:	697b      	ldr	r3, [r7, #20]
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	080125a0 	.word	0x080125a0
 800b7f4:	080125d4 	.word	0x080125d4
 800b7f8:	08012604 	.word	0x08012604

0800b7fc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800b7fc:	b590      	push	{r4, r7, lr}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d02d      	beq.n	800b868 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b810:	60fb      	str	r3, [r7, #12]
 800b812:	e002      	b.n	800b81a <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1f8      	bne.n	800b814 <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	899b      	ldrh	r3, [r3, #12]
 800b828:	b29b      	uxth	r3, r3
 800b82a:	4618      	mov	r0, r3
 800b82c:	f7fa fece 	bl	80065cc <lwip_htons>
 800b830:	4603      	mov	r3, r0
 800b832:	f003 0307 	and.w	r3, r3, #7
 800b836:	2b00      	cmp	r3, #0
 800b838:	d116      	bne.n	800b868 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	68db      	ldr	r3, [r3, #12]
 800b83e:	899b      	ldrh	r3, [r3, #12]
 800b840:	b29c      	uxth	r4, r3
 800b842:	2001      	movs	r0, #1
 800b844:	f7fa fec2 	bl	80065cc <lwip_htons>
 800b848:	4603      	mov	r3, r0
 800b84a:	461a      	mov	r2, r3
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	4322      	orrs	r2, r4
 800b852:	b292      	uxth	r2, r2
 800b854:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	7e9b      	ldrb	r3, [r3, #26]
 800b85a:	f043 0320 	orr.w	r3, r3, #32
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 800b864:	2300      	movs	r3, #0
 800b866:	e004      	b.n	800b872 <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800b868:	2101      	movs	r1, #1
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 f88e 	bl	800b98c <tcp_enqueue_flags>
 800b870:	4603      	mov	r3, r0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3714      	adds	r7, #20
 800b876:	46bd      	mov	sp, r7
 800b878:	bd90      	pop	{r4, r7, pc}
	...

0800b87c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 800b87c:	b590      	push	{r4, r7, lr}
 800b87e:	b087      	sub	sp, #28
 800b880:	af00      	add	r7, sp, #0
 800b882:	60f8      	str	r0, [r7, #12]
 800b884:	60b9      	str	r1, [r7, #8]
 800b886:	603b      	str	r3, [r7, #0]
 800b888:	4613      	mov	r3, r2
 800b88a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800b88c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b890:	009b      	lsls	r3, r3, #2
 800b892:	b2db      	uxtb	r3, r3
 800b894:	f003 0304 	and.w	r3, r3, #4
 800b898:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800b89a:	2003      	movs	r0, #3
 800b89c:	f7fb faa2 	bl	8006de4 <memp_malloc>
 800b8a0:	6138      	str	r0, [r7, #16]
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d104      	bne.n	800b8b2 <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800b8a8:	68b8      	ldr	r0, [r7, #8]
 800b8aa:	f7fc f8cb 	bl	8007a44 <pbuf_free>
    return NULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	e061      	b.n	800b976 <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800b8b8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	68ba      	ldr	r2, [r7, #8]
 800b8c4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	891a      	ldrh	r2, [r3, #8]
 800b8ca:	7dfb      	ldrb	r3, [r7, #23]
 800b8cc:	b29b      	uxth	r3, r3
 800b8ce:	429a      	cmp	r2, r3
 800b8d0:	d205      	bcs.n	800b8de <tcp_create_segment+0x62>
 800b8d2:	4b2b      	ldr	r3, [pc, #172]	; (800b980 <tcp_create_segment+0x104>)
 800b8d4:	22ba      	movs	r2, #186	; 0xba
 800b8d6:	492b      	ldr	r1, [pc, #172]	; (800b984 <tcp_create_segment+0x108>)
 800b8d8:	482b      	ldr	r0, [pc, #172]	; (800b988 <tcp_create_segment+0x10c>)
 800b8da:	f004 feb9 	bl	8010650 <iprintf>
  seg->len = p->tot_len - optlen;
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	891a      	ldrh	r2, [r3, #8]
 800b8e2:	7dfb      	ldrb	r3, [r7, #23]
 800b8e4:	b29b      	uxth	r3, r3
 800b8e6:	1ad3      	subs	r3, r2, r3
 800b8e8:	b29a      	uxth	r2, r3
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 800b8ee:	2114      	movs	r1, #20
 800b8f0:	68b8      	ldr	r0, [r7, #8]
 800b8f2:	f7fc f883 	bl	80079fc <pbuf_header>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d004      	beq.n	800b906 <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800b8fc:	6938      	ldr	r0, [r7, #16]
 800b8fe:	f7fd f9f9 	bl	8008cf4 <tcp_seg_free>
    return NULL;
 800b902:	2300      	movs	r3, #0
 800b904:	e037      	b.n	800b976 <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	685a      	ldr	r2, [r3, #4]
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	8ada      	ldrh	r2, [r3, #22]
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	68dc      	ldr	r4, [r3, #12]
 800b918:	4610      	mov	r0, r2
 800b91a:	f7fa fe57 	bl	80065cc <lwip_htons>
 800b91e:	4603      	mov	r3, r0
 800b920:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	8b1a      	ldrh	r2, [r3, #24]
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	68dc      	ldr	r4, [r3, #12]
 800b92a:	4610      	mov	r0, r2
 800b92c:	f7fa fe4e 	bl	80065cc <lwip_htons>
 800b930:	4603      	mov	r3, r0
 800b932:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	68dc      	ldr	r4, [r3, #12]
 800b938:	6838      	ldr	r0, [r7, #0]
 800b93a:	f7fa fe55 	bl	80065e8 <lwip_htonl>
 800b93e:	4603      	mov	r3, r0
 800b940:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800b942:	7dfb      	ldrb	r3, [r7, #23]
 800b944:	089b      	lsrs	r3, r3, #2
 800b946:	b2db      	uxtb	r3, r3
 800b948:	b29b      	uxth	r3, r3
 800b94a:	3305      	adds	r3, #5
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	031b      	lsls	r3, r3, #12
 800b950:	b29a      	uxth	r2, r3
 800b952:	79fb      	ldrb	r3, [r7, #7]
 800b954:	b29b      	uxth	r3, r3
 800b956:	4313      	orrs	r3, r2
 800b958:	b29a      	uxth	r2, r3
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	68dc      	ldr	r4, [r3, #12]
 800b95e:	4610      	mov	r0, r2
 800b960:	f7fa fe34 	bl	80065cc <lwip_htons>
 800b964:	4603      	mov	r3, r0
 800b966:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	68db      	ldr	r3, [r3, #12]
 800b96c:	2200      	movs	r2, #0
 800b96e:	749a      	strb	r2, [r3, #18]
 800b970:	2200      	movs	r2, #0
 800b972:	74da      	strb	r2, [r3, #19]
  return seg;
 800b974:	693b      	ldr	r3, [r7, #16]
}
 800b976:	4618      	mov	r0, r3
 800b978:	371c      	adds	r7, #28
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd90      	pop	{r4, r7, pc}
 800b97e:	bf00      	nop
 800b980:	080125a0 	.word	0x080125a0
 800b984:	0801262c 	.word	0x0801262c
 800b988:	08012604 	.word	0x08012604

0800b98c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b08a      	sub	sp, #40	; 0x28
 800b990:	af02      	add	r7, sp, #8
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	460b      	mov	r3, r1
 800b996:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800b99c:	2300      	movs	r3, #0
 800b99e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800b9a0:	78fb      	ldrb	r3, [r7, #3]
 800b9a2:	f003 0303 	and.w	r3, r3, #3
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d106      	bne.n	800b9b8 <tcp_enqueue_flags+0x2c>
 800b9aa:	4b6f      	ldr	r3, [pc, #444]	; (800bb68 <tcp_enqueue_flags+0x1dc>)
 800b9ac:	f240 321b 	movw	r2, #795	; 0x31b
 800b9b0:	496e      	ldr	r1, [pc, #440]	; (800bb6c <tcp_enqueue_flags+0x1e0>)
 800b9b2:	486f      	ldr	r0, [pc, #444]	; (800bb70 <tcp_enqueue_flags+0x1e4>)
 800b9b4:	f004 fe4c 	bl	8010650 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b9be:	2b08      	cmp	r3, #8
 800b9c0:	d806      	bhi.n	800b9d0 <tcp_enqueue_flags+0x44>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b9c8:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d90e      	bls.n	800b9ee <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 800b9d0:	78fb      	ldrb	r3, [r7, #3]
 800b9d2:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d109      	bne.n	800b9ee <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	7e9b      	ldrb	r3, [r3, #26]
 800b9de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b9e2:	b2da      	uxtb	r2, r3
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 800b9e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ec:	e0b7      	b.n	800bb5e <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 800b9ee:	78fb      	ldrb	r3, [r7, #3]
 800b9f0:	f003 0302 	and.w	r3, r3, #2
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d001      	beq.n	800b9fc <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800b9fc:	7ffb      	ldrb	r3, [r7, #31]
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	f003 0304 	and.w	r3, r3, #4
 800ba06:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ba08:	7dfb      	ldrb	r3, [r7, #23]
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	4619      	mov	r1, r3
 800ba10:	2000      	movs	r0, #0
 800ba12:	f7fb fca5 	bl	8007360 <pbuf_alloc>
 800ba16:	6138      	str	r0, [r7, #16]
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d109      	bne.n	800ba32 <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	7e9b      	ldrb	r3, [r3, #26]
 800ba22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ba26:	b2da      	uxtb	r2, r3
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800ba2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ba30:	e095      	b.n	800bb5e <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	895a      	ldrh	r2, [r3, #10]
 800ba36:	7dfb      	ldrb	r3, [r7, #23]
 800ba38:	b29b      	uxth	r3, r3
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d206      	bcs.n	800ba4c <tcp_enqueue_flags+0xc0>
 800ba3e:	4b4a      	ldr	r3, [pc, #296]	; (800bb68 <tcp_enqueue_flags+0x1dc>)
 800ba40:	f240 3241 	movw	r2, #833	; 0x341
 800ba44:	494b      	ldr	r1, [pc, #300]	; (800bb74 <tcp_enqueue_flags+0x1e8>)
 800ba46:	484a      	ldr	r0, [pc, #296]	; (800bb70 <tcp_enqueue_flags+0x1e4>)
 800ba48:	f004 fe02 	bl	8010650 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800ba50:	78fa      	ldrb	r2, [r7, #3]
 800ba52:	7ffb      	ldrb	r3, [r7, #31]
 800ba54:	9300      	str	r3, [sp, #0]
 800ba56:	460b      	mov	r3, r1
 800ba58:	6939      	ldr	r1, [r7, #16]
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f7ff ff0e 	bl	800b87c <tcp_create_segment>
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d109      	bne.n	800ba7c <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	7e9b      	ldrb	r3, [r3, #26]
 800ba6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ba70:	b2da      	uxtb	r2, r3
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800ba76:	f04f 33ff 	mov.w	r3, #4294967295
 800ba7a:	e070      	b.n	800bb5e <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	68db      	ldr	r3, [r3, #12]
 800ba80:	f003 0303 	and.w	r3, r3, #3
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d006      	beq.n	800ba96 <tcp_enqueue_flags+0x10a>
 800ba88:	4b37      	ldr	r3, [pc, #220]	; (800bb68 <tcp_enqueue_flags+0x1dc>)
 800ba8a:	f240 3249 	movw	r2, #841	; 0x349
 800ba8e:	493a      	ldr	r1, [pc, #232]	; (800bb78 <tcp_enqueue_flags+0x1ec>)
 800ba90:	4837      	ldr	r0, [pc, #220]	; (800bb70 <tcp_enqueue_flags+0x1e4>)
 800ba92:	f004 fddd 	bl	8010650 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	891b      	ldrh	r3, [r3, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d006      	beq.n	800baac <tcp_enqueue_flags+0x120>
 800ba9e:	4b32      	ldr	r3, [pc, #200]	; (800bb68 <tcp_enqueue_flags+0x1dc>)
 800baa0:	f240 324a 	movw	r2, #842	; 0x34a
 800baa4:	4935      	ldr	r1, [pc, #212]	; (800bb7c <tcp_enqueue_flags+0x1f0>)
 800baa6:	4832      	ldr	r0, [pc, #200]	; (800bb70 <tcp_enqueue_flags+0x1e4>)
 800baa8:	f004 fdd2 	bl	8010650 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d103      	bne.n	800babc <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	68fa      	ldr	r2, [r7, #12]
 800bab8:	669a      	str	r2, [r3, #104]	; 0x68
 800baba:	e00d      	b.n	800bad8 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bac0:	61bb      	str	r3, [r7, #24]
 800bac2:	e002      	b.n	800baca <tcp_enqueue_flags+0x13e>
 800bac4:	69bb      	ldr	r3, [r7, #24]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	61bb      	str	r3, [r7, #24]
 800baca:	69bb      	ldr	r3, [r7, #24]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1f8      	bne.n	800bac4 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	68fa      	ldr	r2, [r7, #12]
 800bad6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800bae0:	78fb      	ldrb	r3, [r7, #3]
 800bae2:	f003 0302 	and.w	r3, r3, #2
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d104      	bne.n	800baf4 <tcp_enqueue_flags+0x168>
 800baea:	78fb      	ldrb	r3, [r7, #3]
 800baec:	f003 0301 	and.w	r3, r3, #1
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d004      	beq.n	800bafe <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800baf8:	1c5a      	adds	r2, r3, #1
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800bafe:	78fb      	ldrb	r3, [r7, #3]
 800bb00:	f003 0301 	and.w	r3, r3, #1
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d006      	beq.n	800bb16 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	7e9b      	ldrb	r3, [r3, #26]
 800bb0c:	f043 0320 	orr.w	r3, r3, #32
 800bb10:	b2da      	uxtb	r2, r3
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7fc f82c 	bl	8007b78 <pbuf_clen>
 800bb20:	4603      	mov	r3, r0
 800bb22:	461a      	mov	r2, r3
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bb2a:	4413      	add	r3, r2
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d00e      	beq.n	800bb5c <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d10a      	bne.n	800bb5c <tcp_enqueue_flags+0x1d0>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d106      	bne.n	800bb5c <tcp_enqueue_flags+0x1d0>
 800bb4e:	4b06      	ldr	r3, [pc, #24]	; (800bb68 <tcp_enqueue_flags+0x1dc>)
 800bb50:	f240 326d 	movw	r2, #877	; 0x36d
 800bb54:	490a      	ldr	r1, [pc, #40]	; (800bb80 <tcp_enqueue_flags+0x1f4>)
 800bb56:	4806      	ldr	r0, [pc, #24]	; (800bb70 <tcp_enqueue_flags+0x1e4>)
 800bb58:	f004 fd7a 	bl	8010650 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800bb5c:	2300      	movs	r3, #0
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3720      	adds	r7, #32
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	bf00      	nop
 800bb68:	080125a0 	.word	0x080125a0
 800bb6c:	080128a4 	.word	0x080128a4
 800bb70:	08012604 	.word	0x08012604
 800bb74:	080128fc 	.word	0x080128fc
 800bb78:	08012938 	.word	0x08012938
 800bb7c:	08012950 	.word	0x08012950
 800bb80:	0801297c 	.word	0x0801297c

0800bb84 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800bb84:	b590      	push	{r4, r7, lr}
 800bb86:	b08b      	sub	sp, #44	; 0x2c
 800bb88:	af04      	add	r7, sp, #16
 800bb8a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800bb90:	7dbb      	ldrb	r3, [r7, #22]
 800bb92:	b29c      	uxth	r4, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb98:	4618      	mov	r0, r3
 800bb9a:	f7fa fd25 	bl	80065e8 <lwip_htonl>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2200      	movs	r2, #0
 800bba2:	4621      	mov	r1, r4
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f7ff fdad 	bl	800b704 <tcp_output_alloc_header>
 800bbaa:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800bbac:	693b      	ldr	r3, [r7, #16]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d109      	bne.n	800bbc6 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	7e9b      	ldrb	r3, [r3, #26]
 800bbb6:	f043 0303 	orr.w	r3, r3, #3
 800bbba:	b2da      	uxtb	r2, r3
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800bbc0:	f06f 0301 	mvn.w	r3, #1
 800bbc4:	e036      	b.n	800bc34 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	3304      	adds	r3, #4
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f002 f8b0 	bl	800dd30 <ip4_route>
 800bbd0:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d102      	bne.n	800bbde <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 800bbd8:	23fc      	movs	r3, #252	; 0xfc
 800bbda:	75fb      	strb	r3, [r7, #23]
 800bbdc:	e012      	b.n	800bc04 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 800bbde:	6879      	ldr	r1, [r7, #4]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	1d18      	adds	r0, r3, #4
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	7a9c      	ldrb	r4, [r3, #10]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	7a5b      	ldrb	r3, [r3, #9]
 800bbec:	68fa      	ldr	r2, [r7, #12]
 800bbee:	9202      	str	r2, [sp, #8]
 800bbf0:	2206      	movs	r2, #6
 800bbf2:	9201      	str	r2, [sp, #4]
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	4623      	mov	r3, r4
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	6938      	ldr	r0, [r7, #16]
 800bbfc:	f002 fa40 	bl	800e080 <ip4_output_if>
 800bc00:	4603      	mov	r3, r0
 800bc02:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800bc04:	6938      	ldr	r0, [r7, #16]
 800bc06:	f7fb ff1d 	bl	8007a44 <pbuf_free>

  if (err != ERR_OK) {
 800bc0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d007      	beq.n	800bc22 <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	7e9b      	ldrb	r3, [r3, #26]
 800bc16:	f043 0303 	orr.w	r3, r3, #3
 800bc1a:	b2da      	uxtb	r2, r3
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	769a      	strb	r2, [r3, #26]
 800bc20:	e006      	b.n	800bc30 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	7e9b      	ldrb	r3, [r3, #26]
 800bc26:	f023 0303 	bic.w	r3, r3, #3
 800bc2a:	b2da      	uxtb	r2, r3
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	769a      	strb	r2, [r3, #26]
  }

  return err;
 800bc30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	371c      	adds	r7, #28
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd90      	pop	{r4, r7, pc}

0800bc3c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800bc3c:	b5b0      	push	{r4, r5, r7, lr}
 800bc3e:	b08a      	sub	sp, #40	; 0x28
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	7d1b      	ldrb	r3, [r3, #20]
 800bc48:	2b01      	cmp	r3, #1
 800bc4a:	d106      	bne.n	800bc5a <tcp_output+0x1e>
 800bc4c:	4b9b      	ldr	r3, [pc, #620]	; (800bebc <tcp_output+0x280>)
 800bc4e:	f240 32ed 	movw	r2, #1005	; 0x3ed
 800bc52:	499b      	ldr	r1, [pc, #620]	; (800bec0 <tcp_output+0x284>)
 800bc54:	489b      	ldr	r0, [pc, #620]	; (800bec4 <tcp_output+0x288>)
 800bc56:	f004 fcfb 	bl	8010650 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800bc5a:	4b9b      	ldr	r3, [pc, #620]	; (800bec8 <tcp_output+0x28c>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d101      	bne.n	800bc68 <tcp_output+0x2c>
    return ERR_OK;
 800bc64:	2300      	movs	r3, #0
 800bc66:	e1cf      	b.n	800c008 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d203      	bcs.n	800bc80 <tcp_output+0x44>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bc7e:	e002      	b.n	800bc86 <tcp_output+0x4a>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800bc86:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bc8c:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	7e9b      	ldrb	r3, [r3, #26]
 800bc92:	f003 0302 	and.w	r3, r3, #2
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d017      	beq.n	800bcca <tcp_output+0x8e>
 800bc9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d00f      	beq.n	800bcc0 <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 800bca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bca2:	68db      	ldr	r3, [r3, #12]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	4618      	mov	r0, r3
 800bca8:	f7fa fc9e 	bl	80065e8 <lwip_htonl>
 800bcac:	4602      	mov	r2, r0
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcb2:	1ad3      	subs	r3, r2, r3
 800bcb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcb6:	8912      	ldrh	r2, [r2, #8]
 800bcb8:	4413      	add	r3, r2
     (seg == NULL ||
 800bcba:	69ba      	ldr	r2, [r7, #24]
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d204      	bcs.n	800bcca <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f7ff ff5f 	bl	800bb84 <tcp_send_empty_ack>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	e19e      	b.n	800c008 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcce:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800bcd0:	6a3b      	ldr	r3, [r7, #32]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d007      	beq.n	800bce6 <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 800bcd6:	e002      	b.n	800bcde <tcp_output+0xa2>
 800bcd8:	6a3b      	ldr	r3, [r7, #32]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	623b      	str	r3, [r7, #32]
 800bcde:	6a3b      	ldr	r3, [r7, #32]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1f8      	bne.n	800bcd8 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	3304      	adds	r3, #4
 800bcea:	4618      	mov	r0, r3
 800bcec:	f002 f820 	bl	800dd30 <ip4_route>
 800bcf0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d102      	bne.n	800bcfe <tcp_output+0xc2>
    return ERR_RTE;
 800bcf8:	f06f 0303 	mvn.w	r3, #3
 800bcfc:	e184      	b.n	800c008 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d003      	beq.n	800bd0c <tcp_output+0xd0>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d111      	bne.n	800bd30 <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d002      	beq.n	800bd18 <tcp_output+0xdc>
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	3304      	adds	r3, #4
 800bd16:	e000      	b.n	800bd1a <tcp_output+0xde>
 800bd18:	2300      	movs	r3, #0
 800bd1a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800bd1c:	693b      	ldr	r3, [r7, #16]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d102      	bne.n	800bd28 <tcp_output+0xec>
      return ERR_RTE;
 800bd22:	f06f 0303 	mvn.w	r3, #3
 800bd26:	e16f      	b.n	800c008 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 800bd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 813e 	beq.w	800bfb4 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800bd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f7fa fc52 	bl	80065e8 <lwip_htonl>
 800bd44:	4602      	mov	r2, r0
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd4e:	8912      	ldrh	r2, [r2, #8]
 800bd50:	4413      	add	r3, r2
  if (seg != NULL &&
 800bd52:	69ba      	ldr	r2, [r7, #24]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	f080 812d 	bcs.w	800bfb4 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800bd5a:	69bb      	ldr	r3, [r7, #24]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f000 8129 	beq.w	800bfb4 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bd68:	461a      	mov	r2, r3
 800bd6a:	69bb      	ldr	r3, [r7, #24]
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	f040 8121 	bne.w	800bfb4 <tcp_output+0x378>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f040 811c 	bne.w	800bfb4 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f040 812b 	bne.w	800bfde <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2201      	movs	r2, #1
 800bd94:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 800bd98:	e121      	b.n	800bfde <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	899b      	ldrh	r3, [r3, #12]
 800bda0:	b29b      	uxth	r3, r3
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7fa fc12 	bl	80065cc <lwip_htons>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	f003 0304 	and.w	r3, r3, #4
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d006      	beq.n	800bdc0 <tcp_output+0x184>
 800bdb2:	4b42      	ldr	r3, [pc, #264]	; (800bebc <tcp_output+0x280>)
 800bdb4:	f240 4246 	movw	r2, #1094	; 0x446
 800bdb8:	4944      	ldr	r1, [pc, #272]	; (800becc <tcp_output+0x290>)
 800bdba:	4842      	ldr	r0, [pc, #264]	; (800bec4 <tcp_output+0x288>)
 800bdbc:	f004 fc48 	bl	8010650 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d01f      	beq.n	800be08 <tcp_output+0x1cc>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	7e9b      	ldrb	r3, [r3, #26]
 800bdcc:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d119      	bne.n	800be08 <tcp_output+0x1cc>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00b      	beq.n	800bdf4 <tcp_output+0x1b8>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d110      	bne.n	800be08 <tcp_output+0x1cc>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bdea:	891a      	ldrh	r2, [r3, #8]
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	d209      	bcs.n	800be08 <tcp_output+0x1cc>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d004      	beq.n	800be08 <tcp_output+0x1cc>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800be04:	2b08      	cmp	r3, #8
 800be06:	d901      	bls.n	800be0c <tcp_output+0x1d0>
 800be08:	2301      	movs	r3, #1
 800be0a:	e000      	b.n	800be0e <tcp_output+0x1d2>
 800be0c:	2300      	movs	r3, #0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d106      	bne.n	800be20 <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	7e9b      	ldrb	r3, [r3, #26]
 800be16:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	f000 80e1 	beq.w	800bfe2 <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	7d1b      	ldrb	r3, [r3, #20]
 800be24:	2b02      	cmp	r3, #2
 800be26:	d00d      	beq.n	800be44 <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800be28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be2a:	68db      	ldr	r3, [r3, #12]
 800be2c:	899b      	ldrh	r3, [r3, #12]
 800be2e:	b29c      	uxth	r4, r3
 800be30:	2010      	movs	r0, #16
 800be32:	f7fa fbcb 	bl	80065cc <lwip_htons>
 800be36:	4603      	mov	r3, r0
 800be38:	461a      	mov	r2, r3
 800be3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	4322      	orrs	r2, r4
 800be40:	b292      	uxth	r2, r2
 800be42:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 800be44:	697a      	ldr	r2, [r7, #20]
 800be46:	6879      	ldr	r1, [r7, #4]
 800be48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800be4a:	f000 f8e1 	bl	800c010 <tcp_output_segment>
 800be4e:	4603      	mov	r3, r0
 800be50:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800be52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d009      	beq.n	800be6e <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	7e9b      	ldrb	r3, [r3, #26]
 800be5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800be62:	b2da      	uxtb	r2, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	769a      	strb	r2, [r3, #26]
      return err;
 800be68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be6c:	e0cc      	b.n	800c008 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 800be6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	7d1b      	ldrb	r3, [r3, #20]
 800be7a:	2b02      	cmp	r3, #2
 800be7c:	d006      	beq.n	800be8c <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	7e9b      	ldrb	r3, [r3, #26]
 800be82:	f023 0303 	bic.w	r3, r3, #3
 800be86:	b2da      	uxtb	r2, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800be8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	4618      	mov	r0, r3
 800be94:	f7fa fba8 	bl	80065e8 <lwip_htonl>
 800be98:	4604      	mov	r4, r0
 800be9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be9c:	891b      	ldrh	r3, [r3, #8]
 800be9e:	461d      	mov	r5, r3
 800bea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	899b      	ldrh	r3, [r3, #12]
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	4618      	mov	r0, r3
 800beaa:	f7fa fb8f 	bl	80065cc <lwip_htons>
 800beae:	4603      	mov	r3, r0
 800beb0:	f003 0303 	and.w	r3, r3, #3
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00b      	beq.n	800bed0 <tcp_output+0x294>
 800beb8:	2301      	movs	r3, #1
 800beba:	e00a      	b.n	800bed2 <tcp_output+0x296>
 800bebc:	080125a0 	.word	0x080125a0
 800bec0:	080129a4 	.word	0x080129a4
 800bec4:	08012604 	.word	0x08012604
 800bec8:	2400ace8 	.word	0x2400ace8
 800becc:	080129cc 	.word	0x080129cc
 800bed0:	2300      	movs	r3, #0
 800bed2:	442b      	add	r3, r5
 800bed4:	4423      	add	r3, r4
 800bed6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	1ad3      	subs	r3, r2, r3
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	da02      	bge.n	800beea <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	68ba      	ldr	r2, [r7, #8]
 800bee8:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800beea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beec:	891b      	ldrh	r3, [r3, #8]
 800beee:	461c      	mov	r4, r3
 800bef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef2:	68db      	ldr	r3, [r3, #12]
 800bef4:	899b      	ldrh	r3, [r3, #12]
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	4618      	mov	r0, r3
 800befa:	f7fa fb67 	bl	80065cc <lwip_htons>
 800befe:	4603      	mov	r3, r0
 800bf00:	f003 0303 	and.w	r3, r3, #3
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d001      	beq.n	800bf0c <tcp_output+0x2d0>
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e000      	b.n	800bf0e <tcp_output+0x2d2>
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4423      	add	r3, r4
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d049      	beq.n	800bfa8 <tcp_output+0x36c>
      seg->next = NULL;
 800bf14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf16:	2200      	movs	r2, #0
 800bf18:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d105      	bne.n	800bf2e <tcp_output+0x2f2>
        pcb->unacked = seg;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf26:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 800bf28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf2a:	623b      	str	r3, [r7, #32]
 800bf2c:	e03f      	b.n	800bfae <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800bf2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7fa fb57 	bl	80065e8 <lwip_htonl>
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	6a3b      	ldr	r3, [r7, #32]
 800bf3e:	68db      	ldr	r3, [r3, #12]
 800bf40:	685b      	ldr	r3, [r3, #4]
 800bf42:	4618      	mov	r0, r3
 800bf44:	f7fa fb50 	bl	80065e8 <lwip_htonl>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	1ae3      	subs	r3, r4, r3
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	da24      	bge.n	800bf9a <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	336c      	adds	r3, #108	; 0x6c
 800bf54:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800bf56:	e002      	b.n	800bf5e <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800bf5e:	69fb      	ldr	r3, [r7, #28]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d011      	beq.n	800bf8a <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800bf66:	69fb      	ldr	r3, [r7, #28]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7fa fb3a 	bl	80065e8 <lwip_htonl>
 800bf74:	4604      	mov	r4, r0
 800bf76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf78:	68db      	ldr	r3, [r3, #12]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7fa fb33 	bl	80065e8 <lwip_htonl>
 800bf82:	4603      	mov	r3, r0
 800bf84:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	dbe6      	blt.n	800bf58 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 800bf8a:	69fb      	ldr	r3, [r7, #28]
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf90:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800bf92:	69fb      	ldr	r3, [r7, #28]
 800bf94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf96:	601a      	str	r2, [r3, #0]
 800bf98:	e009      	b.n	800bfae <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800bf9a:	6a3b      	ldr	r3, [r7, #32]
 800bf9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf9e:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800bfa0:	6a3b      	ldr	r3, [r7, #32]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	623b      	str	r3, [r7, #32]
 800bfa6:	e002      	b.n	800bfae <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800bfa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bfaa:	f7fc fea3 	bl	8008cf4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bfb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 800bfb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d015      	beq.n	800bfe6 <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800bfba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfbc:	68db      	ldr	r3, [r3, #12]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7fa fb11 	bl	80065e8 <lwip_htonl>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfcc:	1ad3      	subs	r3, r2, r3
 800bfce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfd0:	8912      	ldrh	r2, [r2, #8]
 800bfd2:	4413      	add	r3, r2
  while (seg != NULL &&
 800bfd4:	69ba      	ldr	r2, [r7, #24]
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	f4bf aedf 	bcs.w	800bd9a <tcp_output+0x15e>
  }
output_done:
 800bfdc:	e003      	b.n	800bfe6 <tcp_output+0x3aa>
    goto output_done;
 800bfde:	bf00      	nop
 800bfe0:	e002      	b.n	800bfe8 <tcp_output+0x3ac>
      break;
 800bfe2:	bf00      	nop
 800bfe4:	e000      	b.n	800bfe8 <tcp_output+0x3ac>
output_done:
 800bfe6:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d103      	bne.n	800bff8 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	7e9b      	ldrb	r3, [r3, #26]
 800bffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c000:	b2da      	uxtb	r2, r3
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 800c006:	2300      	movs	r3, #0
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3728      	adds	r7, #40	; 0x28
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bdb0      	pop	{r4, r5, r7, pc}

0800c010 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800c010:	b5b0      	push	{r4, r5, r7, lr}
 800c012:	b08c      	sub	sp, #48	; 0x30
 800c014:	af04      	add	r7, sp, #16
 800c016:	60f8      	str	r0, [r7, #12]
 800c018:	60b9      	str	r1, [r7, #8]
 800c01a:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	685b      	ldr	r3, [r3, #4]
 800c020:	89db      	ldrh	r3, [r3, #14]
 800c022:	2b01      	cmp	r3, #1
 800c024:	d001      	beq.n	800c02a <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 800c026:	2300      	movs	r3, #0
 800c028:	e08b      	b.n	800c142 <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	68dc      	ldr	r4, [r3, #12]
 800c032:	4610      	mov	r0, r2
 800c034:	f7fa fad8 	bl	80065e8 <lwip_htonl>
 800c038:	4603      	mov	r3, r0
 800c03a:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	68dc      	ldr	r4, [r3, #12]
 800c044:	4610      	mov	r0, r2
 800c046:	f7fa fac1 	bl	80065cc <lwip_htons>
 800c04a:	4603      	mov	r3, r0
 800c04c:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c052:	68ba      	ldr	r2, [r7, #8]
 800c054:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800c056:	441a      	add	r2, r3
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	68db      	ldr	r3, [r3, #12]
 800c060:	3314      	adds	r3, #20
 800c062:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	7a9b      	ldrb	r3, [r3, #10]
 800c068:	f003 0301 	and.w	r3, r3, #1
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d014      	beq.n	800c09a <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	3304      	adds	r3, #4
 800c074:	4619      	mov	r1, r3
 800c076:	f240 50b4 	movw	r0, #1460	; 0x5b4
 800c07a:	f7fd f8a5 	bl	80091c8 <tcp_eff_send_mss_impl>
 800c07e:	4603      	mov	r3, r0
 800c080:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800c082:	8b7b      	ldrh	r3, [r7, #26]
 800c084:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fa faad 	bl	80065e8 <lwip_htonl>
 800c08e:	4602      	mov	r2, r0
 800c090:	69fb      	ldr	r3, [r7, #28]
 800c092:	601a      	str	r2, [r3, #0]
    opts += 1;
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	3304      	adds	r3, #4
 800c098:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	da02      	bge.n	800c0aa <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d10c      	bne.n	800c0cc <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 800c0b2:	4b26      	ldr	r3, [pc, #152]	; (800c14c <tcp_output_segment+0x13c>)
 800c0b4:	681a      	ldr	r2, [r3, #0]
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	68db      	ldr	r3, [r3, #12]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7fa fa91 	bl	80065e8 <lwip_htonl>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	1ad3      	subs	r3, r2, r3
 800c0da:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	8959      	ldrh	r1, [r3, #10]
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	8b3a      	ldrh	r2, [r7, #24]
 800c0e8:	1a8a      	subs	r2, r1, r2
 800c0ea:	b292      	uxth	r2, r2
 800c0ec:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	685b      	ldr	r3, [r3, #4]
 800c0f2:	8919      	ldrh	r1, [r3, #8]
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	8b3a      	ldrh	r2, [r7, #24]
 800c0fa:	1a8a      	subs	r2, r1, r2
 800c0fc:	b292      	uxth	r2, r2
 800c0fe:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	685b      	ldr	r3, [r3, #4]
 800c104:	68fa      	ldr	r2, [r7, #12]
 800c106:	68d2      	ldr	r2, [r2, #12]
 800c108:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	68db      	ldr	r3, [r3, #12]
 800c10e:	2200      	movs	r2, #0
 800c110:	741a      	strb	r2, [r3, #16]
 800c112:	2200      	movs	r2, #0
 800c114:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	6858      	ldr	r0, [r3, #4]
 800c11a:	68b9      	ldr	r1, [r7, #8]
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	1d1c      	adds	r4, r3, #4
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	7a9d      	ldrb	r5, [r3, #10]
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	7a5b      	ldrb	r3, [r3, #9]
 800c128:	687a      	ldr	r2, [r7, #4]
 800c12a:	9202      	str	r2, [sp, #8]
 800c12c:	2206      	movs	r2, #6
 800c12e:	9201      	str	r2, [sp, #4]
 800c130:	9300      	str	r3, [sp, #0]
 800c132:	462b      	mov	r3, r5
 800c134:	4622      	mov	r2, r4
 800c136:	f001 ffa3 	bl	800e080 <ip4_output_if>
 800c13a:	4603      	mov	r3, r0
 800c13c:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 800c13e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c142:	4618      	mov	r0, r3
 800c144:	3720      	adds	r7, #32
 800c146:	46bd      	mov	sp, r7
 800c148:	bdb0      	pop	{r4, r5, r7, pc}
 800c14a:	bf00      	nop
 800c14c:	2400acd8 	.word	0x2400acd8

0800c150 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b08c      	sub	sp, #48	; 0x30
 800c154:	af04      	add	r7, sp, #16
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	607a      	str	r2, [r7, #4]
 800c15c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800c15e:	2200      	movs	r2, #0
 800c160:	2114      	movs	r1, #20
 800c162:	2001      	movs	r0, #1
 800c164:	f7fb f8fc 	bl	8007360 <pbuf_alloc>
 800c168:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d05b      	beq.n	800c228 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	895b      	ldrh	r3, [r3, #10]
 800c174:	2b13      	cmp	r3, #19
 800c176:	d806      	bhi.n	800c186 <tcp_rst+0x36>
 800c178:	4b2d      	ldr	r3, [pc, #180]	; (800c230 <tcp_rst+0xe0>)
 800c17a:	f240 524d 	movw	r2, #1357	; 0x54d
 800c17e:	492d      	ldr	r1, [pc, #180]	; (800c234 <tcp_rst+0xe4>)
 800c180:	482d      	ldr	r0, [pc, #180]	; (800c238 <tcp_rst+0xe8>)
 800c182:	f004 fa65 	bl	8010650 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 800c186:	69fb      	ldr	r3, [r7, #28]
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 800c18c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c18e:	4618      	mov	r0, r3
 800c190:	f7fa fa1c 	bl	80065cc <lwip_htons>
 800c194:	4603      	mov	r3, r0
 800c196:	461a      	mov	r2, r3
 800c198:	69bb      	ldr	r3, [r7, #24]
 800c19a:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 800c19c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f7fa fa14 	bl	80065cc <lwip_htons>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	69bb      	ldr	r3, [r7, #24]
 800c1aa:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 800c1ac:	68f8      	ldr	r0, [r7, #12]
 800c1ae:	f7fa fa1b 	bl	80065e8 <lwip_htonl>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	69bb      	ldr	r3, [r7, #24]
 800c1b6:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 800c1b8:	68b8      	ldr	r0, [r7, #8]
 800c1ba:	f7fa fa15 	bl	80065e8 <lwip_htonl>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800c1c4:	f245 0014 	movw	r0, #20500	; 0x5014
 800c1c8:	f7fa fa00 	bl	80065cc <lwip_htons>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	69bb      	ldr	r3, [r7, #24]
 800c1d2:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800c1d4:	69bb      	ldr	r3, [r7, #24]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	f042 0216 	orr.w	r2, r2, #22
 800c1dc:	739a      	strb	r2, [r3, #14]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f062 022f 	orn	r2, r2, #47	; 0x2f
 800c1e4:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 800c1e6:	69bb      	ldr	r3, [r7, #24]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	741a      	strb	r2, [r3, #16]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 800c1f0:	69bb      	ldr	r3, [r7, #24]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	749a      	strb	r2, [r3, #18]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 800c1fa:	6838      	ldr	r0, [r7, #0]
 800c1fc:	f001 fd98 	bl	800dd30 <ip4_route>
 800c200:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00b      	beq.n	800c220 <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	9302      	str	r3, [sp, #8]
 800c20c:	2306      	movs	r3, #6
 800c20e:	9301      	str	r3, [sp, #4]
 800c210:	2300      	movs	r3, #0
 800c212:	9300      	str	r3, [sp, #0]
 800c214:	23ff      	movs	r3, #255	; 0xff
 800c216:	683a      	ldr	r2, [r7, #0]
 800c218:	6879      	ldr	r1, [r7, #4]
 800c21a:	69f8      	ldr	r0, [r7, #28]
 800c21c:	f001 ff30 	bl	800e080 <ip4_output_if>
  }
  pbuf_free(p);
 800c220:	69f8      	ldr	r0, [r7, #28]
 800c222:	f7fb fc0f 	bl	8007a44 <pbuf_free>
 800c226:	e000      	b.n	800c22a <tcp_rst+0xda>
    return;
 800c228:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800c22a:	3720      	adds	r7, #32
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	080125a0 	.word	0x080125a0
 800c234:	080125d4 	.word	0x080125d4
 800c238:	08012604 	.word	0x08012604

0800c23c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b084      	sub	sp, #16
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d029      	beq.n	800c2a0 <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c250:	60fb      	str	r3, [r7, #12]
 800c252:	e002      	b.n	800c25a <tcp_rexmit_rto+0x1e>
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	60fb      	str	r3, [r7, #12]
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d1f8      	bne.n	800c254 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c27e:	2bff      	cmp	r3, #255	; 0xff
 800c280:	d007      	beq.n	800c292 <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c288:	3301      	adds	r3, #1
 800c28a:	b2da      	uxtb	r2, r3
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f7ff fccf 	bl	800bc3c <tcp_output>
 800c29e:	e000      	b.n	800c2a2 <tcp_rexmit_rto+0x66>
    return;
 800c2a0:	bf00      	nop
}
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 800c2a8:	b590      	push	{r4, r7, lr}
 800c2aa:	b085      	sub	sp, #20
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d043      	beq.n	800c340 <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2bc:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	3368      	adds	r3, #104	; 0x68
 800c2ca:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800c2cc:	e002      	b.n	800c2d4 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d011      	beq.n	800c300 <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	68db      	ldr	r3, [r3, #12]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7fa f97f 	bl	80065e8 <lwip_htonl>
 800c2ea:	4604      	mov	r4, r0
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7fa f978 	bl	80065e8 <lwip_htonl>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	dbe6      	blt.n	800c2ce <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681a      	ldr	r2, [r3, #0]
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	68ba      	ldr	r2, [r7, #8]
 800c30c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d103      	bne.n	800c31e <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2200      	movs	r2, #0
 800c31a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c324:	2bff      	cmp	r3, #255	; 0xff
 800c326:	d007      	beq.n	800c338 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c32e:	3301      	adds	r3, #1
 800c330:	b2da      	uxtb	r2, r3
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2200      	movs	r2, #0
 800c33c:	635a      	str	r2, [r3, #52]	; 0x34
 800c33e:	e000      	b.n	800c342 <tcp_rexmit+0x9a>
    return;
 800c340:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 800c342:	3714      	adds	r7, #20
 800c344:	46bd      	mov	sp, r7
 800c346:	bd90      	pop	{r4, r7, pc}

0800c348 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b082      	sub	sp, #8
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c354:	2b00      	cmp	r3, #0
 800c356:	d04c      	beq.n	800c3f2 <tcp_rexmit_fast+0xaa>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	7e9b      	ldrb	r3, [r3, #26]
 800c35c:	f003 0304 	and.w	r3, r3, #4
 800c360:	2b00      	cmp	r3, #0
 800c362:	d146      	bne.n	800c3f2 <tcp_rexmit_fast+0xaa>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 800c364:	6878      	ldr	r0, [r7, #4]
 800c366:	f7ff ff9f 	bl	800c2a8 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c376:	429a      	cmp	r2, r3
 800c378:	d208      	bcs.n	800c38c <tcp_rexmit_fast+0x44>
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800c380:	2b00      	cmp	r3, #0
 800c382:	da00      	bge.n	800c386 <tcp_rexmit_fast+0x3e>
 800c384:	3301      	adds	r3, #1
 800c386:	105b      	asrs	r3, r3, #1
 800c388:	b29b      	uxth	r3, r3
 800c38a:	e007      	b.n	800c39c <tcp_rexmit_fast+0x54>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c392:	2b00      	cmp	r3, #0
 800c394:	da00      	bge.n	800c398 <tcp_rexmit_fast+0x50>
 800c396:	3301      	adds	r3, #1
 800c398:	105b      	asrs	r3, r3, #1
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	687a      	ldr	r2, [r7, #4]
 800c39e:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800c3ae:	005b      	lsls	r3, r3, #1
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d206      	bcs.n	800c3c2 <tcp_rexmit_fast+0x7a>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800c3b8:	005b      	lsls	r3, r3, #1
 800c3ba:	b29a      	uxth	r2, r3
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	0049      	lsls	r1, r1, #1
 800c3d0:	440b      	add	r3, r1
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	4413      	add	r3, r2
 800c3d6:	b29a      	uxth	r2, r3
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	7e9b      	ldrb	r3, [r3, #26]
 800c3e2:	f043 0304 	orr.w	r3, r3, #4
 800c3e6:	b2da      	uxtb	r2, r3
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 800c3f2:	bf00      	nop
 800c3f4:	3708      	adds	r7, #8
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}

0800c3fa <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800c3fa:	b580      	push	{r7, lr}
 800c3fc:	b08a      	sub	sp, #40	; 0x28
 800c3fe:	af04      	add	r7, sp, #16
 800c400:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c406:	3b01      	subs	r3, #1
 800c408:	4618      	mov	r0, r3
 800c40a:	f7fa f8ed 	bl	80065e8 <lwip_htonl>
 800c40e:	4603      	mov	r3, r0
 800c410:	2200      	movs	r2, #0
 800c412:	2100      	movs	r1, #0
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f7ff f975 	bl	800b704 <tcp_output_alloc_header>
 800c41a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d102      	bne.n	800c428 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800c422:	f04f 33ff 	mov.w	r3, #4294967295
 800c426:	e021      	b.n	800c46c <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	3304      	adds	r3, #4
 800c42c:	4618      	mov	r0, r3
 800c42e:	f001 fc7f 	bl	800dd30 <ip4_route>
 800c432:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <tcp_keepalive+0x46>
    err = ERR_RTE;
 800c43a:	23fc      	movs	r3, #252	; 0xfc
 800c43c:	75fb      	strb	r3, [r7, #23]
 800c43e:	e010      	b.n	800c462 <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 800c440:	6879      	ldr	r1, [r7, #4]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	1d1a      	adds	r2, r3, #4
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	7a98      	ldrb	r0, [r3, #10]
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	9302      	str	r3, [sp, #8]
 800c44e:	2306      	movs	r3, #6
 800c450:	9301      	str	r3, [sp, #4]
 800c452:	2300      	movs	r3, #0
 800c454:	9300      	str	r3, [sp, #0]
 800c456:	4603      	mov	r3, r0
 800c458:	6938      	ldr	r0, [r7, #16]
 800c45a:	f001 fe11 	bl	800e080 <ip4_output_if>
 800c45e:	4603      	mov	r3, r0
 800c460:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800c462:	6938      	ldr	r0, [r7, #16]
 800c464:	f7fb faee 	bl	8007a44 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800c468:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3718      	adds	r7, #24
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800c474:	b590      	push	{r4, r7, lr}
 800c476:	b08f      	sub	sp, #60	; 0x3c
 800c478:	af04      	add	r7, sp, #16
 800c47a:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c480:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 800c482:	6a3b      	ldr	r3, [r7, #32]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d102      	bne.n	800c48e <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c48c:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 800c48e:	6a3b      	ldr	r3, [r7, #32]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d101      	bne.n	800c498 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	e085      	b.n	800c5a4 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800c498:	6a3b      	ldr	r3, [r7, #32]
 800c49a:	68db      	ldr	r3, [r3, #12]
 800c49c:	899b      	ldrh	r3, [r3, #12]
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f7fa f893 	bl	80065cc <lwip_htons>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	f003 0301 	and.w	r3, r3, #1
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d005      	beq.n	800c4bc <tcp_zero_window_probe+0x48>
 800c4b0:	6a3b      	ldr	r3, [r7, #32]
 800c4b2:	891b      	ldrh	r3, [r3, #8]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d101      	bne.n	800c4bc <tcp_zero_window_probe+0x48>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e000      	b.n	800c4be <tcp_zero_window_probe+0x4a>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800c4c0:	7ffb      	ldrb	r3, [r7, #31]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	bf0c      	ite	eq
 800c4c6:	2301      	moveq	r3, #1
 800c4c8:	2300      	movne	r3, #0
 800c4ca:	b2db      	uxtb	r3, r3
 800c4cc:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800c4ce:	6a3b      	ldr	r3, [r7, #32]
 800c4d0:	68db      	ldr	r3, [r3, #12]
 800c4d2:	685b      	ldr	r3, [r3, #4]
 800c4d4:	8bba      	ldrh	r2, [r7, #28]
 800c4d6:	2100      	movs	r1, #0
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f7ff f913 	bl	800b704 <tcp_output_alloc_header>
 800c4de:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800c4e0:	69bb      	ldr	r3, [r7, #24]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d102      	bne.n	800c4ec <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800c4e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ea:	e05b      	b.n	800c5a4 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800c4ec:	69bb      	ldr	r3, [r7, #24]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800c4f2:	7ffb      	ldrb	r3, [r7, #31]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00e      	beq.n	800c516 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	899b      	ldrh	r3, [r3, #12]
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c502:	b29c      	uxth	r4, r3
 800c504:	2011      	movs	r0, #17
 800c506:	f7fa f861 	bl	80065cc <lwip_htons>
 800c50a:	4603      	mov	r3, r0
 800c50c:	4323      	orrs	r3, r4
 800c50e:	b29a      	uxth	r2, r3
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	819a      	strh	r2, [r3, #12]
 800c514:	e010      	b.n	800c538 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800c516:	69bb      	ldr	r3, [r7, #24]
 800c518:	685b      	ldr	r3, [r3, #4]
 800c51a:	3314      	adds	r3, #20
 800c51c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800c51e:	6a3b      	ldr	r3, [r7, #32]
 800c520:	6858      	ldr	r0, [r3, #4]
 800c522:	6a3b      	ldr	r3, [r7, #32]
 800c524:	685b      	ldr	r3, [r3, #4]
 800c526:	891a      	ldrh	r2, [r3, #8]
 800c528:	6a3b      	ldr	r3, [r7, #32]
 800c52a:	891b      	ldrh	r3, [r3, #8]
 800c52c:	1ad3      	subs	r3, r2, r3
 800c52e:	b29b      	uxth	r3, r3
 800c530:	2201      	movs	r2, #1
 800c532:	6939      	ldr	r1, [r7, #16]
 800c534:	f7fb fc82 	bl	8007e3c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800c538:	6a3b      	ldr	r3, [r7, #32]
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	4618      	mov	r0, r3
 800c540:	f7fa f852 	bl	80065e8 <lwip_htonl>
 800c544:	4603      	mov	r3, r0
 800c546:	3301      	adds	r3, #1
 800c548:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	1ad3      	subs	r3, r2, r3
 800c552:	2b00      	cmp	r3, #0
 800c554:	da02      	bge.n	800c55c <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	68fa      	ldr	r2, [r7, #12]
 800c55a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	3304      	adds	r3, #4
 800c560:	4618      	mov	r0, r3
 800c562:	f001 fbe5 	bl	800dd30 <ip4_route>
 800c566:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d103      	bne.n	800c576 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 800c56e:	23fc      	movs	r3, #252	; 0xfc
 800c570:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c574:	e011      	b.n	800c59a <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800c576:	6879      	ldr	r1, [r7, #4]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	1d1a      	adds	r2, r3, #4
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	7a98      	ldrb	r0, [r3, #10]
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	9302      	str	r3, [sp, #8]
 800c584:	2306      	movs	r3, #6
 800c586:	9301      	str	r3, [sp, #4]
 800c588:	2300      	movs	r3, #0
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	4603      	mov	r3, r0
 800c58e:	69b8      	ldr	r0, [r7, #24]
 800c590:	f001 fd76 	bl	800e080 <ip4_output_if>
 800c594:	4603      	mov	r3, r0
 800c596:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 800c59a:	69b8      	ldr	r0, [r7, #24]
 800c59c:	f7fb fa52 	bl	8007a44 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800c5a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	372c      	adds	r7, #44	; 0x2c
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd90      	pop	{r4, r7, pc}

0800c5ac <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b082      	sub	sp, #8
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800c5b4:	f7fb fcc4 	bl	8007f40 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800c5b8:	4b0a      	ldr	r3, [pc, #40]	; (800c5e4 <tcpip_tcp_timer+0x38>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d103      	bne.n	800c5c8 <tcpip_tcp_timer+0x1c>
 800c5c0:	4b09      	ldr	r3, [pc, #36]	; (800c5e8 <tcpip_tcp_timer+0x3c>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d005      	beq.n	800c5d4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	4908      	ldr	r1, [pc, #32]	; (800c5ec <tcpip_tcp_timer+0x40>)
 800c5cc:	20fa      	movs	r0, #250	; 0xfa
 800c5ce:	f000 f86f 	bl	800c6b0 <sys_timeout>
 800c5d2:	e002      	b.n	800c5da <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800c5d4:	4b06      	ldr	r3, [pc, #24]	; (800c5f0 <tcpip_tcp_timer+0x44>)
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	601a      	str	r2, [r3, #0]
  }
}
 800c5da:	bf00      	nop
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	2400acd4 	.word	0x2400acd4
 800c5e8:	2400ace4 	.word	0x2400ace4
 800c5ec:	0800c5ad 	.word	0x0800c5ad
 800c5f0:	2400407c 	.word	0x2400407c

0800c5f4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800c5f8:	4b0a      	ldr	r3, [pc, #40]	; (800c624 <tcp_timer_needed+0x30>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d10f      	bne.n	800c620 <tcp_timer_needed+0x2c>
 800c600:	4b09      	ldr	r3, [pc, #36]	; (800c628 <tcp_timer_needed+0x34>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d103      	bne.n	800c610 <tcp_timer_needed+0x1c>
 800c608:	4b08      	ldr	r3, [pc, #32]	; (800c62c <tcp_timer_needed+0x38>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d007      	beq.n	800c620 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800c610:	4b04      	ldr	r3, [pc, #16]	; (800c624 <tcp_timer_needed+0x30>)
 800c612:	2201      	movs	r2, #1
 800c614:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800c616:	2200      	movs	r2, #0
 800c618:	4905      	ldr	r1, [pc, #20]	; (800c630 <tcp_timer_needed+0x3c>)
 800c61a:	20fa      	movs	r0, #250	; 0xfa
 800c61c:	f000 f848 	bl	800c6b0 <sys_timeout>
  }
}
 800c620:	bf00      	nop
 800c622:	bd80      	pop	{r7, pc}
 800c624:	2400407c 	.word	0x2400407c
 800c628:	2400acd4 	.word	0x2400acd4
 800c62c:	2400ace4 	.word	0x2400ace4
 800c630:	0800c5ad 	.word	0x0800c5ad

0800c634 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b084      	sub	sp, #16
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	685b      	ldr	r3, [r3, #4]
 800c644:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	687a      	ldr	r2, [r7, #4]
 800c64c:	4903      	ldr	r1, [pc, #12]	; (800c65c <cyclic_timer+0x28>)
 800c64e:	4618      	mov	r0, r3
 800c650:	f000 f82e 	bl	800c6b0 <sys_timeout>
}
 800c654:	bf00      	nop
 800c656:	3710      	adds	r7, #16
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}
 800c65c:	0800c635 	.word	0x0800c635

0800c660 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b082      	sub	sp, #8
 800c664:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c666:	2301      	movs	r3, #1
 800c668:	607b      	str	r3, [r7, #4]
 800c66a:	e00e      	b.n	800c68a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800c66c:	4a0d      	ldr	r2, [pc, #52]	; (800c6a4 <sys_timeouts_init+0x44>)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	00db      	lsls	r3, r3, #3
 800c678:	4a0a      	ldr	r2, [pc, #40]	; (800c6a4 <sys_timeouts_init+0x44>)
 800c67a:	4413      	add	r3, r2
 800c67c:	461a      	mov	r2, r3
 800c67e:	490a      	ldr	r1, [pc, #40]	; (800c6a8 <sys_timeouts_init+0x48>)
 800c680:	f000 f816 	bl	800c6b0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	3301      	adds	r3, #1
 800c688:	607b      	str	r3, [r7, #4]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d9ed      	bls.n	800c66c <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800c690:	f003 f9d8 	bl	800fa44 <sys_now>
 800c694:	4602      	mov	r2, r0
 800c696:	4b05      	ldr	r3, [pc, #20]	; (800c6ac <sys_timeouts_init+0x4c>)
 800c698:	601a      	str	r2, [r3, #0]
}
 800c69a:	bf00      	nop
 800c69c:	3708      	adds	r7, #8
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}
 800c6a2:	bf00      	nop
 800c6a4:	08013320 	.word	0x08013320
 800c6a8:	0800c635 	.word	0x0800c635
 800c6ac:	24004078 	.word	0x24004078

0800c6b0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b088      	sub	sp, #32
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800c6bc:	200a      	movs	r0, #10
 800c6be:	f7fa fb91 	bl	8006de4 <memp_malloc>
 800c6c2:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d10a      	bne.n	800c6e0 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	f040 8084 	bne.w	800c7da <sys_timeout+0x12a>
 800c6d2:	4b44      	ldr	r3, [pc, #272]	; (800c7e4 <sys_timeout+0x134>)
 800c6d4:	22d4      	movs	r2, #212	; 0xd4
 800c6d6:	4944      	ldr	r1, [pc, #272]	; (800c7e8 <sys_timeout+0x138>)
 800c6d8:	4844      	ldr	r0, [pc, #272]	; (800c7ec <sys_timeout+0x13c>)
 800c6da:	f003 ffb9 	bl	8010650 <iprintf>
    return;
 800c6de:	e07c      	b.n	800c7da <sys_timeout+0x12a>
  }

  now = sys_now();
 800c6e0:	f003 f9b0 	bl	800fa44 <sys_now>
 800c6e4:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800c6e6:	4b42      	ldr	r3, [pc, #264]	; (800c7f0 <sys_timeout+0x140>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d105      	bne.n	800c6fa <sys_timeout+0x4a>
    diff = 0;
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800c6f2:	4a40      	ldr	r2, [pc, #256]	; (800c7f4 <sys_timeout+0x144>)
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	6013      	str	r3, [r2, #0]
 800c6f8:	e004      	b.n	800c704 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800c6fa:	4b3e      	ldr	r3, [pc, #248]	; (800c7f4 <sys_timeout+0x144>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	693a      	ldr	r2, [r7, #16]
 800c700:	1ad3      	subs	r3, r2, r3
 800c702:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800c704:	697b      	ldr	r3, [r7, #20]
 800c706:	2200      	movs	r2, #0
 800c708:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	68ba      	ldr	r2, [r7, #8]
 800c70e:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800c716:	68fa      	ldr	r2, [r7, #12]
 800c718:	69bb      	ldr	r3, [r7, #24]
 800c71a:	441a      	add	r2, r3
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800c720:	4b33      	ldr	r3, [pc, #204]	; (800c7f0 <sys_timeout+0x140>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d103      	bne.n	800c730 <sys_timeout+0x80>
    next_timeout = timeout;
 800c728:	4a31      	ldr	r2, [pc, #196]	; (800c7f0 <sys_timeout+0x140>)
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	6013      	str	r3, [r2, #0]
    return;
 800c72e:	e055      	b.n	800c7dc <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800c730:	4b2f      	ldr	r3, [pc, #188]	; (800c7f0 <sys_timeout+0x140>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	68fa      	ldr	r2, [r7, #12]
 800c738:	429a      	cmp	r2, r3
 800c73a:	d20f      	bcs.n	800c75c <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800c73c:	4b2c      	ldr	r3, [pc, #176]	; (800c7f0 <sys_timeout+0x140>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6859      	ldr	r1, [r3, #4]
 800c742:	4b2b      	ldr	r3, [pc, #172]	; (800c7f0 <sys_timeout+0x140>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	68fa      	ldr	r2, [r7, #12]
 800c748:	1a8a      	subs	r2, r1, r2
 800c74a:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800c74c:	4b28      	ldr	r3, [pc, #160]	; (800c7f0 <sys_timeout+0x140>)
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800c754:	4a26      	ldr	r2, [pc, #152]	; (800c7f0 <sys_timeout+0x140>)
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	6013      	str	r3, [r2, #0]
 800c75a:	e03f      	b.n	800c7dc <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800c75c:	4b24      	ldr	r3, [pc, #144]	; (800c7f0 <sys_timeout+0x140>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	61fb      	str	r3, [r7, #28]
 800c762:	e036      	b.n	800c7d2 <sys_timeout+0x122>
      timeout->time -= t->time;
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	685a      	ldr	r2, [r3, #4]
 800c768:	69fb      	ldr	r3, [r7, #28]
 800c76a:	685b      	ldr	r3, [r3, #4]
 800c76c:	1ad2      	subs	r2, r2, r3
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800c772:	69fb      	ldr	r3, [r7, #28]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d006      	beq.n	800c788 <sys_timeout+0xd8>
 800c77a:	69fb      	ldr	r3, [r7, #28]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	685a      	ldr	r2, [r3, #4]
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	429a      	cmp	r2, r3
 800c786:	d921      	bls.n	800c7cc <sys_timeout+0x11c>
        if (t->next != NULL) {
 800c788:	69fb      	ldr	r3, [r7, #28]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d009      	beq.n	800c7a4 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	6859      	ldr	r1, [r3, #4]
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	685a      	ldr	r2, [r3, #4]
 800c79a:	69fb      	ldr	r3, [r7, #28]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	1a8a      	subs	r2, r1, r2
 800c7a0:	605a      	str	r2, [r3, #4]
 800c7a2:	e00b      	b.n	800c7bc <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	68fa      	ldr	r2, [r7, #12]
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d206      	bcs.n	800c7bc <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800c7ae:	4b10      	ldr	r3, [pc, #64]	; (800c7f0 <sys_timeout+0x140>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	685a      	ldr	r2, [r3, #4]
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	441a      	add	r2, r3
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800c7c4:	69fb      	ldr	r3, [r7, #28]
 800c7c6:	697a      	ldr	r2, [r7, #20]
 800c7c8:	601a      	str	r2, [r3, #0]
        break;
 800c7ca:	e007      	b.n	800c7dc <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800c7cc:	69fb      	ldr	r3, [r7, #28]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	61fb      	str	r3, [r7, #28]
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d1c5      	bne.n	800c764 <sys_timeout+0xb4>
 800c7d8:	e000      	b.n	800c7dc <sys_timeout+0x12c>
    return;
 800c7da:	bf00      	nop
      }
    }
  }
}
 800c7dc:	3720      	adds	r7, #32
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}
 800c7e2:	bf00      	nop
 800c7e4:	080129e4 	.word	0x080129e4
 800c7e8:	08012a18 	.word	0x08012a18
 800c7ec:	08012a58 	.word	0x08012a58
 800c7f0:	24004074 	.word	0x24004074
 800c7f4:	24004078 	.word	0x24004078

0800c7f8 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800c7fe:	4b24      	ldr	r3, [pc, #144]	; (800c890 <sys_check_timeouts+0x98>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d03f      	beq.n	800c886 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800c806:	f003 f91d 	bl	800fa44 <sys_now>
 800c80a:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800c80c:	4b21      	ldr	r3, [pc, #132]	; (800c894 <sys_check_timeouts+0x9c>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	68fa      	ldr	r2, [r7, #12]
 800c812:	1ad3      	subs	r3, r2, r3
 800c814:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 800c816:	2300      	movs	r3, #0
 800c818:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800c81a:	4b1d      	ldr	r3, [pc, #116]	; (800c890 <sys_check_timeouts+0x98>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d02c      	beq.n	800c880 <sys_check_timeouts+0x88>
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	697a      	ldr	r2, [r7, #20]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d327      	bcc.n	800c880 <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 800c830:	2301      	movs	r3, #1
 800c832:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	685a      	ldr	r2, [r3, #4]
 800c838:	4b16      	ldr	r3, [pc, #88]	; (800c894 <sys_check_timeouts+0x9c>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4413      	add	r3, r2
 800c83e:	4a15      	ldr	r2, [pc, #84]	; (800c894 <sys_check_timeouts+0x9c>)
 800c840:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	697a      	ldr	r2, [r7, #20]
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a0f      	ldr	r2, [pc, #60]	; (800c890 <sys_check_timeouts+0x98>)
 800c852:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	689b      	ldr	r3, [r3, #8]
 800c858:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	68db      	ldr	r3, [r3, #12]
 800c85e:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800c860:	68b9      	ldr	r1, [r7, #8]
 800c862:	200a      	movs	r0, #10
 800c864:	f7fa fb34 	bl	8006ed0 <memp_free>
        if (handler != NULL) {
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d008      	beq.n	800c880 <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 800c86e:	480a      	ldr	r0, [pc, #40]	; (800c898 <sys_check_timeouts+0xa0>)
 800c870:	f002 fc88 	bl	800f184 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6838      	ldr	r0, [r7, #0]
 800c878:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 800c87a:	4807      	ldr	r0, [pc, #28]	; (800c898 <sys_check_timeouts+0xa0>)
 800c87c:	f002 fc91 	bl	800f1a2 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800c880:	7cfb      	ldrb	r3, [r7, #19]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d1c7      	bne.n	800c816 <sys_check_timeouts+0x1e>
  }
}
 800c886:	bf00      	nop
 800c888:	3718      	adds	r7, #24
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	24004074 	.word	0x24004074
 800c894:	24004078 	.word	0x24004078
 800c898:	24004194 	.word	0x24004194

0800c89c <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 800c8a2:	4b0f      	ldr	r3, [pc, #60]	; (800c8e0 <sys_timeouts_sleeptime+0x44>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d102      	bne.n	800c8b0 <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 800c8aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c8ae:	e013      	b.n	800c8d8 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 800c8b0:	f003 f8c8 	bl	800fa44 <sys_now>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	4b0b      	ldr	r3, [pc, #44]	; (800c8e4 <sys_timeouts_sleeptime+0x48>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	1ad3      	subs	r3, r2, r3
 800c8bc:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 800c8be:	4b08      	ldr	r3, [pc, #32]	; (800c8e0 <sys_timeouts_sleeptime+0x44>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	687a      	ldr	r2, [r7, #4]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d901      	bls.n	800c8ce <sys_timeouts_sleeptime+0x32>
    return 0;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	e004      	b.n	800c8d8 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 800c8ce:	4b04      	ldr	r3, [pc, #16]	; (800c8e0 <sys_timeouts_sleeptime+0x44>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	685a      	ldr	r2, [r3, #4]
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	1ad3      	subs	r3, r2, r3
  }
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3708      	adds	r7, #8
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}
 800c8e0:	24004074 	.word	0x24004074
 800c8e4:	24004078 	.word	0x24004078

0800c8e8 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b084      	sub	sp, #16
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 800c8f2:	4b0f      	ldr	r3, [pc, #60]	; (800c930 <sys_timeouts_mbox_fetch+0x48>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d105      	bne.n	800c906 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	6839      	ldr	r1, [r7, #0]
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f002 fbc7 	bl	800f092 <sys_arch_mbox_fetch>
    return;
 800c904:	e011      	b.n	800c92a <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 800c906:	f7ff ffc9 	bl	800c89c <sys_timeouts_sleeptime>
 800c90a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d008      	beq.n	800c924 <sys_timeouts_mbox_fetch+0x3c>
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	6839      	ldr	r1, [r7, #0]
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f002 fbbb 	bl	800f092 <sys_arch_mbox_fetch>
 800c91c:	4603      	mov	r3, r0
 800c91e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c922:	d102      	bne.n	800c92a <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800c924:	f7ff ff68 	bl	800c7f8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800c928:	e7e3      	b.n	800c8f2 <sys_timeouts_mbox_fetch+0xa>
  }
}
 800c92a:	3710      	adds	r7, #16
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}
 800c930:	24004074 	.word	0x24004074

0800c934 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800c934:	b480      	push	{r7}
 800c936:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800c938:	bf00      	nop
 800c93a:	46bd      	mov	sp, r7
 800c93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c940:	4770      	bx	lr
	...

0800c944 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800c944:	b480      	push	{r7}
 800c946:	b085      	sub	sp, #20
 800c948:	af00      	add	r7, sp, #0
 800c94a:	60f8      	str	r0, [r7, #12]
 800c94c:	60b9      	str	r1, [r7, #8]
 800c94e:	4613      	mov	r3, r2
 800c950:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800c952:	79fb      	ldrb	r3, [r7, #7]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d018      	beq.n	800c98a <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d013      	beq.n	800c986 <udp_input_local_match+0x42>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d00f      	beq.n	800c986 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c966:	4b14      	ldr	r3, [pc, #80]	; (800c9b8 <udp_input_local_match+0x74>)
 800c968:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c96e:	d00a      	beq.n	800c986 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	4b10      	ldr	r3, [pc, #64]	; (800c9b8 <udp_input_local_match+0x74>)
 800c976:	695b      	ldr	r3, [r3, #20]
 800c978:	405a      	eors	r2, r3
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	3308      	adds	r3, #8
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c982:	2b00      	cmp	r3, #0
 800c984:	d110      	bne.n	800c9a8 <udp_input_local_match+0x64>
          return 1;
 800c986:	2301      	movs	r3, #1
 800c988:	e00f      	b.n	800c9aa <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d009      	beq.n	800c9a4 <udp_input_local_match+0x60>
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d005      	beq.n	800c9a4 <udp_input_local_match+0x60>
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	4b06      	ldr	r3, [pc, #24]	; (800c9b8 <udp_input_local_match+0x74>)
 800c99e:	695b      	ldr	r3, [r3, #20]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d101      	bne.n	800c9a8 <udp_input_local_match+0x64>
      return 1;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	e000      	b.n	800c9aa <udp_input_local_match+0x66>
    }
  }

  return 0;
 800c9a8:	2300      	movs	r3, #0
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3714      	adds	r7, #20
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b4:	4770      	bx	lr
 800c9b6:	bf00      	nop
 800c9b8:	24004198 	.word	0x24004198

0800c9bc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800c9bc:	b590      	push	{r4, r7, lr}
 800c9be:	b08d      	sub	sp, #52	; 0x34
 800c9c0:	af02      	add	r7, sp, #8
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	895b      	ldrh	r3, [r3, #10]
 800c9ce:	2b07      	cmp	r3, #7
 800c9d0:	d803      	bhi.n	800c9da <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f7fb f836 	bl	8007a44 <pbuf_free>
    goto end;
 800c9d8:	e0c6      	b.n	800cb68 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800c9e0:	4b63      	ldr	r3, [pc, #396]	; (800cb70 <udp_input+0x1b4>)
 800c9e2:	695a      	ldr	r2, [r3, #20]
 800c9e4:	4b62      	ldr	r3, [pc, #392]	; (800cb70 <udp_input+0x1b4>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	4610      	mov	r0, r2
 800c9ec:	f001 fc1a 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	881b      	ldrh	r3, [r3, #0]
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7f9 fde6 	bl	80065cc <lwip_htons>
 800ca00:	4603      	mov	r3, r0
 800ca02:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	885b      	ldrh	r3, [r3, #2]
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f7f9 fdde 	bl	80065cc <lwip_htons>
 800ca10:	4603      	mov	r3, r0
 800ca12:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800ca14:	2300      	movs	r3, #0
 800ca16:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca20:	4b54      	ldr	r3, [pc, #336]	; (800cb74 <udp_input+0x1b8>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	627b      	str	r3, [r7, #36]	; 0x24
 800ca26:	e03b      	b.n	800caa0 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800ca28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca2a:	8a5b      	ldrh	r3, [r3, #18]
 800ca2c:	89fa      	ldrh	r2, [r7, #14]
 800ca2e:	429a      	cmp	r2, r3
 800ca30:	d131      	bne.n	800ca96 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800ca32:	7cfb      	ldrb	r3, [r7, #19]
 800ca34:	461a      	mov	r2, r3
 800ca36:	6839      	ldr	r1, [r7, #0]
 800ca38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca3a:	f7ff ff83 	bl	800c944 <udp_input_local_match>
 800ca3e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d028      	beq.n	800ca96 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800ca44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca46:	7c1b      	ldrb	r3, [r3, #16]
 800ca48:	f003 0304 	and.w	r3, r3, #4
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d104      	bne.n	800ca5a <udp_input+0x9e>
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d101      	bne.n	800ca5a <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800ca56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca58:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800ca5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca5c:	8a9b      	ldrh	r3, [r3, #20]
 800ca5e:	8a3a      	ldrh	r2, [r7, #16]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d118      	bne.n	800ca96 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ca64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca66:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d005      	beq.n	800ca78 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800ca6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca6e:	685a      	ldr	r2, [r3, #4]
 800ca70:	4b3f      	ldr	r3, [pc, #252]	; (800cb70 <udp_input+0x1b4>)
 800ca72:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d10e      	bne.n	800ca96 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800ca78:	6a3b      	ldr	r3, [r7, #32]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d014      	beq.n	800caa8 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800ca7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca80:	68da      	ldr	r2, [r3, #12]
 800ca82:	6a3b      	ldr	r3, [r7, #32]
 800ca84:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800ca86:	4b3b      	ldr	r3, [pc, #236]	; (800cb74 <udp_input+0x1b8>)
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca8c:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800ca8e:	4a39      	ldr	r2, [pc, #228]	; (800cb74 <udp_input+0x1b8>)
 800ca90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca92:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800ca94:	e008      	b.n	800caa8 <udp_input+0xec>
      }
    }

    prev = pcb;
 800ca96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca98:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9c:	68db      	ldr	r3, [r3, #12]
 800ca9e:	627b      	str	r3, [r7, #36]	; 0x24
 800caa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d1c0      	bne.n	800ca28 <udp_input+0x6c>
 800caa6:	e000      	b.n	800caaa <udp_input+0xee>
        break;
 800caa8:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800caaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caac:	2b00      	cmp	r3, #0
 800caae:	d101      	bne.n	800cab4 <udp_input+0xf8>
    pcb = uncon_pcb;
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800cab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d002      	beq.n	800cac0 <udp_input+0x104>
    for_us = 1;
 800caba:	2301      	movs	r3, #1
 800cabc:	76fb      	strb	r3, [r7, #27]
 800cabe:	e00a      	b.n	800cad6 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	3304      	adds	r3, #4
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	4b2a      	ldr	r3, [pc, #168]	; (800cb70 <udp_input+0x1b4>)
 800cac8:	695b      	ldr	r3, [r3, #20]
 800caca:	429a      	cmp	r2, r3
 800cacc:	bf0c      	ite	eq
 800cace:	2301      	moveq	r3, #1
 800cad0:	2300      	movne	r3, #0
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800cad6:	7efb      	ldrb	r3, [r7, #27]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d042      	beq.n	800cb62 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800cadc:	f06f 0107 	mvn.w	r1, #7
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f7fa ff8b 	bl	80079fc <pbuf_header>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00a      	beq.n	800cb02 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800caec:	4b22      	ldr	r3, [pc, #136]	; (800cb78 <udp_input+0x1bc>)
 800caee:	f240 1255 	movw	r2, #341	; 0x155
 800caf2:	4922      	ldr	r1, [pc, #136]	; (800cb7c <udp_input+0x1c0>)
 800caf4:	4822      	ldr	r0, [pc, #136]	; (800cb80 <udp_input+0x1c4>)
 800caf6:	f003 fdab 	bl	8010650 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f7fa ffa2 	bl	8007a44 <pbuf_free>
      goto end;
 800cb00:	e032      	b.n	800cb68 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800cb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d012      	beq.n	800cb2e <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800cb08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb0a:	699b      	ldr	r3, [r3, #24]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d00a      	beq.n	800cb26 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800cb10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb12:	699c      	ldr	r4, [r3, #24]
 800cb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb16:	69d8      	ldr	r0, [r3, #28]
 800cb18:	8a3b      	ldrh	r3, [r7, #16]
 800cb1a:	9300      	str	r3, [sp, #0]
 800cb1c:	4b19      	ldr	r3, [pc, #100]	; (800cb84 <udp_input+0x1c8>)
 800cb1e:	687a      	ldr	r2, [r7, #4]
 800cb20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cb22:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800cb24:	e021      	b.n	800cb6a <udp_input+0x1ae>
        pbuf_free(p);
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f7fa ff8c 	bl	8007a44 <pbuf_free>
        goto end;
 800cb2c:	e01c      	b.n	800cb68 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800cb2e:	7cfb      	ldrb	r3, [r7, #19]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d112      	bne.n	800cb5a <udp_input+0x19e>
 800cb34:	4b0e      	ldr	r3, [pc, #56]	; (800cb70 <udp_input+0x1b4>)
 800cb36:	695b      	ldr	r3, [r3, #20]
 800cb38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cb3c:	2be0      	cmp	r3, #224	; 0xe0
 800cb3e:	d00c      	beq.n	800cb5a <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800cb40:	4b0b      	ldr	r3, [pc, #44]	; (800cb70 <udp_input+0x1b4>)
 800cb42:	899b      	ldrh	r3, [r3, #12]
 800cb44:	3308      	adds	r3, #8
 800cb46:	b29b      	uxth	r3, r3
 800cb48:	b21b      	sxth	r3, r3
 800cb4a:	4619      	mov	r1, r3
 800cb4c:	6878      	ldr	r0, [r7, #4]
 800cb4e:	f7fa ff67 	bl	8007a20 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800cb52:	2103      	movs	r1, #3
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f001 f863 	bl	800dc20 <icmp_dest_unreach>
      pbuf_free(p);
 800cb5a:	6878      	ldr	r0, [r7, #4]
 800cb5c:	f7fa ff72 	bl	8007a44 <pbuf_free>
  return;
 800cb60:	e003      	b.n	800cb6a <udp_input+0x1ae>
    pbuf_free(p);
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f7fa ff6e 	bl	8007a44 <pbuf_free>
  return;
 800cb68:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800cb6a:	372c      	adds	r7, #44	; 0x2c
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd90      	pop	{r4, r7, pc}
 800cb70:	24004198 	.word	0x24004198
 800cb74:	2400acec 	.word	0x2400acec
 800cb78:	08012a80 	.word	0x08012a80
 800cb7c:	08012ab0 	.word	0x08012ab0
 800cb80:	08012ac4 	.word	0x08012ac4
 800cb84:	240041a8 	.word	0x240041a8

0800cb88 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d01e      	beq.n	800cbd6 <udp_netif_ip_addr_changed+0x4e>
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d01a      	beq.n	800cbd6 <udp_netif_ip_addr_changed+0x4e>
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d017      	beq.n	800cbd6 <udp_netif_ip_addr_changed+0x4e>
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d013      	beq.n	800cbd6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cbae:	4b0d      	ldr	r3, [pc, #52]	; (800cbe4 <udp_netif_ip_addr_changed+0x5c>)
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	60fb      	str	r3, [r7, #12]
 800cbb4:	e00c      	b.n	800cbd0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	429a      	cmp	r2, r3
 800cbc0:	d103      	bne.n	800cbca <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	681a      	ldr	r2, [r3, #0]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	68db      	ldr	r3, [r3, #12]
 800cbce:	60fb      	str	r3, [r7, #12]
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d1ef      	bne.n	800cbb6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800cbd6:	bf00      	nop
 800cbd8:	3714      	adds	r7, #20
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr
 800cbe2:	bf00      	nop
 800cbe4:	2400acec 	.word	0x2400acec

0800cbe8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800cbf0:	4915      	ldr	r1, [pc, #84]	; (800cc48 <etharp_free_entry+0x60>)
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	005b      	lsls	r3, r3, #1
 800cbf8:	4413      	add	r3, r2
 800cbfa:	00db      	lsls	r3, r3, #3
 800cbfc:	440b      	add	r3, r1
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d013      	beq.n	800cc2c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800cc04:	4910      	ldr	r1, [pc, #64]	; (800cc48 <etharp_free_entry+0x60>)
 800cc06:	687a      	ldr	r2, [r7, #4]
 800cc08:	4613      	mov	r3, r2
 800cc0a:	005b      	lsls	r3, r3, #1
 800cc0c:	4413      	add	r3, r2
 800cc0e:	00db      	lsls	r3, r3, #3
 800cc10:	440b      	add	r3, r1
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4618      	mov	r0, r3
 800cc16:	f7fa ff15 	bl	8007a44 <pbuf_free>
    arp_table[i].q = NULL;
 800cc1a:	490b      	ldr	r1, [pc, #44]	; (800cc48 <etharp_free_entry+0x60>)
 800cc1c:	687a      	ldr	r2, [r7, #4]
 800cc1e:	4613      	mov	r3, r2
 800cc20:	005b      	lsls	r3, r3, #1
 800cc22:	4413      	add	r3, r2
 800cc24:	00db      	lsls	r3, r3, #3
 800cc26:	440b      	add	r3, r1
 800cc28:	2200      	movs	r2, #0
 800cc2a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800cc2c:	4906      	ldr	r1, [pc, #24]	; (800cc48 <etharp_free_entry+0x60>)
 800cc2e:	687a      	ldr	r2, [r7, #4]
 800cc30:	4613      	mov	r3, r2
 800cc32:	005b      	lsls	r3, r3, #1
 800cc34:	4413      	add	r3, r2
 800cc36:	00db      	lsls	r3, r3, #3
 800cc38:	440b      	add	r3, r1
 800cc3a:	3314      	adds	r3, #20
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800cc40:	bf00      	nop
 800cc42:	3708      	adds	r7, #8
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	24004080 	.word	0x24004080

0800cc4c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cc52:	2300      	movs	r3, #0
 800cc54:	71fb      	strb	r3, [r7, #7]
 800cc56:	e096      	b.n	800cd86 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800cc58:	79fa      	ldrb	r2, [r7, #7]
 800cc5a:	494f      	ldr	r1, [pc, #316]	; (800cd98 <etharp_tmr+0x14c>)
 800cc5c:	4613      	mov	r3, r2
 800cc5e:	005b      	lsls	r3, r3, #1
 800cc60:	4413      	add	r3, r2
 800cc62:	00db      	lsls	r3, r3, #3
 800cc64:	440b      	add	r3, r1
 800cc66:	3314      	adds	r3, #20
 800cc68:	781b      	ldrb	r3, [r3, #0]
 800cc6a:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800cc6c:	79bb      	ldrb	r3, [r7, #6]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	f000 8086 	beq.w	800cd80 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800cc74:	79fa      	ldrb	r2, [r7, #7]
 800cc76:	4948      	ldr	r1, [pc, #288]	; (800cd98 <etharp_tmr+0x14c>)
 800cc78:	4613      	mov	r3, r2
 800cc7a:	005b      	lsls	r3, r3, #1
 800cc7c:	4413      	add	r3, r2
 800cc7e:	00db      	lsls	r3, r3, #3
 800cc80:	440b      	add	r3, r1
 800cc82:	3312      	adds	r3, #18
 800cc84:	881b      	ldrh	r3, [r3, #0]
 800cc86:	3301      	adds	r3, #1
 800cc88:	b298      	uxth	r0, r3
 800cc8a:	4943      	ldr	r1, [pc, #268]	; (800cd98 <etharp_tmr+0x14c>)
 800cc8c:	4613      	mov	r3, r2
 800cc8e:	005b      	lsls	r3, r3, #1
 800cc90:	4413      	add	r3, r2
 800cc92:	00db      	lsls	r3, r3, #3
 800cc94:	440b      	add	r3, r1
 800cc96:	3312      	adds	r3, #18
 800cc98:	4602      	mov	r2, r0
 800cc9a:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cc9c:	79fa      	ldrb	r2, [r7, #7]
 800cc9e:	493e      	ldr	r1, [pc, #248]	; (800cd98 <etharp_tmr+0x14c>)
 800cca0:	4613      	mov	r3, r2
 800cca2:	005b      	lsls	r3, r3, #1
 800cca4:	4413      	add	r3, r2
 800cca6:	00db      	lsls	r3, r3, #3
 800cca8:	440b      	add	r3, r1
 800ccaa:	3312      	adds	r3, #18
 800ccac:	881b      	ldrh	r3, [r3, #0]
 800ccae:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800ccb2:	d215      	bcs.n	800cce0 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800ccb4:	79fa      	ldrb	r2, [r7, #7]
 800ccb6:	4938      	ldr	r1, [pc, #224]	; (800cd98 <etharp_tmr+0x14c>)
 800ccb8:	4613      	mov	r3, r2
 800ccba:	005b      	lsls	r3, r3, #1
 800ccbc:	4413      	add	r3, r2
 800ccbe:	00db      	lsls	r3, r3, #3
 800ccc0:	440b      	add	r3, r1
 800ccc2:	3314      	adds	r3, #20
 800ccc4:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d10f      	bne.n	800ccea <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800ccca:	79fa      	ldrb	r2, [r7, #7]
 800cccc:	4932      	ldr	r1, [pc, #200]	; (800cd98 <etharp_tmr+0x14c>)
 800ccce:	4613      	mov	r3, r2
 800ccd0:	005b      	lsls	r3, r3, #1
 800ccd2:	4413      	add	r3, r2
 800ccd4:	00db      	lsls	r3, r3, #3
 800ccd6:	440b      	add	r3, r1
 800ccd8:	3312      	adds	r3, #18
 800ccda:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	d904      	bls.n	800ccea <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800cce0:	79fb      	ldrb	r3, [r7, #7]
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7ff ff80 	bl	800cbe8 <etharp_free_entry>
 800cce8:	e04a      	b.n	800cd80 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800ccea:	79fa      	ldrb	r2, [r7, #7]
 800ccec:	492a      	ldr	r1, [pc, #168]	; (800cd98 <etharp_tmr+0x14c>)
 800ccee:	4613      	mov	r3, r2
 800ccf0:	005b      	lsls	r3, r3, #1
 800ccf2:	4413      	add	r3, r2
 800ccf4:	00db      	lsls	r3, r3, #3
 800ccf6:	440b      	add	r3, r1
 800ccf8:	3314      	adds	r3, #20
 800ccfa:	781b      	ldrb	r3, [r3, #0]
 800ccfc:	2b03      	cmp	r3, #3
 800ccfe:	d10a      	bne.n	800cd16 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800cd00:	79fa      	ldrb	r2, [r7, #7]
 800cd02:	4925      	ldr	r1, [pc, #148]	; (800cd98 <etharp_tmr+0x14c>)
 800cd04:	4613      	mov	r3, r2
 800cd06:	005b      	lsls	r3, r3, #1
 800cd08:	4413      	add	r3, r2
 800cd0a:	00db      	lsls	r3, r3, #3
 800cd0c:	440b      	add	r3, r1
 800cd0e:	3314      	adds	r3, #20
 800cd10:	2204      	movs	r2, #4
 800cd12:	701a      	strb	r2, [r3, #0]
 800cd14:	e034      	b.n	800cd80 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800cd16:	79fa      	ldrb	r2, [r7, #7]
 800cd18:	491f      	ldr	r1, [pc, #124]	; (800cd98 <etharp_tmr+0x14c>)
 800cd1a:	4613      	mov	r3, r2
 800cd1c:	005b      	lsls	r3, r3, #1
 800cd1e:	4413      	add	r3, r2
 800cd20:	00db      	lsls	r3, r3, #3
 800cd22:	440b      	add	r3, r1
 800cd24:	3314      	adds	r3, #20
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	2b04      	cmp	r3, #4
 800cd2a:	d10a      	bne.n	800cd42 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800cd2c:	79fa      	ldrb	r2, [r7, #7]
 800cd2e:	491a      	ldr	r1, [pc, #104]	; (800cd98 <etharp_tmr+0x14c>)
 800cd30:	4613      	mov	r3, r2
 800cd32:	005b      	lsls	r3, r3, #1
 800cd34:	4413      	add	r3, r2
 800cd36:	00db      	lsls	r3, r3, #3
 800cd38:	440b      	add	r3, r1
 800cd3a:	3314      	adds	r3, #20
 800cd3c:	2202      	movs	r2, #2
 800cd3e:	701a      	strb	r2, [r3, #0]
 800cd40:	e01e      	b.n	800cd80 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800cd42:	79fa      	ldrb	r2, [r7, #7]
 800cd44:	4914      	ldr	r1, [pc, #80]	; (800cd98 <etharp_tmr+0x14c>)
 800cd46:	4613      	mov	r3, r2
 800cd48:	005b      	lsls	r3, r3, #1
 800cd4a:	4413      	add	r3, r2
 800cd4c:	00db      	lsls	r3, r3, #3
 800cd4e:	440b      	add	r3, r1
 800cd50:	3314      	adds	r3, #20
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d113      	bne.n	800cd80 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800cd58:	79fa      	ldrb	r2, [r7, #7]
 800cd5a:	490f      	ldr	r1, [pc, #60]	; (800cd98 <etharp_tmr+0x14c>)
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	005b      	lsls	r3, r3, #1
 800cd60:	4413      	add	r3, r2
 800cd62:	00db      	lsls	r3, r3, #3
 800cd64:	440b      	add	r3, r1
 800cd66:	3308      	adds	r3, #8
 800cd68:	6818      	ldr	r0, [r3, #0]
 800cd6a:	79fa      	ldrb	r2, [r7, #7]
 800cd6c:	4613      	mov	r3, r2
 800cd6e:	005b      	lsls	r3, r3, #1
 800cd70:	4413      	add	r3, r2
 800cd72:	00db      	lsls	r3, r3, #3
 800cd74:	4a08      	ldr	r2, [pc, #32]	; (800cd98 <etharp_tmr+0x14c>)
 800cd76:	4413      	add	r3, r2
 800cd78:	3304      	adds	r3, #4
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	f000 fe38 	bl	800d9f0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cd80:	79fb      	ldrb	r3, [r7, #7]
 800cd82:	3301      	adds	r3, #1
 800cd84:	71fb      	strb	r3, [r7, #7]
 800cd86:	79fb      	ldrb	r3, [r7, #7]
 800cd88:	2b09      	cmp	r3, #9
 800cd8a:	f67f af65 	bls.w	800cc58 <etharp_tmr+0xc>
      }
    }
  }
}
 800cd8e:	bf00      	nop
 800cd90:	3708      	adds	r7, #8
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}
 800cd96:	bf00      	nop
 800cd98:	24004080 	.word	0x24004080

0800cd9c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b088      	sub	sp, #32
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	460b      	mov	r3, r1
 800cda6:	607a      	str	r2, [r7, #4]
 800cda8:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800cdaa:	230a      	movs	r3, #10
 800cdac:	77fb      	strb	r3, [r7, #31]
 800cdae:	230a      	movs	r3, #10
 800cdb0:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800cdb2:	230a      	movs	r3, #10
 800cdb4:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800cdba:	230a      	movs	r3, #10
 800cdbc:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	833b      	strh	r3, [r7, #24]
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	82fb      	strh	r3, [r7, #22]
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cdca:	2300      	movs	r3, #0
 800cdcc:	773b      	strb	r3, [r7, #28]
 800cdce:	e093      	b.n	800cef8 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800cdd0:	7f3a      	ldrb	r2, [r7, #28]
 800cdd2:	4990      	ldr	r1, [pc, #576]	; (800d014 <etharp_find_entry+0x278>)
 800cdd4:	4613      	mov	r3, r2
 800cdd6:	005b      	lsls	r3, r3, #1
 800cdd8:	4413      	add	r3, r2
 800cdda:	00db      	lsls	r3, r3, #3
 800cddc:	440b      	add	r3, r1
 800cdde:	3314      	adds	r3, #20
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800cde4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cde8:	2b0a      	cmp	r3, #10
 800cdea:	d105      	bne.n	800cdf8 <etharp_find_entry+0x5c>
 800cdec:	7cfb      	ldrb	r3, [r7, #19]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d102      	bne.n	800cdf8 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800cdf2:	7f3b      	ldrb	r3, [r7, #28]
 800cdf4:	777b      	strb	r3, [r7, #29]
 800cdf6:	e07c      	b.n	800cef2 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800cdf8:	7cfb      	ldrb	r3, [r7, #19]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d079      	beq.n	800cef2 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800cdfe:	7cfb      	ldrb	r3, [r7, #19]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d009      	beq.n	800ce18 <etharp_find_entry+0x7c>
 800ce04:	7cfb      	ldrb	r3, [r7, #19]
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d806      	bhi.n	800ce18 <etharp_find_entry+0x7c>
 800ce0a:	4b83      	ldr	r3, [pc, #524]	; (800d018 <etharp_find_entry+0x27c>)
 800ce0c:	f44f 7293 	mov.w	r2, #294	; 0x126
 800ce10:	4982      	ldr	r1, [pc, #520]	; (800d01c <etharp_find_entry+0x280>)
 800ce12:	4883      	ldr	r0, [pc, #524]	; (800d020 <etharp_find_entry+0x284>)
 800ce14:	f003 fc1c 	bl	8010650 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d00f      	beq.n	800ce3e <etharp_find_entry+0xa2>
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	6819      	ldr	r1, [r3, #0]
 800ce22:	7f3a      	ldrb	r2, [r7, #28]
 800ce24:	487b      	ldr	r0, [pc, #492]	; (800d014 <etharp_find_entry+0x278>)
 800ce26:	4613      	mov	r3, r2
 800ce28:	005b      	lsls	r3, r3, #1
 800ce2a:	4413      	add	r3, r2
 800ce2c:	00db      	lsls	r3, r3, #3
 800ce2e:	4403      	add	r3, r0
 800ce30:	3304      	adds	r3, #4
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4299      	cmp	r1, r3
 800ce36:	d102      	bne.n	800ce3e <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800ce38:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ce3c:	e0e5      	b.n	800d00a <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800ce3e:	7cfb      	ldrb	r3, [r7, #19]
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	d13b      	bne.n	800cebc <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800ce44:	7f3a      	ldrb	r2, [r7, #28]
 800ce46:	4973      	ldr	r1, [pc, #460]	; (800d014 <etharp_find_entry+0x278>)
 800ce48:	4613      	mov	r3, r2
 800ce4a:	005b      	lsls	r3, r3, #1
 800ce4c:	4413      	add	r3, r2
 800ce4e:	00db      	lsls	r3, r3, #3
 800ce50:	440b      	add	r3, r1
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d018      	beq.n	800ce8a <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800ce58:	7f3a      	ldrb	r2, [r7, #28]
 800ce5a:	496e      	ldr	r1, [pc, #440]	; (800d014 <etharp_find_entry+0x278>)
 800ce5c:	4613      	mov	r3, r2
 800ce5e:	005b      	lsls	r3, r3, #1
 800ce60:	4413      	add	r3, r2
 800ce62:	00db      	lsls	r3, r3, #3
 800ce64:	440b      	add	r3, r1
 800ce66:	3312      	adds	r3, #18
 800ce68:	881b      	ldrh	r3, [r3, #0]
 800ce6a:	8b3a      	ldrh	r2, [r7, #24]
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d840      	bhi.n	800cef2 <etharp_find_entry+0x156>
            old_queue = i;
 800ce70:	7f3b      	ldrb	r3, [r7, #28]
 800ce72:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800ce74:	7f3a      	ldrb	r2, [r7, #28]
 800ce76:	4967      	ldr	r1, [pc, #412]	; (800d014 <etharp_find_entry+0x278>)
 800ce78:	4613      	mov	r3, r2
 800ce7a:	005b      	lsls	r3, r3, #1
 800ce7c:	4413      	add	r3, r2
 800ce7e:	00db      	lsls	r3, r3, #3
 800ce80:	440b      	add	r3, r1
 800ce82:	3312      	adds	r3, #18
 800ce84:	881b      	ldrh	r3, [r3, #0]
 800ce86:	833b      	strh	r3, [r7, #24]
 800ce88:	e033      	b.n	800cef2 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800ce8a:	7f3a      	ldrb	r2, [r7, #28]
 800ce8c:	4961      	ldr	r1, [pc, #388]	; (800d014 <etharp_find_entry+0x278>)
 800ce8e:	4613      	mov	r3, r2
 800ce90:	005b      	lsls	r3, r3, #1
 800ce92:	4413      	add	r3, r2
 800ce94:	00db      	lsls	r3, r3, #3
 800ce96:	440b      	add	r3, r1
 800ce98:	3312      	adds	r3, #18
 800ce9a:	881b      	ldrh	r3, [r3, #0]
 800ce9c:	8afa      	ldrh	r2, [r7, #22]
 800ce9e:	429a      	cmp	r2, r3
 800cea0:	d827      	bhi.n	800cef2 <etharp_find_entry+0x156>
            old_pending = i;
 800cea2:	7f3b      	ldrb	r3, [r7, #28]
 800cea4:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800cea6:	7f3a      	ldrb	r2, [r7, #28]
 800cea8:	495a      	ldr	r1, [pc, #360]	; (800d014 <etharp_find_entry+0x278>)
 800ceaa:	4613      	mov	r3, r2
 800ceac:	005b      	lsls	r3, r3, #1
 800ceae:	4413      	add	r3, r2
 800ceb0:	00db      	lsls	r3, r3, #3
 800ceb2:	440b      	add	r3, r1
 800ceb4:	3312      	adds	r3, #18
 800ceb6:	881b      	ldrh	r3, [r3, #0]
 800ceb8:	82fb      	strh	r3, [r7, #22]
 800ceba:	e01a      	b.n	800cef2 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800cebc:	7cfb      	ldrb	r3, [r7, #19]
 800cebe:	2b01      	cmp	r3, #1
 800cec0:	d917      	bls.n	800cef2 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800cec2:	7f3a      	ldrb	r2, [r7, #28]
 800cec4:	4953      	ldr	r1, [pc, #332]	; (800d014 <etharp_find_entry+0x278>)
 800cec6:	4613      	mov	r3, r2
 800cec8:	005b      	lsls	r3, r3, #1
 800ceca:	4413      	add	r3, r2
 800cecc:	00db      	lsls	r3, r3, #3
 800cece:	440b      	add	r3, r1
 800ced0:	3312      	adds	r3, #18
 800ced2:	881b      	ldrh	r3, [r3, #0]
 800ced4:	8aba      	ldrh	r2, [r7, #20]
 800ced6:	429a      	cmp	r2, r3
 800ced8:	d80b      	bhi.n	800cef2 <etharp_find_entry+0x156>
            old_stable = i;
 800ceda:	7f3b      	ldrb	r3, [r7, #28]
 800cedc:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800cede:	7f3a      	ldrb	r2, [r7, #28]
 800cee0:	494c      	ldr	r1, [pc, #304]	; (800d014 <etharp_find_entry+0x278>)
 800cee2:	4613      	mov	r3, r2
 800cee4:	005b      	lsls	r3, r3, #1
 800cee6:	4413      	add	r3, r2
 800cee8:	00db      	lsls	r3, r3, #3
 800ceea:	440b      	add	r3, r1
 800ceec:	3312      	adds	r3, #18
 800ceee:	881b      	ldrh	r3, [r3, #0]
 800cef0:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cef2:	7f3b      	ldrb	r3, [r7, #28]
 800cef4:	3301      	adds	r3, #1
 800cef6:	773b      	strb	r3, [r7, #28]
 800cef8:	7f3b      	ldrb	r3, [r7, #28]
 800cefa:	2b09      	cmp	r3, #9
 800cefc:	f67f af68 	bls.w	800cdd0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800cf00:	7afb      	ldrb	r3, [r7, #11]
 800cf02:	f003 0302 	and.w	r3, r3, #2
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d108      	bne.n	800cf1c <etharp_find_entry+0x180>
 800cf0a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cf0e:	2b0a      	cmp	r3, #10
 800cf10:	d107      	bne.n	800cf22 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800cf12:	7afb      	ldrb	r3, [r7, #11]
 800cf14:	f003 0301 	and.w	r3, r3, #1
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d102      	bne.n	800cf22 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800cf1c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf20:	e073      	b.n	800d00a <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800cf22:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cf26:	2b09      	cmp	r3, #9
 800cf28:	dc02      	bgt.n	800cf30 <etharp_find_entry+0x194>
    i = empty;
 800cf2a:	7f7b      	ldrb	r3, [r7, #29]
 800cf2c:	773b      	strb	r3, [r7, #28]
 800cf2e:	e036      	b.n	800cf9e <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800cf30:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800cf34:	2b09      	cmp	r3, #9
 800cf36:	dc13      	bgt.n	800cf60 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800cf38:	7fbb      	ldrb	r3, [r7, #30]
 800cf3a:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800cf3c:	7f3a      	ldrb	r2, [r7, #28]
 800cf3e:	4935      	ldr	r1, [pc, #212]	; (800d014 <etharp_find_entry+0x278>)
 800cf40:	4613      	mov	r3, r2
 800cf42:	005b      	lsls	r3, r3, #1
 800cf44:	4413      	add	r3, r2
 800cf46:	00db      	lsls	r3, r3, #3
 800cf48:	440b      	add	r3, r1
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d018      	beq.n	800cf82 <etharp_find_entry+0x1e6>
 800cf50:	4b31      	ldr	r3, [pc, #196]	; (800d018 <etharp_find_entry+0x27c>)
 800cf52:	f240 126f 	movw	r2, #367	; 0x16f
 800cf56:	4933      	ldr	r1, [pc, #204]	; (800d024 <etharp_find_entry+0x288>)
 800cf58:	4831      	ldr	r0, [pc, #196]	; (800d020 <etharp_find_entry+0x284>)
 800cf5a:	f003 fb79 	bl	8010650 <iprintf>
 800cf5e:	e010      	b.n	800cf82 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800cf60:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cf64:	2b09      	cmp	r3, #9
 800cf66:	dc02      	bgt.n	800cf6e <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800cf68:	7ffb      	ldrb	r3, [r7, #31]
 800cf6a:	773b      	strb	r3, [r7, #28]
 800cf6c:	e009      	b.n	800cf82 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800cf6e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cf72:	2b09      	cmp	r3, #9
 800cf74:	dc02      	bgt.n	800cf7c <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800cf76:	7efb      	ldrb	r3, [r7, #27]
 800cf78:	773b      	strb	r3, [r7, #28]
 800cf7a:	e002      	b.n	800cf82 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800cf7c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf80:	e043      	b.n	800d00a <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cf82:	7f3b      	ldrb	r3, [r7, #28]
 800cf84:	2b09      	cmp	r3, #9
 800cf86:	d906      	bls.n	800cf96 <etharp_find_entry+0x1fa>
 800cf88:	4b23      	ldr	r3, [pc, #140]	; (800d018 <etharp_find_entry+0x27c>)
 800cf8a:	f240 1281 	movw	r2, #385	; 0x181
 800cf8e:	4926      	ldr	r1, [pc, #152]	; (800d028 <etharp_find_entry+0x28c>)
 800cf90:	4823      	ldr	r0, [pc, #140]	; (800d020 <etharp_find_entry+0x284>)
 800cf92:	f003 fb5d 	bl	8010650 <iprintf>
    etharp_free_entry(i);
 800cf96:	7f3b      	ldrb	r3, [r7, #28]
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f7ff fe25 	bl	800cbe8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cf9e:	7f3b      	ldrb	r3, [r7, #28]
 800cfa0:	2b09      	cmp	r3, #9
 800cfa2:	d906      	bls.n	800cfb2 <etharp_find_entry+0x216>
 800cfa4:	4b1c      	ldr	r3, [pc, #112]	; (800d018 <etharp_find_entry+0x27c>)
 800cfa6:	f240 1285 	movw	r2, #389	; 0x185
 800cfaa:	491f      	ldr	r1, [pc, #124]	; (800d028 <etharp_find_entry+0x28c>)
 800cfac:	481c      	ldr	r0, [pc, #112]	; (800d020 <etharp_find_entry+0x284>)
 800cfae:	f003 fb4f 	bl	8010650 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800cfb2:	7f3a      	ldrb	r2, [r7, #28]
 800cfb4:	4917      	ldr	r1, [pc, #92]	; (800d014 <etharp_find_entry+0x278>)
 800cfb6:	4613      	mov	r3, r2
 800cfb8:	005b      	lsls	r3, r3, #1
 800cfba:	4413      	add	r3, r2
 800cfbc:	00db      	lsls	r3, r3, #3
 800cfbe:	440b      	add	r3, r1
 800cfc0:	3314      	adds	r3, #20
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d006      	beq.n	800cfd6 <etharp_find_entry+0x23a>
 800cfc8:	4b13      	ldr	r3, [pc, #76]	; (800d018 <etharp_find_entry+0x27c>)
 800cfca:	f240 1287 	movw	r2, #391	; 0x187
 800cfce:	4917      	ldr	r1, [pc, #92]	; (800d02c <etharp_find_entry+0x290>)
 800cfd0:	4813      	ldr	r0, [pc, #76]	; (800d020 <etharp_find_entry+0x284>)
 800cfd2:	f003 fb3d 	bl	8010650 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00a      	beq.n	800cff2 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800cfdc:	7f3a      	ldrb	r2, [r7, #28]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6819      	ldr	r1, [r3, #0]
 800cfe2:	480c      	ldr	r0, [pc, #48]	; (800d014 <etharp_find_entry+0x278>)
 800cfe4:	4613      	mov	r3, r2
 800cfe6:	005b      	lsls	r3, r3, #1
 800cfe8:	4413      	add	r3, r2
 800cfea:	00db      	lsls	r3, r3, #3
 800cfec:	4403      	add	r3, r0
 800cfee:	3304      	adds	r3, #4
 800cff0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800cff2:	7f3a      	ldrb	r2, [r7, #28]
 800cff4:	4907      	ldr	r1, [pc, #28]	; (800d014 <etharp_find_entry+0x278>)
 800cff6:	4613      	mov	r3, r2
 800cff8:	005b      	lsls	r3, r3, #1
 800cffa:	4413      	add	r3, r2
 800cffc:	00db      	lsls	r3, r3, #3
 800cffe:	440b      	add	r3, r1
 800d000:	3312      	adds	r3, #18
 800d002:	2200      	movs	r2, #0
 800d004:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800d006:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3720      	adds	r7, #32
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}
 800d012:	bf00      	nop
 800d014:	24004080 	.word	0x24004080
 800d018:	08012b1c 	.word	0x08012b1c
 800d01c:	08012b54 	.word	0x08012b54
 800d020:	08012b94 	.word	0x08012b94
 800d024:	08012bbc 	.word	0x08012bbc
 800d028:	08012bd4 	.word	0x08012bd4
 800d02c:	08012be8 	.word	0x08012be8

0800d030 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b088      	sub	sp, #32
 800d034:	af02      	add	r7, sp, #8
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	60b9      	str	r1, [r7, #8]
 800d03a:	607a      	str	r2, [r7, #4]
 800d03c:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d044:	2b06      	cmp	r3, #6
 800d046:	d006      	beq.n	800d056 <etharp_update_arp_entry+0x26>
 800d048:	4b48      	ldr	r3, [pc, #288]	; (800d16c <etharp_update_arp_entry+0x13c>)
 800d04a:	f240 12ab 	movw	r2, #427	; 0x1ab
 800d04e:	4948      	ldr	r1, [pc, #288]	; (800d170 <etharp_update_arp_entry+0x140>)
 800d050:	4848      	ldr	r0, [pc, #288]	; (800d174 <etharp_update_arp_entry+0x144>)
 800d052:	f003 fafd 	bl	8010650 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d012      	beq.n	800d082 <etharp_update_arp_entry+0x52>
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d00e      	beq.n	800d082 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	68f9      	ldr	r1, [r7, #12]
 800d06a:	4618      	mov	r0, r3
 800d06c:	f001 f8da 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800d070:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d072:	2b00      	cmp	r3, #0
 800d074:	d105      	bne.n	800d082 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d07e:	2be0      	cmp	r3, #224	; 0xe0
 800d080:	d102      	bne.n	800d088 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d082:	f06f 030f 	mvn.w	r3, #15
 800d086:	e06c      	b.n	800d162 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d088:	78fb      	ldrb	r3, [r7, #3]
 800d08a:	68fa      	ldr	r2, [r7, #12]
 800d08c:	4619      	mov	r1, r3
 800d08e:	68b8      	ldr	r0, [r7, #8]
 800d090:	f7ff fe84 	bl	800cd9c <etharp_find_entry>
 800d094:	4603      	mov	r3, r0
 800d096:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d098:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	da02      	bge.n	800d0a6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d0a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d0a4:	e05d      	b.n	800d162 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d0a6:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0aa:	4933      	ldr	r1, [pc, #204]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d0ac:	4613      	mov	r3, r2
 800d0ae:	005b      	lsls	r3, r3, #1
 800d0b0:	4413      	add	r3, r2
 800d0b2:	00db      	lsls	r3, r3, #3
 800d0b4:	440b      	add	r3, r1
 800d0b6:	3314      	adds	r3, #20
 800d0b8:	2202      	movs	r2, #2
 800d0ba:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d0bc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0c0:	492d      	ldr	r1, [pc, #180]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d0c2:	4613      	mov	r3, r2
 800d0c4:	005b      	lsls	r3, r3, #1
 800d0c6:	4413      	add	r3, r2
 800d0c8:	00db      	lsls	r3, r3, #3
 800d0ca:	440b      	add	r3, r1
 800d0cc:	3308      	adds	r3, #8
 800d0ce:	68fa      	ldr	r2, [r7, #12]
 800d0d0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800d0d2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	005b      	lsls	r3, r3, #1
 800d0da:	4413      	add	r3, r2
 800d0dc:	00db      	lsls	r3, r3, #3
 800d0de:	3308      	adds	r3, #8
 800d0e0:	4a25      	ldr	r2, [pc, #148]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d0e2:	4413      	add	r3, r2
 800d0e4:	3304      	adds	r3, #4
 800d0e6:	2206      	movs	r2, #6
 800d0e8:	6879      	ldr	r1, [r7, #4]
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	f003 fa9d 	bl	801062a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800d0f0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0f4:	4920      	ldr	r1, [pc, #128]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d0f6:	4613      	mov	r3, r2
 800d0f8:	005b      	lsls	r3, r3, #1
 800d0fa:	4413      	add	r3, r2
 800d0fc:	00db      	lsls	r3, r3, #3
 800d0fe:	440b      	add	r3, r1
 800d100:	3312      	adds	r3, #18
 800d102:	2200      	movs	r2, #0
 800d104:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800d106:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d10a:	491b      	ldr	r1, [pc, #108]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d10c:	4613      	mov	r3, r2
 800d10e:	005b      	lsls	r3, r3, #1
 800d110:	4413      	add	r3, r2
 800d112:	00db      	lsls	r3, r3, #3
 800d114:	440b      	add	r3, r1
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d021      	beq.n	800d160 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800d11c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d120:	4915      	ldr	r1, [pc, #84]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d122:	4613      	mov	r3, r2
 800d124:	005b      	lsls	r3, r3, #1
 800d126:	4413      	add	r3, r2
 800d128:	00db      	lsls	r3, r3, #3
 800d12a:	440b      	add	r3, r1
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800d130:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d134:	4910      	ldr	r1, [pc, #64]	; (800d178 <etharp_update_arp_entry+0x148>)
 800d136:	4613      	mov	r3, r2
 800d138:	005b      	lsls	r3, r3, #1
 800d13a:	4413      	add	r3, r2
 800d13c:	00db      	lsls	r3, r3, #3
 800d13e:	440b      	add	r3, r1
 800d140:	2200      	movs	r2, #0
 800d142:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800d14a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d14e:	9300      	str	r3, [sp, #0]
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	6939      	ldr	r1, [r7, #16]
 800d154:	68f8      	ldr	r0, [r7, #12]
 800d156:	f001 ff07 	bl	800ef68 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800d15a:	6938      	ldr	r0, [r7, #16]
 800d15c:	f7fa fc72 	bl	8007a44 <pbuf_free>
  }
  return ERR_OK;
 800d160:	2300      	movs	r3, #0
}
 800d162:	4618      	mov	r0, r3
 800d164:	3718      	adds	r7, #24
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}
 800d16a:	bf00      	nop
 800d16c:	08012b1c 	.word	0x08012b1c
 800d170:	08012c14 	.word	0x08012c14
 800d174:	08012b94 	.word	0x08012b94
 800d178:	24004080 	.word	0x24004080

0800d17c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d184:	2300      	movs	r3, #0
 800d186:	73fb      	strb	r3, [r7, #15]
 800d188:	e01f      	b.n	800d1ca <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800d18a:	7bfa      	ldrb	r2, [r7, #15]
 800d18c:	4912      	ldr	r1, [pc, #72]	; (800d1d8 <etharp_cleanup_netif+0x5c>)
 800d18e:	4613      	mov	r3, r2
 800d190:	005b      	lsls	r3, r3, #1
 800d192:	4413      	add	r3, r2
 800d194:	00db      	lsls	r3, r3, #3
 800d196:	440b      	add	r3, r1
 800d198:	3314      	adds	r3, #20
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d19e:	7bbb      	ldrb	r3, [r7, #14]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d00f      	beq.n	800d1c4 <etharp_cleanup_netif+0x48>
 800d1a4:	7bfa      	ldrb	r2, [r7, #15]
 800d1a6:	490c      	ldr	r1, [pc, #48]	; (800d1d8 <etharp_cleanup_netif+0x5c>)
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	005b      	lsls	r3, r3, #1
 800d1ac:	4413      	add	r3, r2
 800d1ae:	00db      	lsls	r3, r3, #3
 800d1b0:	440b      	add	r3, r1
 800d1b2:	3308      	adds	r3, #8
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	687a      	ldr	r2, [r7, #4]
 800d1b8:	429a      	cmp	r2, r3
 800d1ba:	d103      	bne.n	800d1c4 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800d1bc:	7bfb      	ldrb	r3, [r7, #15]
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f7ff fd12 	bl	800cbe8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d1c4:	7bfb      	ldrb	r3, [r7, #15]
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	73fb      	strb	r3, [r7, #15]
 800d1ca:	7bfb      	ldrb	r3, [r7, #15]
 800d1cc:	2b09      	cmp	r3, #9
 800d1ce:	d9dc      	bls.n	800d18a <etharp_cleanup_netif+0xe>
    }
  }
}
 800d1d0:	bf00      	nop
 800d1d2:	3710      	adds	r7, #16
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	24004080 	.word	0x24004080

0800d1dc <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800d1dc:	b5b0      	push	{r4, r5, r7, lr}
 800d1de:	b08a      	sub	sp, #40	; 0x28
 800d1e0:	af04      	add	r7, sp, #16
 800d1e2:	6078      	str	r0, [r7, #4]
 800d1e4:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d107      	bne.n	800d1fc <etharp_input+0x20>
 800d1ec:	4b3d      	ldr	r3, [pc, #244]	; (800d2e4 <etharp_input+0x108>)
 800d1ee:	f44f 7222 	mov.w	r2, #648	; 0x288
 800d1f2:	493d      	ldr	r1, [pc, #244]	; (800d2e8 <etharp_input+0x10c>)
 800d1f4:	483d      	ldr	r0, [pc, #244]	; (800d2ec <etharp_input+0x110>)
 800d1f6:	f003 fa2b 	bl	8010650 <iprintf>
 800d1fa:	e06f      	b.n	800d2dc <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	685b      	ldr	r3, [r3, #4]
 800d200:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	881b      	ldrh	r3, [r3, #0]
 800d206:	b29b      	uxth	r3, r3
 800d208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d20c:	d10c      	bne.n	800d228 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800d212:	2b06      	cmp	r3, #6
 800d214:	d108      	bne.n	800d228 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d21a:	2b04      	cmp	r3, #4
 800d21c:	d104      	bne.n	800d228 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	885b      	ldrh	r3, [r3, #2]
 800d222:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d224:	2b08      	cmp	r3, #8
 800d226:	d003      	beq.n	800d230 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f7fa fc0b 	bl	8007a44 <pbuf_free>
    return;
 800d22e:	e055      	b.n	800d2dc <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	330e      	adds	r3, #14
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	3318      	adds	r3, #24
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	3304      	adds	r3, #4
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d102      	bne.n	800d250 <etharp_input+0x74>
    for_us = 0;
 800d24a:	2300      	movs	r3, #0
 800d24c:	75fb      	strb	r3, [r7, #23]
 800d24e:	e009      	b.n	800d264 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d250:	68ba      	ldr	r2, [r7, #8]
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	3304      	adds	r3, #4
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	429a      	cmp	r2, r3
 800d25a:	bf0c      	ite	eq
 800d25c:	2301      	moveq	r3, #1
 800d25e:	2300      	movne	r3, #0
 800d260:	b2db      	uxtb	r3, r3
 800d262:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	f103 0208 	add.w	r2, r3, #8
 800d26a:	7dfb      	ldrb	r3, [r7, #23]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d001      	beq.n	800d274 <etharp_input+0x98>
 800d270:	2301      	movs	r3, #1
 800d272:	e000      	b.n	800d276 <etharp_input+0x9a>
 800d274:	2302      	movs	r3, #2
 800d276:	f107 010c 	add.w	r1, r7, #12
 800d27a:	6838      	ldr	r0, [r7, #0]
 800d27c:	f7ff fed8 	bl	800d030 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800d280:	693b      	ldr	r3, [r7, #16]
 800d282:	88db      	ldrh	r3, [r3, #6]
 800d284:	b29b      	uxth	r3, r3
 800d286:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d28a:	d003      	beq.n	800d294 <etharp_input+0xb8>
 800d28c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d290:	d01e      	beq.n	800d2d0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800d292:	e020      	b.n	800d2d6 <etharp_input+0xfa>
    if (for_us) {
 800d294:	7dfb      	ldrb	r3, [r7, #23]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d01c      	beq.n	800d2d4 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800d2b0:	693a      	ldr	r2, [r7, #16]
 800d2b2:	3208      	adds	r2, #8
      etharp_raw(netif,
 800d2b4:	2102      	movs	r1, #2
 800d2b6:	9103      	str	r1, [sp, #12]
 800d2b8:	f107 010c 	add.w	r1, r7, #12
 800d2bc:	9102      	str	r1, [sp, #8]
 800d2be:	9201      	str	r2, [sp, #4]
 800d2c0:	9300      	str	r3, [sp, #0]
 800d2c2:	462b      	mov	r3, r5
 800d2c4:	4622      	mov	r2, r4
 800d2c6:	4601      	mov	r1, r0
 800d2c8:	6838      	ldr	r0, [r7, #0]
 800d2ca:	f000 fae3 	bl	800d894 <etharp_raw>
    break;
 800d2ce:	e001      	b.n	800d2d4 <etharp_input+0xf8>
    break;
 800d2d0:	bf00      	nop
 800d2d2:	e000      	b.n	800d2d6 <etharp_input+0xfa>
    break;
 800d2d4:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f7fa fbb4 	bl	8007a44 <pbuf_free>
}
 800d2dc:	3718      	adds	r7, #24
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bdb0      	pop	{r4, r5, r7, pc}
 800d2e2:	bf00      	nop
 800d2e4:	08012b1c 	.word	0x08012b1c
 800d2e8:	08012c6c 	.word	0x08012c6c
 800d2ec:	08012b94 	.word	0x08012b94

0800d2f0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b086      	sub	sp, #24
 800d2f4:	af02      	add	r7, sp, #8
 800d2f6:	60f8      	str	r0, [r7, #12]
 800d2f8:	60b9      	str	r1, [r7, #8]
 800d2fa:	4613      	mov	r3, r2
 800d2fc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800d2fe:	79fa      	ldrb	r2, [r7, #7]
 800d300:	4944      	ldr	r1, [pc, #272]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d302:	4613      	mov	r3, r2
 800d304:	005b      	lsls	r3, r3, #1
 800d306:	4413      	add	r3, r2
 800d308:	00db      	lsls	r3, r3, #3
 800d30a:	440b      	add	r3, r1
 800d30c:	3314      	adds	r3, #20
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	2b01      	cmp	r3, #1
 800d312:	d806      	bhi.n	800d322 <etharp_output_to_arp_index+0x32>
 800d314:	4b40      	ldr	r3, [pc, #256]	; (800d418 <etharp_output_to_arp_index+0x128>)
 800d316:	f240 22ed 	movw	r2, #749	; 0x2ed
 800d31a:	4940      	ldr	r1, [pc, #256]	; (800d41c <etharp_output_to_arp_index+0x12c>)
 800d31c:	4840      	ldr	r0, [pc, #256]	; (800d420 <etharp_output_to_arp_index+0x130>)
 800d31e:	f003 f997 	bl	8010650 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800d322:	79fa      	ldrb	r2, [r7, #7]
 800d324:	493b      	ldr	r1, [pc, #236]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d326:	4613      	mov	r3, r2
 800d328:	005b      	lsls	r3, r3, #1
 800d32a:	4413      	add	r3, r2
 800d32c:	00db      	lsls	r3, r3, #3
 800d32e:	440b      	add	r3, r1
 800d330:	3314      	adds	r3, #20
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	2b02      	cmp	r3, #2
 800d336:	d153      	bne.n	800d3e0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800d338:	79fa      	ldrb	r2, [r7, #7]
 800d33a:	4936      	ldr	r1, [pc, #216]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d33c:	4613      	mov	r3, r2
 800d33e:	005b      	lsls	r3, r3, #1
 800d340:	4413      	add	r3, r2
 800d342:	00db      	lsls	r3, r3, #3
 800d344:	440b      	add	r3, r1
 800d346:	3312      	adds	r3, #18
 800d348:	881b      	ldrh	r3, [r3, #0]
 800d34a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800d34e:	d919      	bls.n	800d384 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800d350:	79fa      	ldrb	r2, [r7, #7]
 800d352:	4613      	mov	r3, r2
 800d354:	005b      	lsls	r3, r3, #1
 800d356:	4413      	add	r3, r2
 800d358:	00db      	lsls	r3, r3, #3
 800d35a:	4a2e      	ldr	r2, [pc, #184]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d35c:	4413      	add	r3, r2
 800d35e:	3304      	adds	r3, #4
 800d360:	4619      	mov	r1, r3
 800d362:	68f8      	ldr	r0, [r7, #12]
 800d364:	f000 fb44 	bl	800d9f0 <etharp_request>
 800d368:	4603      	mov	r3, r0
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d138      	bne.n	800d3e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d36e:	79fa      	ldrb	r2, [r7, #7]
 800d370:	4928      	ldr	r1, [pc, #160]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d372:	4613      	mov	r3, r2
 800d374:	005b      	lsls	r3, r3, #1
 800d376:	4413      	add	r3, r2
 800d378:	00db      	lsls	r3, r3, #3
 800d37a:	440b      	add	r3, r1
 800d37c:	3314      	adds	r3, #20
 800d37e:	2203      	movs	r2, #3
 800d380:	701a      	strb	r2, [r3, #0]
 800d382:	e02d      	b.n	800d3e0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800d384:	79fa      	ldrb	r2, [r7, #7]
 800d386:	4923      	ldr	r1, [pc, #140]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d388:	4613      	mov	r3, r2
 800d38a:	005b      	lsls	r3, r3, #1
 800d38c:	4413      	add	r3, r2
 800d38e:	00db      	lsls	r3, r3, #3
 800d390:	440b      	add	r3, r1
 800d392:	3312      	adds	r3, #18
 800d394:	881b      	ldrh	r3, [r3, #0]
 800d396:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800d39a:	d321      	bcc.n	800d3e0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800d39c:	79fa      	ldrb	r2, [r7, #7]
 800d39e:	4613      	mov	r3, r2
 800d3a0:	005b      	lsls	r3, r3, #1
 800d3a2:	4413      	add	r3, r2
 800d3a4:	00db      	lsls	r3, r3, #3
 800d3a6:	4a1b      	ldr	r2, [pc, #108]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d3a8:	4413      	add	r3, r2
 800d3aa:	1d19      	adds	r1, r3, #4
 800d3ac:	79fa      	ldrb	r2, [r7, #7]
 800d3ae:	4613      	mov	r3, r2
 800d3b0:	005b      	lsls	r3, r3, #1
 800d3b2:	4413      	add	r3, r2
 800d3b4:	00db      	lsls	r3, r3, #3
 800d3b6:	3308      	adds	r3, #8
 800d3b8:	4a16      	ldr	r2, [pc, #88]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d3ba:	4413      	add	r3, r2
 800d3bc:	3304      	adds	r3, #4
 800d3be:	461a      	mov	r2, r3
 800d3c0:	68f8      	ldr	r0, [r7, #12]
 800d3c2:	f000 faf3 	bl	800d9ac <etharp_request_dst>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d109      	bne.n	800d3e0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d3cc:	79fa      	ldrb	r2, [r7, #7]
 800d3ce:	4911      	ldr	r1, [pc, #68]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d3d0:	4613      	mov	r3, r2
 800d3d2:	005b      	lsls	r3, r3, #1
 800d3d4:	4413      	add	r3, r2
 800d3d6:	00db      	lsls	r3, r3, #3
 800d3d8:	440b      	add	r3, r1
 800d3da:	3314      	adds	r3, #20
 800d3dc:	2203      	movs	r2, #3
 800d3de:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800d3e6:	79fa      	ldrb	r2, [r7, #7]
 800d3e8:	4613      	mov	r3, r2
 800d3ea:	005b      	lsls	r3, r3, #1
 800d3ec:	4413      	add	r3, r2
 800d3ee:	00db      	lsls	r3, r3, #3
 800d3f0:	3308      	adds	r3, #8
 800d3f2:	4a08      	ldr	r2, [pc, #32]	; (800d414 <etharp_output_to_arp_index+0x124>)
 800d3f4:	4413      	add	r3, r2
 800d3f6:	1d1a      	adds	r2, r3, #4
 800d3f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d3fc:	9300      	str	r3, [sp, #0]
 800d3fe:	4613      	mov	r3, r2
 800d400:	460a      	mov	r2, r1
 800d402:	68b9      	ldr	r1, [r7, #8]
 800d404:	68f8      	ldr	r0, [r7, #12]
 800d406:	f001 fdaf 	bl	800ef68 <ethernet_output>
 800d40a:	4603      	mov	r3, r0
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}
 800d414:	24004080 	.word	0x24004080
 800d418:	08012b1c 	.word	0x08012b1c
 800d41c:	08012c8c 	.word	0x08012c8c
 800d420:	08012b94 	.word	0x08012b94

0800d424 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b08a      	sub	sp, #40	; 0x28
 800d428:	af02      	add	r7, sp, #8
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d106      	bne.n	800d448 <etharp_output+0x24>
 800d43a:	4b69      	ldr	r3, [pc, #420]	; (800d5e0 <etharp_output+0x1bc>)
 800d43c:	f240 321b 	movw	r2, #795	; 0x31b
 800d440:	4968      	ldr	r1, [pc, #416]	; (800d5e4 <etharp_output+0x1c0>)
 800d442:	4869      	ldr	r0, [pc, #420]	; (800d5e8 <etharp_output+0x1c4>)
 800d444:	f003 f904 	bl	8010650 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d106      	bne.n	800d45c <etharp_output+0x38>
 800d44e:	4b64      	ldr	r3, [pc, #400]	; (800d5e0 <etharp_output+0x1bc>)
 800d450:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d454:	4965      	ldr	r1, [pc, #404]	; (800d5ec <etharp_output+0x1c8>)
 800d456:	4864      	ldr	r0, [pc, #400]	; (800d5e8 <etharp_output+0x1c4>)
 800d458:	f003 f8fa 	bl	8010650 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d106      	bne.n	800d470 <etharp_output+0x4c>
 800d462:	4b5f      	ldr	r3, [pc, #380]	; (800d5e0 <etharp_output+0x1bc>)
 800d464:	f240 321d 	movw	r2, #797	; 0x31d
 800d468:	4961      	ldr	r1, [pc, #388]	; (800d5f0 <etharp_output+0x1cc>)
 800d46a:	485f      	ldr	r0, [pc, #380]	; (800d5e8 <etharp_output+0x1c4>)
 800d46c:	f003 f8f0 	bl	8010650 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	68f9      	ldr	r1, [r7, #12]
 800d476:	4618      	mov	r0, r3
 800d478:	f000 fed4 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800d47c:	4603      	mov	r3, r0
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d002      	beq.n	800d488 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800d482:	4b5c      	ldr	r3, [pc, #368]	; (800d5f4 <etharp_output+0x1d0>)
 800d484:	61fb      	str	r3, [r7, #28]
 800d486:	e09b      	b.n	800d5c0 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d490:	2be0      	cmp	r3, #224	; 0xe0
 800d492:	d118      	bne.n	800d4c6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800d494:	2301      	movs	r3, #1
 800d496:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800d498:	2300      	movs	r3, #0
 800d49a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800d49c:	235e      	movs	r3, #94	; 0x5e
 800d49e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	3301      	adds	r3, #1
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	3302      	adds	r3, #2
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	3303      	adds	r3, #3
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800d4be:	f107 0310 	add.w	r3, r7, #16
 800d4c2:	61fb      	str	r3, [r7, #28]
 800d4c4:	e07c      	b.n	800d5c0 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3304      	adds	r3, #4
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	405a      	eors	r2, r3
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	3308      	adds	r3, #8
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4013      	ands	r3, r2
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d012      	beq.n	800d504 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d4e4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d00b      	beq.n	800d504 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	330c      	adds	r3, #12
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d003      	beq.n	800d4fe <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	330c      	adds	r3, #12
 800d4fa:	61bb      	str	r3, [r7, #24]
 800d4fc:	e002      	b.n	800d504 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800d4fe:	f06f 0303 	mvn.w	r3, #3
 800d502:	e069      	b.n	800d5d8 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d504:	4b3c      	ldr	r3, [pc, #240]	; (800d5f8 <etharp_output+0x1d4>)
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	4619      	mov	r1, r3
 800d50a:	4a3c      	ldr	r2, [pc, #240]	; (800d5fc <etharp_output+0x1d8>)
 800d50c:	460b      	mov	r3, r1
 800d50e:	005b      	lsls	r3, r3, #1
 800d510:	440b      	add	r3, r1
 800d512:	00db      	lsls	r3, r3, #3
 800d514:	4413      	add	r3, r2
 800d516:	3314      	adds	r3, #20
 800d518:	781b      	ldrb	r3, [r3, #0]
 800d51a:	2b01      	cmp	r3, #1
 800d51c:	d917      	bls.n	800d54e <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	681a      	ldr	r2, [r3, #0]
 800d522:	4b35      	ldr	r3, [pc, #212]	; (800d5f8 <etharp_output+0x1d4>)
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	4618      	mov	r0, r3
 800d528:	4934      	ldr	r1, [pc, #208]	; (800d5fc <etharp_output+0x1d8>)
 800d52a:	4603      	mov	r3, r0
 800d52c:	005b      	lsls	r3, r3, #1
 800d52e:	4403      	add	r3, r0
 800d530:	00db      	lsls	r3, r3, #3
 800d532:	440b      	add	r3, r1
 800d534:	3304      	adds	r3, #4
 800d536:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d538:	429a      	cmp	r2, r3
 800d53a:	d108      	bne.n	800d54e <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800d53c:	4b2e      	ldr	r3, [pc, #184]	; (800d5f8 <etharp_output+0x1d4>)
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	461a      	mov	r2, r3
 800d542:	68b9      	ldr	r1, [r7, #8]
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f7ff fed3 	bl	800d2f0 <etharp_output_to_arp_index>
 800d54a:	4603      	mov	r3, r0
 800d54c:	e044      	b.n	800d5d8 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d54e:	2300      	movs	r3, #0
 800d550:	75fb      	strb	r3, [r7, #23]
 800d552:	e02a      	b.n	800d5aa <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d554:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d558:	4928      	ldr	r1, [pc, #160]	; (800d5fc <etharp_output+0x1d8>)
 800d55a:	4613      	mov	r3, r2
 800d55c:	005b      	lsls	r3, r3, #1
 800d55e:	4413      	add	r3, r2
 800d560:	00db      	lsls	r3, r3, #3
 800d562:	440b      	add	r3, r1
 800d564:	3314      	adds	r3, #20
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d918      	bls.n	800d59e <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800d56c:	69bb      	ldr	r3, [r7, #24]
 800d56e:	6819      	ldr	r1, [r3, #0]
 800d570:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d574:	4821      	ldr	r0, [pc, #132]	; (800d5fc <etharp_output+0x1d8>)
 800d576:	4613      	mov	r3, r2
 800d578:	005b      	lsls	r3, r3, #1
 800d57a:	4413      	add	r3, r2
 800d57c:	00db      	lsls	r3, r3, #3
 800d57e:	4403      	add	r3, r0
 800d580:	3304      	adds	r3, #4
 800d582:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d584:	4299      	cmp	r1, r3
 800d586:	d10a      	bne.n	800d59e <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800d588:	7dfa      	ldrb	r2, [r7, #23]
 800d58a:	4b1b      	ldr	r3, [pc, #108]	; (800d5f8 <etharp_output+0x1d4>)
 800d58c:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	461a      	mov	r2, r3
 800d592:	68b9      	ldr	r1, [r7, #8]
 800d594:	68f8      	ldr	r0, [r7, #12]
 800d596:	f7ff feab 	bl	800d2f0 <etharp_output_to_arp_index>
 800d59a:	4603      	mov	r3, r0
 800d59c:	e01c      	b.n	800d5d8 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d59e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5a2:	b2db      	uxtb	r3, r3
 800d5a4:	3301      	adds	r3, #1
 800d5a6:	b2db      	uxtb	r3, r3
 800d5a8:	75fb      	strb	r3, [r7, #23]
 800d5aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5ae:	2b09      	cmp	r3, #9
 800d5b0:	ddd0      	ble.n	800d554 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800d5b2:	68ba      	ldr	r2, [r7, #8]
 800d5b4:	69b9      	ldr	r1, [r7, #24]
 800d5b6:	68f8      	ldr	r0, [r7, #12]
 800d5b8:	f000 f822 	bl	800d600 <etharp_query>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	e00b      	b.n	800d5d8 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800d5c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d5ca:	9300      	str	r3, [sp, #0]
 800d5cc:	69fb      	ldr	r3, [r7, #28]
 800d5ce:	68b9      	ldr	r1, [r7, #8]
 800d5d0:	68f8      	ldr	r0, [r7, #12]
 800d5d2:	f001 fcc9 	bl	800ef68 <ethernet_output>
 800d5d6:	4603      	mov	r3, r0
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	3720      	adds	r7, #32
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}
 800d5e0:	08012b1c 	.word	0x08012b1c
 800d5e4:	08012c6c 	.word	0x08012c6c
 800d5e8:	08012b94 	.word	0x08012b94
 800d5ec:	08012cbc 	.word	0x08012cbc
 800d5f0:	08012c5c 	.word	0x08012c5c
 800d5f4:	0801333c 	.word	0x0801333c
 800d5f8:	24004170 	.word	0x24004170
 800d5fc:	24004080 	.word	0x24004080

0800d600 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b08c      	sub	sp, #48	; 0x30
 800d604:	af02      	add	r7, sp, #8
 800d606:	60f8      	str	r0, [r7, #12]
 800d608:	60b9      	str	r1, [r7, #8]
 800d60a:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	3329      	adds	r3, #41	; 0x29
 800d610:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800d612:	23ff      	movs	r3, #255	; 0xff
 800d614:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800d618:	2300      	movs	r3, #0
 800d61a:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	68f9      	ldr	r1, [r7, #12]
 800d622:	4618      	mov	r0, r3
 800d624:	f000 fdfe 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800d628:	4603      	mov	r3, r0
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d10c      	bne.n	800d648 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d636:	2be0      	cmp	r3, #224	; 0xe0
 800d638:	d006      	beq.n	800d648 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d63a:	68bb      	ldr	r3, [r7, #8]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d003      	beq.n	800d648 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d102      	bne.n	800d64e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d648:	f06f 030f 	mvn.w	r3, #15
 800d64c:	e10f      	b.n	800d86e <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800d64e:	68fa      	ldr	r2, [r7, #12]
 800d650:	2101      	movs	r1, #1
 800d652:	68b8      	ldr	r0, [r7, #8]
 800d654:	f7ff fba2 	bl	800cd9c <etharp_find_entry>
 800d658:	4603      	mov	r3, r0
 800d65a:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800d65c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d660:	2b00      	cmp	r3, #0
 800d662:	da02      	bge.n	800d66a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800d664:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d668:	e101      	b.n	800d86e <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800d66a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d66e:	4982      	ldr	r1, [pc, #520]	; (800d878 <etharp_query+0x278>)
 800d670:	4613      	mov	r3, r2
 800d672:	005b      	lsls	r3, r3, #1
 800d674:	4413      	add	r3, r2
 800d676:	00db      	lsls	r3, r3, #3
 800d678:	440b      	add	r3, r1
 800d67a:	3314      	adds	r3, #20
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d117      	bne.n	800d6b2 <etharp_query+0xb2>
    is_new_entry = 1;
 800d682:	2301      	movs	r3, #1
 800d684:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800d686:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d68a:	497b      	ldr	r1, [pc, #492]	; (800d878 <etharp_query+0x278>)
 800d68c:	4613      	mov	r3, r2
 800d68e:	005b      	lsls	r3, r3, #1
 800d690:	4413      	add	r3, r2
 800d692:	00db      	lsls	r3, r3, #3
 800d694:	440b      	add	r3, r1
 800d696:	3314      	adds	r3, #20
 800d698:	2201      	movs	r2, #1
 800d69a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800d69c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6a0:	4975      	ldr	r1, [pc, #468]	; (800d878 <etharp_query+0x278>)
 800d6a2:	4613      	mov	r3, r2
 800d6a4:	005b      	lsls	r3, r3, #1
 800d6a6:	4413      	add	r3, r2
 800d6a8:	00db      	lsls	r3, r3, #3
 800d6aa:	440b      	add	r3, r1
 800d6ac:	3308      	adds	r3, #8
 800d6ae:	68fa      	ldr	r2, [r7, #12]
 800d6b0:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800d6b2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6b6:	4970      	ldr	r1, [pc, #448]	; (800d878 <etharp_query+0x278>)
 800d6b8:	4613      	mov	r3, r2
 800d6ba:	005b      	lsls	r3, r3, #1
 800d6bc:	4413      	add	r3, r2
 800d6be:	00db      	lsls	r3, r3, #3
 800d6c0:	440b      	add	r3, r1
 800d6c2:	3314      	adds	r3, #20
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d012      	beq.n	800d6f0 <etharp_query+0xf0>
 800d6ca:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6ce:	496a      	ldr	r1, [pc, #424]	; (800d878 <etharp_query+0x278>)
 800d6d0:	4613      	mov	r3, r2
 800d6d2:	005b      	lsls	r3, r3, #1
 800d6d4:	4413      	add	r3, r2
 800d6d6:	00db      	lsls	r3, r3, #3
 800d6d8:	440b      	add	r3, r1
 800d6da:	3314      	adds	r3, #20
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	2b01      	cmp	r3, #1
 800d6e0:	d806      	bhi.n	800d6f0 <etharp_query+0xf0>
 800d6e2:	4b66      	ldr	r3, [pc, #408]	; (800d87c <etharp_query+0x27c>)
 800d6e4:	f240 32c9 	movw	r2, #969	; 0x3c9
 800d6e8:	4965      	ldr	r1, [pc, #404]	; (800d880 <etharp_query+0x280>)
 800d6ea:	4866      	ldr	r0, [pc, #408]	; (800d884 <etharp_query+0x284>)
 800d6ec:	f002 ffb0 	bl	8010650 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800d6f0:	6a3b      	ldr	r3, [r7, #32]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d102      	bne.n	800d6fc <etharp_query+0xfc>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d10c      	bne.n	800d716 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800d6fc:	68b9      	ldr	r1, [r7, #8]
 800d6fe:	68f8      	ldr	r0, [r7, #12]
 800d700:	f000 f976 	bl	800d9f0 <etharp_request>
 800d704:	4603      	mov	r3, r0
 800d706:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d102      	bne.n	800d716 <etharp_query+0x116>
      return result;
 800d710:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d714:	e0ab      	b.n	800d86e <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d106      	bne.n	800d72a <etharp_query+0x12a>
 800d71c:	4b57      	ldr	r3, [pc, #348]	; (800d87c <etharp_query+0x27c>)
 800d71e:	f240 32db 	movw	r2, #987	; 0x3db
 800d722:	4959      	ldr	r1, [pc, #356]	; (800d888 <etharp_query+0x288>)
 800d724:	4857      	ldr	r0, [pc, #348]	; (800d884 <etharp_query+0x284>)
 800d726:	f002 ff93 	bl	8010650 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800d72a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d72e:	4952      	ldr	r1, [pc, #328]	; (800d878 <etharp_query+0x278>)
 800d730:	4613      	mov	r3, r2
 800d732:	005b      	lsls	r3, r3, #1
 800d734:	4413      	add	r3, r2
 800d736:	00db      	lsls	r3, r3, #3
 800d738:	440b      	add	r3, r1
 800d73a:	3314      	adds	r3, #20
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d919      	bls.n	800d776 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800d742:	7cfa      	ldrb	r2, [r7, #19]
 800d744:	4b51      	ldr	r3, [pc, #324]	; (800d88c <etharp_query+0x28c>)
 800d746:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800d748:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d74c:	4613      	mov	r3, r2
 800d74e:	005b      	lsls	r3, r3, #1
 800d750:	4413      	add	r3, r2
 800d752:	00db      	lsls	r3, r3, #3
 800d754:	3308      	adds	r3, #8
 800d756:	4a48      	ldr	r2, [pc, #288]	; (800d878 <etharp_query+0x278>)
 800d758:	4413      	add	r3, r2
 800d75a:	1d1a      	adds	r2, r3, #4
 800d75c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d760:	9300      	str	r3, [sp, #0]
 800d762:	4613      	mov	r3, r2
 800d764:	697a      	ldr	r2, [r7, #20]
 800d766:	6879      	ldr	r1, [r7, #4]
 800d768:	68f8      	ldr	r0, [r7, #12]
 800d76a:	f001 fbfd 	bl	800ef68 <ethernet_output>
 800d76e:	4603      	mov	r3, r0
 800d770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d774:	e079      	b.n	800d86a <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d776:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d77a:	493f      	ldr	r1, [pc, #252]	; (800d878 <etharp_query+0x278>)
 800d77c:	4613      	mov	r3, r2
 800d77e:	005b      	lsls	r3, r3, #1
 800d780:	4413      	add	r3, r2
 800d782:	00db      	lsls	r3, r3, #3
 800d784:	440b      	add	r3, r1
 800d786:	3314      	adds	r3, #20
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	d16d      	bne.n	800d86a <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800d78e:	2300      	movs	r3, #0
 800d790:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d796:	e01a      	b.n	800d7ce <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800d798:	69fb      	ldr	r3, [r7, #28]
 800d79a:	895a      	ldrh	r2, [r3, #10]
 800d79c:	69fb      	ldr	r3, [r7, #28]
 800d79e:	891b      	ldrh	r3, [r3, #8]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d10a      	bne.n	800d7ba <etharp_query+0x1ba>
 800d7a4:	69fb      	ldr	r3, [r7, #28]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d006      	beq.n	800d7ba <etharp_query+0x1ba>
 800d7ac:	4b33      	ldr	r3, [pc, #204]	; (800d87c <etharp_query+0x27c>)
 800d7ae:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800d7b2:	4937      	ldr	r1, [pc, #220]	; (800d890 <etharp_query+0x290>)
 800d7b4:	4833      	ldr	r0, [pc, #204]	; (800d884 <etharp_query+0x284>)
 800d7b6:	f002 ff4b 	bl	8010650 <iprintf>
      if (p->type != PBUF_ROM) {
 800d7ba:	69fb      	ldr	r3, [r7, #28]
 800d7bc:	7b1b      	ldrb	r3, [r3, #12]
 800d7be:	2b01      	cmp	r3, #1
 800d7c0:	d002      	beq.n	800d7c8 <etharp_query+0x1c8>
        copy_needed = 1;
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	61bb      	str	r3, [r7, #24]
        break;
 800d7c6:	e005      	b.n	800d7d4 <etharp_query+0x1d4>
      }
      p = p->next;
 800d7c8:	69fb      	ldr	r3, [r7, #28]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d1e1      	bne.n	800d798 <etharp_query+0x198>
    }
    if (copy_needed) {
 800d7d4:	69bb      	ldr	r3, [r7, #24]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d017      	beq.n	800d80a <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800d7da:	69fb      	ldr	r3, [r7, #28]
 800d7dc:	891b      	ldrh	r3, [r3, #8]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	4619      	mov	r1, r3
 800d7e2:	2002      	movs	r0, #2
 800d7e4:	f7f9 fdbc 	bl	8007360 <pbuf_alloc>
 800d7e8:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800d7ea:	69fb      	ldr	r3, [r7, #28]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d011      	beq.n	800d814 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800d7f0:	6879      	ldr	r1, [r7, #4]
 800d7f2:	69f8      	ldr	r0, [r7, #28]
 800d7f4:	f7fa fa56 	bl	8007ca4 <pbuf_copy>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d00a      	beq.n	800d814 <etharp_query+0x214>
          pbuf_free(p);
 800d7fe:	69f8      	ldr	r0, [r7, #28]
 800d800:	f7fa f920 	bl	8007a44 <pbuf_free>
          p = NULL;
 800d804:	2300      	movs	r3, #0
 800d806:	61fb      	str	r3, [r7, #28]
 800d808:	e004      	b.n	800d814 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800d80e:	69f8      	ldr	r0, [r7, #28]
 800d810:	f7fa f9ca 	bl	8007ba8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800d814:	69fb      	ldr	r3, [r7, #28]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d024      	beq.n	800d864 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800d81a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d81e:	4916      	ldr	r1, [pc, #88]	; (800d878 <etharp_query+0x278>)
 800d820:	4613      	mov	r3, r2
 800d822:	005b      	lsls	r3, r3, #1
 800d824:	4413      	add	r3, r2
 800d826:	00db      	lsls	r3, r3, #3
 800d828:	440b      	add	r3, r1
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d00b      	beq.n	800d848 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800d830:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d834:	4910      	ldr	r1, [pc, #64]	; (800d878 <etharp_query+0x278>)
 800d836:	4613      	mov	r3, r2
 800d838:	005b      	lsls	r3, r3, #1
 800d83a:	4413      	add	r3, r2
 800d83c:	00db      	lsls	r3, r3, #3
 800d83e:	440b      	add	r3, r1
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4618      	mov	r0, r3
 800d844:	f7fa f8fe 	bl	8007a44 <pbuf_free>
      }
      arp_table[i].q = p;
 800d848:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d84c:	490a      	ldr	r1, [pc, #40]	; (800d878 <etharp_query+0x278>)
 800d84e:	4613      	mov	r3, r2
 800d850:	005b      	lsls	r3, r3, #1
 800d852:	4413      	add	r3, r2
 800d854:	00db      	lsls	r3, r3, #3
 800d856:	440b      	add	r3, r1
 800d858:	69fa      	ldr	r2, [r7, #28]
 800d85a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800d85c:	2300      	movs	r3, #0
 800d85e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d862:	e002      	b.n	800d86a <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800d864:	23ff      	movs	r3, #255	; 0xff
 800d866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800d86a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3728      	adds	r7, #40	; 0x28
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}
 800d876:	bf00      	nop
 800d878:	24004080 	.word	0x24004080
 800d87c:	08012b1c 	.word	0x08012b1c
 800d880:	08012cc8 	.word	0x08012cc8
 800d884:	08012b94 	.word	0x08012b94
 800d888:	08012cbc 	.word	0x08012cbc
 800d88c:	24004170 	.word	0x24004170
 800d890:	08012cf0 	.word	0x08012cf0

0800d894 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b08a      	sub	sp, #40	; 0x28
 800d898:	af02      	add	r7, sp, #8
 800d89a:	60f8      	str	r0, [r7, #12]
 800d89c:	60b9      	str	r1, [r7, #8]
 800d89e:	607a      	str	r2, [r7, #4]
 800d8a0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d106      	bne.n	800d8ba <etharp_raw+0x26>
 800d8ac:	4b3a      	ldr	r3, [pc, #232]	; (800d998 <etharp_raw+0x104>)
 800d8ae:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800d8b2:	493a      	ldr	r1, [pc, #232]	; (800d99c <etharp_raw+0x108>)
 800d8b4:	483a      	ldr	r0, [pc, #232]	; (800d9a0 <etharp_raw+0x10c>)
 800d8b6:	f002 fecb 	bl	8010650 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	211c      	movs	r1, #28
 800d8be:	2002      	movs	r0, #2
 800d8c0:	f7f9 fd4e 	bl	8007360 <pbuf_alloc>
 800d8c4:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d102      	bne.n	800d8d2 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800d8cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d8d0:	e05d      	b.n	800d98e <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800d8d2:	69bb      	ldr	r3, [r7, #24]
 800d8d4:	895b      	ldrh	r3, [r3, #10]
 800d8d6:	2b1b      	cmp	r3, #27
 800d8d8:	d806      	bhi.n	800d8e8 <etharp_raw+0x54>
 800d8da:	4b2f      	ldr	r3, [pc, #188]	; (800d998 <etharp_raw+0x104>)
 800d8dc:	f240 4264 	movw	r2, #1124	; 0x464
 800d8e0:	4930      	ldr	r1, [pc, #192]	; (800d9a4 <etharp_raw+0x110>)
 800d8e2:	482f      	ldr	r0, [pc, #188]	; (800d9a0 <etharp_raw+0x10c>)
 800d8e4:	f002 feb4 	bl	8010650 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800d8e8:	69bb      	ldr	r3, [r7, #24]
 800d8ea:	685b      	ldr	r3, [r3, #4]
 800d8ec:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800d8ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7f8 fe6b 	bl	80065cc <lwip_htons>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d904:	2b06      	cmp	r3, #6
 800d906:	d006      	beq.n	800d916 <etharp_raw+0x82>
 800d908:	4b23      	ldr	r3, [pc, #140]	; (800d998 <etharp_raw+0x104>)
 800d90a:	f240 426b 	movw	r2, #1131	; 0x46b
 800d90e:	4926      	ldr	r1, [pc, #152]	; (800d9a8 <etharp_raw+0x114>)
 800d910:	4823      	ldr	r0, [pc, #140]	; (800d9a0 <etharp_raw+0x10c>)
 800d912:	f002 fe9d 	bl	8010650 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800d916:	697b      	ldr	r3, [r7, #20]
 800d918:	3308      	adds	r3, #8
 800d91a:	2206      	movs	r2, #6
 800d91c:	6839      	ldr	r1, [r7, #0]
 800d91e:	4618      	mov	r0, r3
 800d920:	f002 fe83 	bl	801062a <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	3312      	adds	r3, #18
 800d928:	2206      	movs	r2, #6
 800d92a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d92c:	4618      	mov	r0, r3
 800d92e:	f002 fe7c 	bl	801062a <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800d932:	697b      	ldr	r3, [r7, #20]
 800d934:	330e      	adds	r3, #14
 800d936:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d938:	6812      	ldr	r2, [r2, #0]
 800d93a:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	3318      	adds	r3, #24
 800d940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d942:	6812      	ldr	r2, [r2, #0]
 800d944:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d946:	697b      	ldr	r3, [r7, #20]
 800d948:	2200      	movs	r2, #0
 800d94a:	701a      	strb	r2, [r3, #0]
 800d94c:	2200      	movs	r2, #0
 800d94e:	f042 0201 	orr.w	r2, r2, #1
 800d952:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	2200      	movs	r2, #0
 800d958:	f042 0208 	orr.w	r2, r2, #8
 800d95c:	709a      	strb	r2, [r3, #2]
 800d95e:	2200      	movs	r2, #0
 800d960:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	2206      	movs	r2, #6
 800d966:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800d968:	697b      	ldr	r3, [r7, #20]
 800d96a:	2204      	movs	r2, #4
 800d96c:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d96e:	f640 0306 	movw	r3, #2054	; 0x806
 800d972:	9300      	str	r3, [sp, #0]
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	68ba      	ldr	r2, [r7, #8]
 800d978:	69b9      	ldr	r1, [r7, #24]
 800d97a:	68f8      	ldr	r0, [r7, #12]
 800d97c:	f001 faf4 	bl	800ef68 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800d980:	69b8      	ldr	r0, [r7, #24]
 800d982:	f7fa f85f 	bl	8007a44 <pbuf_free>
  p = NULL;
 800d986:	2300      	movs	r3, #0
 800d988:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800d98a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3720      	adds	r7, #32
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}
 800d996:	bf00      	nop
 800d998:	08012b1c 	.word	0x08012b1c
 800d99c:	08012c6c 	.word	0x08012c6c
 800d9a0:	08012b94 	.word	0x08012b94
 800d9a4:	08012d0c 	.word	0x08012d0c
 800d9a8:	08012d40 	.word	0x08012d40

0800d9ac <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b088      	sub	sp, #32
 800d9b0:	af04      	add	r7, sp, #16
 800d9b2:	60f8      	str	r0, [r7, #12]
 800d9b4:	60b9      	str	r1, [r7, #8]
 800d9b6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9c8:	2201      	movs	r2, #1
 800d9ca:	9203      	str	r2, [sp, #12]
 800d9cc:	68ba      	ldr	r2, [r7, #8]
 800d9ce:	9202      	str	r2, [sp, #8]
 800d9d0:	4a06      	ldr	r2, [pc, #24]	; (800d9ec <etharp_request_dst+0x40>)
 800d9d2:	9201      	str	r2, [sp, #4]
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	687a      	ldr	r2, [r7, #4]
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f7ff ff5a 	bl	800d894 <etharp_raw>
 800d9e0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3710      	adds	r7, #16
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	08013344 	.word	0x08013344

0800d9f0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b082      	sub	sp, #8
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
 800d9f8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800d9fa:	4a05      	ldr	r2, [pc, #20]	; (800da10 <etharp_request+0x20>)
 800d9fc:	6839      	ldr	r1, [r7, #0]
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f7ff ffd4 	bl	800d9ac <etharp_request_dst>
 800da04:	4603      	mov	r3, r0
}
 800da06:	4618      	mov	r0, r3
 800da08:	3708      	adds	r7, #8
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
 800da0e:	bf00      	nop
 800da10:	0801333c 	.word	0x0801333c

0800da14 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b08e      	sub	sp, #56	; 0x38
 800da18:	af04      	add	r7, sp, #16
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800da1e:	4b7a      	ldr	r3, [pc, #488]	; (800dc08 <icmp_input+0x1f4>)
 800da20:	689b      	ldr	r3, [r3, #8]
 800da22:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800da24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	b29b      	uxth	r3, r3
 800da2a:	f003 030f 	and.w	r3, r3, #15
 800da2e:	b29b      	uxth	r3, r3
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800da34:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da36:	2b13      	cmp	r3, #19
 800da38:	f240 80d1 	bls.w	800dbde <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	895b      	ldrh	r3, [r3, #10]
 800da40:	2b03      	cmp	r3, #3
 800da42:	f240 80ce 	bls.w	800dbe2 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	685b      	ldr	r3, [r3, #4]
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800da50:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800da54:	2b00      	cmp	r3, #0
 800da56:	f000 80bb 	beq.w	800dbd0 <icmp_input+0x1bc>
 800da5a:	2b08      	cmp	r3, #8
 800da5c:	f040 80bb 	bne.w	800dbd6 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800da60:	4b6a      	ldr	r3, [pc, #424]	; (800dc0c <icmp_input+0x1f8>)
 800da62:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800da64:	4b68      	ldr	r3, [pc, #416]	; (800dc08 <icmp_input+0x1f4>)
 800da66:	695b      	ldr	r3, [r3, #20]
 800da68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800da6c:	2be0      	cmp	r3, #224	; 0xe0
 800da6e:	f000 80bf 	beq.w	800dbf0 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800da72:	4b65      	ldr	r3, [pc, #404]	; (800dc08 <icmp_input+0x1f4>)
 800da74:	695a      	ldr	r2, [r3, #20]
 800da76:	4b64      	ldr	r3, [pc, #400]	; (800dc08 <icmp_input+0x1f4>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4619      	mov	r1, r3
 800da7c:	4610      	mov	r0, r2
 800da7e:	f000 fbd1 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	f040 80b5 	bne.w	800dbf4 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	891b      	ldrh	r3, [r3, #8]
 800da8e:	2b07      	cmp	r3, #7
 800da90:	f240 80a9 	bls.w	800dbe6 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800da94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da96:	330e      	adds	r3, #14
 800da98:	b29b      	uxth	r3, r3
 800da9a:	b21b      	sxth	r3, r3
 800da9c:	4619      	mov	r1, r3
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f7f9 ffac 	bl	80079fc <pbuf_header>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d046      	beq.n	800db38 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	891a      	ldrh	r2, [r3, #8]
 800daae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dab0:	4413      	add	r3, r2
 800dab2:	b29b      	uxth	r3, r3
 800dab4:	2200      	movs	r2, #0
 800dab6:	4619      	mov	r1, r3
 800dab8:	2002      	movs	r0, #2
 800daba:	f7f9 fc51 	bl	8007360 <pbuf_alloc>
 800dabe:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800dac0:	69bb      	ldr	r3, [r7, #24]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	f000 8098 	beq.w	800dbf8 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800dac8:	69bb      	ldr	r3, [r7, #24]
 800daca:	895b      	ldrh	r3, [r3, #10]
 800dacc:	461a      	mov	r2, r3
 800dace:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dad0:	3308      	adds	r3, #8
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d203      	bcs.n	800dade <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800dad6:	69b8      	ldr	r0, [r7, #24]
 800dad8:	f7f9 ffb4 	bl	8007a44 <pbuf_free>
        goto icmperr;
 800dadc:	e08d      	b.n	800dbfa <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800dade:	69bb      	ldr	r3, [r7, #24]
 800dae0:	685b      	ldr	r3, [r3, #4]
 800dae2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800dae4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dae6:	4618      	mov	r0, r3
 800dae8:	f002 fd9f 	bl	801062a <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800daec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800daee:	425b      	negs	r3, r3
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	b21b      	sxth	r3, r3
 800daf4:	4619      	mov	r1, r3
 800daf6:	69b8      	ldr	r0, [r7, #24]
 800daf8:	f7f9 ff80 	bl	80079fc <pbuf_header>
 800dafc:	4603      	mov	r3, r0
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d009      	beq.n	800db16 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800db02:	4b43      	ldr	r3, [pc, #268]	; (800dc10 <icmp_input+0x1fc>)
 800db04:	22af      	movs	r2, #175	; 0xaf
 800db06:	4943      	ldr	r1, [pc, #268]	; (800dc14 <icmp_input+0x200>)
 800db08:	4843      	ldr	r0, [pc, #268]	; (800dc18 <icmp_input+0x204>)
 800db0a:	f002 fda1 	bl	8010650 <iprintf>
        pbuf_free(r);
 800db0e:	69b8      	ldr	r0, [r7, #24]
 800db10:	f7f9 ff98 	bl	8007a44 <pbuf_free>
        goto icmperr;
 800db14:	e071      	b.n	800dbfa <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800db16:	6879      	ldr	r1, [r7, #4]
 800db18:	69b8      	ldr	r0, [r7, #24]
 800db1a:	f7fa f8c3 	bl	8007ca4 <pbuf_copy>
 800db1e:	4603      	mov	r3, r0
 800db20:	2b00      	cmp	r3, #0
 800db22:	d003      	beq.n	800db2c <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800db24:	69b8      	ldr	r0, [r7, #24]
 800db26:	f7f9 ff8d 	bl	8007a44 <pbuf_free>
        goto icmperr;
 800db2a:	e066      	b.n	800dbfa <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f7f9 ff89 	bl	8007a44 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800db32:	69bb      	ldr	r3, [r7, #24]
 800db34:	607b      	str	r3, [r7, #4]
 800db36:	e015      	b.n	800db64 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800db38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800db3a:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800db3e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800db42:	33f2      	adds	r3, #242	; 0xf2
 800db44:	b29b      	uxth	r3, r3
 800db46:	b21b      	sxth	r3, r3
 800db48:	4619      	mov	r1, r3
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f7f9 ff56 	bl	80079fc <pbuf_header>
 800db50:	4603      	mov	r3, r0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d006      	beq.n	800db64 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800db56:	4b2e      	ldr	r3, [pc, #184]	; (800dc10 <icmp_input+0x1fc>)
 800db58:	22c0      	movs	r2, #192	; 0xc0
 800db5a:	4930      	ldr	r1, [pc, #192]	; (800dc1c <icmp_input+0x208>)
 800db5c:	482e      	ldr	r0, [pc, #184]	; (800dc18 <icmp_input+0x204>)
 800db5e:	f002 fd77 	bl	8010650 <iprintf>
        goto icmperr;
 800db62:	e04a      	b.n	800dbfa <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800db6a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800db6e:	4619      	mov	r1, r3
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f7f9 ff43 	bl	80079fc <pbuf_header>
 800db76:	4603      	mov	r3, r0
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d12b      	bne.n	800dbd4 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800db82:	69fb      	ldr	r3, [r7, #28]
 800db84:	681a      	ldr	r2, [r3, #0]
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800db8a:	4b1f      	ldr	r3, [pc, #124]	; (800dc08 <icmp_input+0x1f4>)
 800db8c:	691a      	ldr	r2, [r3, #16]
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800db92:	697b      	ldr	r3, [r7, #20]
 800db94:	2200      	movs	r2, #0
 800db96:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800db98:	697b      	ldr	r3, [r7, #20]
 800db9a:	2200      	movs	r2, #0
 800db9c:	709a      	strb	r2, [r3, #2]
 800db9e:	2200      	movs	r2, #0
 800dba0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800dba2:	693b      	ldr	r3, [r7, #16]
 800dba4:	22ff      	movs	r2, #255	; 0xff
 800dba6:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800dba8:	693b      	ldr	r3, [r7, #16]
 800dbaa:	2200      	movs	r2, #0
 800dbac:	729a      	strb	r2, [r3, #10]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	9302      	str	r3, [sp, #8]
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	9301      	str	r3, [sp, #4]
 800dbba:	2300      	movs	r3, #0
 800dbbc:	9300      	str	r3, [sp, #0]
 800dbbe:	23ff      	movs	r3, #255	; 0xff
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	69f9      	ldr	r1, [r7, #28]
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 fa5b 	bl	800e080 <ip4_output_if>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800dbce:	e001      	b.n	800dbd4 <icmp_input+0x1c0>
    break;
 800dbd0:	bf00      	nop
 800dbd2:	e000      	b.n	800dbd6 <icmp_input+0x1c2>
    break;
 800dbd4:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f7f9 ff34 	bl	8007a44 <pbuf_free>
  return;
 800dbdc:	e011      	b.n	800dc02 <icmp_input+0x1ee>
    goto lenerr;
 800dbde:	bf00      	nop
 800dbe0:	e002      	b.n	800dbe8 <icmp_input+0x1d4>
    goto lenerr;
 800dbe2:	bf00      	nop
 800dbe4:	e000      	b.n	800dbe8 <icmp_input+0x1d4>
      goto lenerr;
 800dbe6:	bf00      	nop
lenerr:
  pbuf_free(p);
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f7f9 ff2b 	bl	8007a44 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dbee:	e008      	b.n	800dc02 <icmp_input+0x1ee>
      goto icmperr;
 800dbf0:	bf00      	nop
 800dbf2:	e002      	b.n	800dbfa <icmp_input+0x1e6>
      goto icmperr;
 800dbf4:	bf00      	nop
 800dbf6:	e000      	b.n	800dbfa <icmp_input+0x1e6>
        goto icmperr;
 800dbf8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f7f9 ff22 	bl	8007a44 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dc00:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800dc02:	3728      	adds	r7, #40	; 0x28
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	24004198 	.word	0x24004198
 800dc0c:	240041ac 	.word	0x240041ac
 800dc10:	08012d84 	.word	0x08012d84
 800dc14:	08012dbc 	.word	0x08012dbc
 800dc18:	08012df4 	.word	0x08012df4
 800dc1c:	08012e1c 	.word	0x08012e1c

0800dc20 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b082      	sub	sp, #8
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	460b      	mov	r3, r1
 800dc2a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800dc2c:	78fb      	ldrb	r3, [r7, #3]
 800dc2e:	461a      	mov	r2, r3
 800dc30:	2103      	movs	r1, #3
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f000 f814 	bl	800dc60 <icmp_send_response>
}
 800dc38:	bf00      	nop
 800dc3a:	3708      	adds	r7, #8
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	bd80      	pop	{r7, pc}

0800dc40 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b082      	sub	sp, #8
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	460b      	mov	r3, r1
 800dc4a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800dc4c:	78fb      	ldrb	r3, [r7, #3]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	210b      	movs	r1, #11
 800dc52:	6878      	ldr	r0, [r7, #4]
 800dc54:	f000 f804 	bl	800dc60 <icmp_send_response>
}
 800dc58:	bf00      	nop
 800dc5a:	3708      	adds	r7, #8
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b08c      	sub	sp, #48	; 0x30
 800dc64:	af04      	add	r7, sp, #16
 800dc66:	6078      	str	r0, [r7, #4]
 800dc68:	460b      	mov	r3, r1
 800dc6a:	70fb      	strb	r3, [r7, #3]
 800dc6c:	4613      	mov	r3, r2
 800dc6e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800dc70:	2200      	movs	r2, #0
 800dc72:	2124      	movs	r1, #36	; 0x24
 800dc74:	2001      	movs	r0, #1
 800dc76:	f7f9 fb73 	bl	8007360 <pbuf_alloc>
 800dc7a:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800dc7c:	69fb      	ldr	r3, [r7, #28]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d04c      	beq.n	800dd1c <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800dc82:	69fb      	ldr	r3, [r7, #28]
 800dc84:	895b      	ldrh	r3, [r3, #10]
 800dc86:	2b23      	cmp	r3, #35	; 0x23
 800dc88:	d806      	bhi.n	800dc98 <icmp_send_response+0x38>
 800dc8a:	4b26      	ldr	r3, [pc, #152]	; (800dd24 <icmp_send_response+0xc4>)
 800dc8c:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800dc90:	4925      	ldr	r1, [pc, #148]	; (800dd28 <icmp_send_response+0xc8>)
 800dc92:	4826      	ldr	r0, [pc, #152]	; (800dd2c <icmp_send_response+0xcc>)
 800dc94:	f002 fcdc 	bl	8010650 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800dc9e:	69fb      	ldr	r3, [r7, #28]
 800dca0:	685b      	ldr	r3, [r3, #4]
 800dca2:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800dca4:	697b      	ldr	r3, [r7, #20]
 800dca6:	78fa      	ldrb	r2, [r7, #3]
 800dca8:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	78ba      	ldrb	r2, [r7, #2]
 800dcae:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800dcb0:	697b      	ldr	r3, [r7, #20]
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	711a      	strb	r2, [r3, #4]
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	719a      	strb	r2, [r3, #6]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800dcc4:	69fb      	ldr	r3, [r7, #28]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	f103 0008 	add.w	r0, r3, #8
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	221c      	movs	r2, #28
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	f002 fca9 	bl	801062a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800dcd8:	69bb      	ldr	r3, [r7, #24]
 800dcda:	68db      	ldr	r3, [r3, #12]
 800dcdc:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800dcde:	f107 030c 	add.w	r3, r7, #12
 800dce2:	4618      	mov	r0, r3
 800dce4:	f000 f824 	bl	800dd30 <ip4_route>
 800dce8:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d011      	beq.n	800dd14 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	709a      	strb	r2, [r3, #2]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800dcfa:	f107 020c 	add.w	r2, r7, #12
 800dcfe:	693b      	ldr	r3, [r7, #16]
 800dd00:	9302      	str	r3, [sp, #8]
 800dd02:	2301      	movs	r3, #1
 800dd04:	9301      	str	r3, [sp, #4]
 800dd06:	2300      	movs	r3, #0
 800dd08:	9300      	str	r3, [sp, #0]
 800dd0a:	23ff      	movs	r3, #255	; 0xff
 800dd0c:	2100      	movs	r1, #0
 800dd0e:	69f8      	ldr	r0, [r7, #28]
 800dd10:	f000 f9b6 	bl	800e080 <ip4_output_if>
  }
  pbuf_free(q);
 800dd14:	69f8      	ldr	r0, [r7, #28]
 800dd16:	f7f9 fe95 	bl	8007a44 <pbuf_free>
 800dd1a:	e000      	b.n	800dd1e <icmp_send_response+0xbe>
    return;
 800dd1c:	bf00      	nop
}
 800dd1e:	3720      	adds	r7, #32
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}
 800dd24:	08012d84 	.word	0x08012d84
 800dd28:	08012e50 	.word	0x08012e50
 800dd2c:	08012df4 	.word	0x08012df4

0800dd30 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800dd30:	b480      	push	{r7}
 800dd32:	b085      	sub	sp, #20
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800dd38:	4b30      	ldr	r3, [pc, #192]	; (800ddfc <ip4_route+0xcc>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	60fb      	str	r3, [r7, #12]
 800dd3e:	e036      	b.n	800ddae <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd46:	f003 0301 	and.w	r3, r3, #1
 800dd4a:	b2db      	uxtb	r3, r3
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d02b      	beq.n	800dda8 <ip4_route+0x78>
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd56:	089b      	lsrs	r3, r3, #2
 800dd58:	f003 0301 	and.w	r3, r3, #1
 800dd5c:	b2db      	uxtb	r3, r3
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d022      	beq.n	800dda8 <ip4_route+0x78>
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	3304      	adds	r3, #4
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d01d      	beq.n	800dda8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681a      	ldr	r2, [r3, #0]
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	3304      	adds	r3, #4
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	405a      	eors	r2, r3
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	3308      	adds	r3, #8
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4013      	ands	r3, r2
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d101      	bne.n	800dd88 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	e033      	b.n	800ddf0 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd8e:	f003 0302 	and.w	r3, r3, #2
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d108      	bne.n	800dda8 <ip4_route+0x78>
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	330c      	adds	r3, #12
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	429a      	cmp	r2, r3
 800dda2:	d101      	bne.n	800dda8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	e023      	b.n	800ddf0 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	60fb      	str	r3, [r7, #12]
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d1c5      	bne.n	800dd40 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ddb4:	4b12      	ldr	r3, [pc, #72]	; (800de00 <ip4_route+0xd0>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d015      	beq.n	800dde8 <ip4_route+0xb8>
 800ddbc:	4b10      	ldr	r3, [pc, #64]	; (800de00 <ip4_route+0xd0>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ddc4:	f003 0301 	and.w	r3, r3, #1
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d00d      	beq.n	800dde8 <ip4_route+0xb8>
 800ddcc:	4b0c      	ldr	r3, [pc, #48]	; (800de00 <ip4_route+0xd0>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ddd4:	f003 0304 	and.w	r3, r3, #4
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d005      	beq.n	800dde8 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800dddc:	4b08      	ldr	r3, [pc, #32]	; (800de00 <ip4_route+0xd0>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	3304      	adds	r3, #4
 800dde2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d101      	bne.n	800ddec <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800dde8:	2300      	movs	r3, #0
 800ddea:	e001      	b.n	800ddf0 <ip4_route+0xc0>
  }

  return netif_default;
 800ddec:	4b04      	ldr	r3, [pc, #16]	; (800de00 <ip4_route+0xd0>)
 800ddee:	681b      	ldr	r3, [r3, #0]
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	3714      	adds	r7, #20
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfa:	4770      	bx	lr
 800ddfc:	2400acc4 	.word	0x2400acc4
 800de00:	2400acc8 	.word	0x2400acc8

0800de04 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b086      	sub	sp, #24
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
 800de0c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800de14:	697b      	ldr	r3, [r7, #20]
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	091b      	lsrs	r3, r3, #4
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	2b04      	cmp	r3, #4
 800de1e:	d004      	beq.n	800de2a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f7f9 fe0f 	bl	8007a44 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800de26:	2300      	movs	r3, #0
 800de28:	e122      	b.n	800e070 <ip4_input+0x26c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	b29b      	uxth	r3, r3
 800de30:	f003 030f 	and.w	r3, r3, #15
 800de34:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800de36:	897b      	ldrh	r3, [r7, #10]
 800de38:	009b      	lsls	r3, r3, #2
 800de3a:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	885b      	ldrh	r3, [r3, #2]
 800de40:	b29b      	uxth	r3, r3
 800de42:	4618      	mov	r0, r3
 800de44:	f7f8 fbc2 	bl	80065cc <lwip_htons>
 800de48:	4603      	mov	r3, r0
 800de4a:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	891b      	ldrh	r3, [r3, #8]
 800de50:	893a      	ldrh	r2, [r7, #8]
 800de52:	429a      	cmp	r2, r3
 800de54:	d204      	bcs.n	800de60 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800de56:	893b      	ldrh	r3, [r7, #8]
 800de58:	4619      	mov	r1, r3
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f7f9 fc7e 	bl	800775c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	895b      	ldrh	r3, [r3, #10]
 800de64:	897a      	ldrh	r2, [r7, #10]
 800de66:	429a      	cmp	r2, r3
 800de68:	d807      	bhi.n	800de7a <ip4_input+0x76>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	891b      	ldrh	r3, [r3, #8]
 800de6e:	893a      	ldrh	r2, [r7, #8]
 800de70:	429a      	cmp	r2, r3
 800de72:	d802      	bhi.n	800de7a <ip4_input+0x76>
 800de74:	897b      	ldrh	r3, [r7, #10]
 800de76:	2b13      	cmp	r3, #19
 800de78:	d804      	bhi.n	800de84 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800de7a:	6878      	ldr	r0, [r7, #4]
 800de7c:	f7f9 fde2 	bl	8007a44 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800de80:	2300      	movs	r3, #0
 800de82:	e0f5      	b.n	800e070 <ip4_input+0x26c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	691b      	ldr	r3, [r3, #16]
 800de88:	4a7b      	ldr	r2, [pc, #492]	; (800e078 <ip4_input+0x274>)
 800de8a:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	68db      	ldr	r3, [r3, #12]
 800de90:	4a79      	ldr	r2, [pc, #484]	; (800e078 <ip4_input+0x274>)
 800de92:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800de94:	4b78      	ldr	r3, [pc, #480]	; (800e078 <ip4_input+0x274>)
 800de96:	695b      	ldr	r3, [r3, #20]
 800de98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800de9c:	2be0      	cmp	r3, #224	; 0xe0
 800de9e:	d112      	bne.n	800dec6 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dea6:	f003 0301 	and.w	r3, r3, #1
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	2b00      	cmp	r3, #0
 800deae:	d007      	beq.n	800dec0 <ip4_input+0xbc>
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	3304      	adds	r3, #4
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d002      	beq.n	800dec0 <ip4_input+0xbc>
      netif = inp;
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	613b      	str	r3, [r7, #16]
 800debe:	e041      	b.n	800df44 <ip4_input+0x140>
    } else {
      netif = NULL;
 800dec0:	2300      	movs	r3, #0
 800dec2:	613b      	str	r3, [r7, #16]
 800dec4:	e03e      	b.n	800df44 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800dec6:	2301      	movs	r3, #1
 800dec8:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800dece:	693b      	ldr	r3, [r7, #16]
 800ded0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ded4:	f003 0301 	and.w	r3, r3, #1
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d014      	beq.n	800df08 <ip4_input+0x104>
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	3304      	adds	r3, #4
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d00f      	beq.n	800df08 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800dee8:	4b63      	ldr	r3, [pc, #396]	; (800e078 <ip4_input+0x274>)
 800deea:	695a      	ldr	r2, [r3, #20]
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	3304      	adds	r3, #4
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	429a      	cmp	r2, r3
 800def4:	d026      	beq.n	800df44 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800def6:	4b60      	ldr	r3, [pc, #384]	; (800e078 <ip4_input+0x274>)
 800def8:	695b      	ldr	r3, [r3, #20]
 800defa:	6939      	ldr	r1, [r7, #16]
 800defc:	4618      	mov	r0, r3
 800defe:	f000 f991 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800df02:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800df04:	2b00      	cmp	r3, #0
 800df06:	d11d      	bne.n	800df44 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d00d      	beq.n	800df2a <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800df0e:	4b5a      	ldr	r3, [pc, #360]	; (800e078 <ip4_input+0x274>)
 800df10:	695b      	ldr	r3, [r3, #20]
 800df12:	b2db      	uxtb	r3, r3
 800df14:	2b7f      	cmp	r3, #127	; 0x7f
 800df16:	d102      	bne.n	800df1e <ip4_input+0x11a>
          netif = NULL;
 800df18:	2300      	movs	r3, #0
 800df1a:	613b      	str	r3, [r7, #16]
          break;
 800df1c:	e012      	b.n	800df44 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800df1e:	2300      	movs	r3, #0
 800df20:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800df22:	4b56      	ldr	r3, [pc, #344]	; (800e07c <ip4_input+0x278>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	613b      	str	r3, [r7, #16]
 800df28:	e002      	b.n	800df30 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800df30:	693a      	ldr	r2, [r7, #16]
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	429a      	cmp	r2, r3
 800df36:	d102      	bne.n	800df3e <ip4_input+0x13a>
        netif = netif->next;
 800df38:	693b      	ldr	r3, [r7, #16]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d1c4      	bne.n	800dece <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df44:	4b4c      	ldr	r3, [pc, #304]	; (800e078 <ip4_input+0x274>)
 800df46:	691b      	ldr	r3, [r3, #16]
 800df48:	6839      	ldr	r1, [r7, #0]
 800df4a:	4618      	mov	r0, r3
 800df4c:	f000 f96a 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d105      	bne.n	800df62 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800df56:	4b48      	ldr	r3, [pc, #288]	; (800e078 <ip4_input+0x274>)
 800df58:	691b      	ldr	r3, [r3, #16]
 800df5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df5e:	2be0      	cmp	r3, #224	; 0xe0
 800df60:	d104      	bne.n	800df6c <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f7f9 fd6e 	bl	8007a44 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800df68:	2300      	movs	r3, #0
 800df6a:	e081      	b.n	800e070 <ip4_input+0x26c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800df6c:	693b      	ldr	r3, [r7, #16]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d104      	bne.n	800df7c <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f7f9 fd66 	bl	8007a44 <pbuf_free>
    return ERR_OK;
 800df78:	2300      	movs	r3, #0
 800df7a:	e079      	b.n	800e070 <ip4_input+0x26c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	88db      	ldrh	r3, [r3, #6]
 800df80:	b29b      	uxth	r3, r3
 800df82:	461a      	mov	r2, r3
 800df84:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800df88:	4013      	ands	r3, r2
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d00b      	beq.n	800dfa6 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 fc8e 	bl	800e8b0 <ip4_reass>
 800df94:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d101      	bne.n	800dfa0 <ip4_input+0x19c>
      return ERR_OK;
 800df9c:	2300      	movs	r3, #0
 800df9e:	e067      	b.n	800e070 <ip4_input+0x26c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800dfa6:	4a34      	ldr	r2, [pc, #208]	; (800e078 <ip4_input+0x274>)
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800dfac:	4a32      	ldr	r2, [pc, #200]	; (800e078 <ip4_input+0x274>)
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800dfb2:	4a31      	ldr	r2, [pc, #196]	; (800e078 <ip4_input+0x274>)
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	781b      	ldrb	r3, [r3, #0]
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	f003 030f 	and.w	r3, r3, #15
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	b29a      	uxth	r2, r3
 800dfc8:	4b2b      	ldr	r3, [pc, #172]	; (800e078 <ip4_input+0x274>)
 800dfca:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800dfcc:	897b      	ldrh	r3, [r7, #10]
 800dfce:	425b      	negs	r3, r3
 800dfd0:	b29b      	uxth	r3, r3
 800dfd2:	b21b      	sxth	r3, r3
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f7f9 fd10 	bl	80079fc <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800dfdc:	697b      	ldr	r3, [r7, #20]
 800dfde:	7a5b      	ldrb	r3, [r3, #9]
 800dfe0:	2b06      	cmp	r3, #6
 800dfe2:	d009      	beq.n	800dff8 <ip4_input+0x1f4>
 800dfe4:	2b11      	cmp	r3, #17
 800dfe6:	d002      	beq.n	800dfee <ip4_input+0x1ea>
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	d00a      	beq.n	800e002 <ip4_input+0x1fe>
 800dfec:	e00e      	b.n	800e00c <ip4_input+0x208>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800dfee:	6839      	ldr	r1, [r7, #0]
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f7fe fce3 	bl	800c9bc <udp_input>
      break;
 800dff6:	e028      	b.n	800e04a <ip4_input+0x246>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 800dff8:	6839      	ldr	r1, [r7, #0]
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f7fb f96a 	bl	80092d4 <tcp_input>
      break;
 800e000:	e023      	b.n	800e04a <ip4_input+0x246>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800e002:	6839      	ldr	r1, [r7, #0]
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f7ff fd05 	bl	800da14 <icmp_input>
      break;
 800e00a:	e01e      	b.n	800e04a <ip4_input+0x246>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e00c:	4b1a      	ldr	r3, [pc, #104]	; (800e078 <ip4_input+0x274>)
 800e00e:	695b      	ldr	r3, [r3, #20]
 800e010:	6939      	ldr	r1, [r7, #16]
 800e012:	4618      	mov	r0, r3
 800e014:	f000 f906 	bl	800e224 <ip4_addr_isbroadcast_u32>
 800e018:	4603      	mov	r3, r0
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d112      	bne.n	800e044 <ip4_input+0x240>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e01e:	4b16      	ldr	r3, [pc, #88]	; (800e078 <ip4_input+0x274>)
 800e020:	695b      	ldr	r3, [r3, #20]
 800e022:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e026:	2be0      	cmp	r3, #224	; 0xe0
 800e028:	d00c      	beq.n	800e044 <ip4_input+0x240>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800e02a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e02e:	4619      	mov	r1, r3
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f7f9 fcf5 	bl	8007a20 <pbuf_header_force>
        p->payload = iphdr;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	697a      	ldr	r2, [r7, #20]
 800e03a:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e03c:	2102      	movs	r1, #2
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f7ff fdee 	bl	800dc20 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f7f9 fcfd 	bl	8007a44 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e04a:	4b0b      	ldr	r3, [pc, #44]	; (800e078 <ip4_input+0x274>)
 800e04c:	2200      	movs	r2, #0
 800e04e:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e050:	4b09      	ldr	r3, [pc, #36]	; (800e078 <ip4_input+0x274>)
 800e052:	2200      	movs	r2, #0
 800e054:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800e056:	4b08      	ldr	r3, [pc, #32]	; (800e078 <ip4_input+0x274>)
 800e058:	2200      	movs	r2, #0
 800e05a:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e05c:	4b06      	ldr	r3, [pc, #24]	; (800e078 <ip4_input+0x274>)
 800e05e:	2200      	movs	r2, #0
 800e060:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e062:	4b05      	ldr	r3, [pc, #20]	; (800e078 <ip4_input+0x274>)
 800e064:	2200      	movs	r2, #0
 800e066:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e068:	4b03      	ldr	r3, [pc, #12]	; (800e078 <ip4_input+0x274>)
 800e06a:	2200      	movs	r2, #0
 800e06c:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	3718      	adds	r7, #24
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	24004198 	.word	0x24004198
 800e07c:	2400acc4 	.word	0x2400acc4

0800e080 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b08a      	sub	sp, #40	; 0x28
 800e084:	af04      	add	r7, sp, #16
 800e086:	60f8      	str	r0, [r7, #12]
 800e088:	60b9      	str	r1, [r7, #8]
 800e08a:	607a      	str	r2, [r7, #4]
 800e08c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800e08e:	68bb      	ldr	r3, [r7, #8]
 800e090:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d009      	beq.n	800e0ac <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d003      	beq.n	800e0a6 <ip4_output_if+0x26>
 800e09e:	68bb      	ldr	r3, [r7, #8]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d102      	bne.n	800e0ac <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800e0a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0a8:	3304      	adds	r3, #4
 800e0aa:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e0ac:	78fa      	ldrb	r2, [r7, #3]
 800e0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0b0:	9302      	str	r3, [sp, #8]
 800e0b2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e0b6:	9301      	str	r3, [sp, #4]
 800e0b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e0bc:	9300      	str	r3, [sp, #0]
 800e0be:	4613      	mov	r3, r2
 800e0c0:	687a      	ldr	r2, [r7, #4]
 800e0c2:	6979      	ldr	r1, [r7, #20]
 800e0c4:	68f8      	ldr	r0, [r7, #12]
 800e0c6:	f000 f805 	bl	800e0d4 <ip4_output_if_src>
 800e0ca:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	3718      	adds	r7, #24
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}

0800e0d4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b088      	sub	sp, #32
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	607a      	str	r2, [r7, #4]
 800e0e0:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	89db      	ldrh	r3, [r3, #14]
 800e0e6:	2b01      	cmp	r3, #1
 800e0e8:	d006      	beq.n	800e0f8 <ip4_output_if_src+0x24>
 800e0ea:	4b48      	ldr	r3, [pc, #288]	; (800e20c <ip4_output_if_src+0x138>)
 800e0ec:	f240 3233 	movw	r2, #819	; 0x333
 800e0f0:	4947      	ldr	r1, [pc, #284]	; (800e210 <ip4_output_if_src+0x13c>)
 800e0f2:	4848      	ldr	r0, [pc, #288]	; (800e214 <ip4_output_if_src+0x140>)
 800e0f4:	f002 faac 	bl	8010650 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d060      	beq.n	800e1c0 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800e0fe:	2314      	movs	r3, #20
 800e100:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800e102:	2114      	movs	r1, #20
 800e104:	68f8      	ldr	r0, [r7, #12]
 800e106:	f7f9 fc79 	bl	80079fc <pbuf_header>
 800e10a:	4603      	mov	r3, r0
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d002      	beq.n	800e116 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e110:	f06f 0301 	mvn.w	r3, #1
 800e114:	e075      	b.n	800e202 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	685b      	ldr	r3, [r3, #4]
 800e11a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	895b      	ldrh	r3, [r3, #10]
 800e120:	2b13      	cmp	r3, #19
 800e122:	d806      	bhi.n	800e132 <ip4_output_if_src+0x5e>
 800e124:	4b39      	ldr	r3, [pc, #228]	; (800e20c <ip4_output_if_src+0x138>)
 800e126:	f240 3261 	movw	r2, #865	; 0x361
 800e12a:	493b      	ldr	r1, [pc, #236]	; (800e218 <ip4_output_if_src+0x144>)
 800e12c:	4839      	ldr	r0, [pc, #228]	; (800e214 <ip4_output_if_src+0x140>)
 800e12e:	f002 fa8f 	bl	8010650 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800e132:	69fb      	ldr	r3, [r7, #28]
 800e134:	78fa      	ldrb	r2, [r7, #3]
 800e136:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800e13e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681a      	ldr	r2, [r3, #0]
 800e144:	69fb      	ldr	r3, [r7, #28]
 800e146:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e148:	8b7b      	ldrh	r3, [r7, #26]
 800e14a:	089b      	lsrs	r3, r3, #2
 800e14c:	b29b      	uxth	r3, r3
 800e14e:	b2db      	uxtb	r3, r3
 800e150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e154:	b2da      	uxtb	r2, r3
 800e156:	69fb      	ldr	r3, [r7, #28]
 800e158:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800e160:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	891b      	ldrh	r3, [r3, #8]
 800e166:	4618      	mov	r0, r3
 800e168:	f7f8 fa30 	bl	80065cc <lwip_htons>
 800e16c:	4603      	mov	r3, r0
 800e16e:	461a      	mov	r2, r3
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e174:	69fb      	ldr	r3, [r7, #28]
 800e176:	2200      	movs	r2, #0
 800e178:	719a      	strb	r2, [r3, #6]
 800e17a:	2200      	movs	r2, #0
 800e17c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e17e:	4b27      	ldr	r3, [pc, #156]	; (800e21c <ip4_output_if_src+0x148>)
 800e180:	881b      	ldrh	r3, [r3, #0]
 800e182:	4618      	mov	r0, r3
 800e184:	f7f8 fa22 	bl	80065cc <lwip_htons>
 800e188:	4603      	mov	r3, r0
 800e18a:	461a      	mov	r2, r3
 800e18c:	69fb      	ldr	r3, [r7, #28]
 800e18e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e190:	4b22      	ldr	r3, [pc, #136]	; (800e21c <ip4_output_if_src+0x148>)
 800e192:	881b      	ldrh	r3, [r3, #0]
 800e194:	3301      	adds	r3, #1
 800e196:	b29a      	uxth	r2, r3
 800e198:	4b20      	ldr	r3, [pc, #128]	; (800e21c <ip4_output_if_src+0x148>)
 800e19a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d104      	bne.n	800e1ac <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e1a2:	4b1f      	ldr	r3, [pc, #124]	; (800e220 <ip4_output_if_src+0x14c>)
 800e1a4:	681a      	ldr	r2, [r3, #0]
 800e1a6:	69fb      	ldr	r3, [r7, #28]
 800e1a8:	60da      	str	r2, [r3, #12]
 800e1aa:	e003      	b.n	800e1b4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	681a      	ldr	r2, [r3, #0]
 800e1b0:	69fb      	ldr	r3, [r7, #28]
 800e1b2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e1b4:	69fb      	ldr	r3, [r7, #28]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	729a      	strb	r2, [r3, #10]
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	72da      	strb	r2, [r3, #11]
 800e1be:	e008      	b.n	800e1d2 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	685b      	ldr	r3, [r3, #4]
 800e1c4:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e1c6:	69fb      	ldr	r3, [r7, #28]
 800e1c8:	691b      	ldr	r3, [r3, #16]
 800e1ca:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800e1cc:	f107 0314 	add.w	r3, r7, #20
 800e1d0:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d00c      	beq.n	800e1f4 <ip4_output_if_src+0x120>
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	891a      	ldrh	r2, [r3, #8]
 800e1de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e1e2:	429a      	cmp	r2, r3
 800e1e4:	d906      	bls.n	800e1f4 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800e1e6:	687a      	ldr	r2, [r7, #4]
 800e1e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e1ea:	68f8      	ldr	r0, [r7, #12]
 800e1ec:	f000 fd0a 	bl	800ec04 <ip4_frag>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	e006      	b.n	800e202 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800e1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f6:	695b      	ldr	r3, [r3, #20]
 800e1f8:	687a      	ldr	r2, [r7, #4]
 800e1fa:	68f9      	ldr	r1, [r7, #12]
 800e1fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e1fe:	4798      	blx	r3
 800e200:	4603      	mov	r3, r0
}
 800e202:	4618      	mov	r0, r3
 800e204:	3720      	adds	r7, #32
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
 800e20a:	bf00      	nop
 800e20c:	08012e7c 	.word	0x08012e7c
 800e210:	08012eb0 	.word	0x08012eb0
 800e214:	08012ebc 	.word	0x08012ebc
 800e218:	08012ee4 	.word	0x08012ee4
 800e21c:	24004172 	.word	0x24004172
 800e220:	08013338 	.word	0x08013338

0800e224 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800e224:	b480      	push	{r7}
 800e226:	b085      	sub	sp, #20
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e238:	d002      	beq.n	800e240 <ip4_addr_isbroadcast_u32+0x1c>
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d101      	bne.n	800e244 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800e240:	2301      	movs	r3, #1
 800e242:	e02a      	b.n	800e29a <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e24a:	f003 0302 	and.w	r3, r3, #2
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d101      	bne.n	800e256 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800e252:	2300      	movs	r3, #0
 800e254:	e021      	b.n	800e29a <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	3304      	adds	r3, #4
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	687a      	ldr	r2, [r7, #4]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d101      	bne.n	800e266 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800e262:	2300      	movs	r3, #0
 800e264:	e019      	b.n	800e29a <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e266:	68fa      	ldr	r2, [r7, #12]
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	3304      	adds	r3, #4
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	405a      	eors	r2, r3
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	3308      	adds	r3, #8
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	4013      	ands	r3, r2
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d10d      	bne.n	800e298 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	3308      	adds	r3, #8
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	43da      	mvns	r2, r3
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	3308      	adds	r3, #8
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e290:	429a      	cmp	r2, r3
 800e292:	d101      	bne.n	800e298 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800e294:	2301      	movs	r3, #1
 800e296:	e000      	b.n	800e29a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800e298:	2300      	movs	r3, #0
  }
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	3714      	adds	r7, #20
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a4:	4770      	bx	lr
	...

0800e2a8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b084      	sub	sp, #16
 800e2ac:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800e2b2:	4b12      	ldr	r3, [pc, #72]	; (800e2fc <ip_reass_tmr+0x54>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800e2b8:	e018      	b.n	800e2ec <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	7fdb      	ldrb	r3, [r3, #31]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d00b      	beq.n	800e2da <ip_reass_tmr+0x32>
      r->timer--;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	7fdb      	ldrb	r3, [r3, #31]
 800e2c6:	3b01      	subs	r3, #1
 800e2c8:	b2da      	uxtb	r2, r3
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	60fb      	str	r3, [r7, #12]
 800e2d8:	e008      	b.n	800e2ec <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800e2e4:	68b9      	ldr	r1, [r7, #8]
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 f80a 	bl	800e300 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d1e3      	bne.n	800e2ba <ip_reass_tmr+0x12>
     }
   }
}
 800e2f2:	bf00      	nop
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	24004174 	.word	0x24004174

0800e300 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b088      	sub	sp, #32
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800e30a:	2300      	movs	r3, #0
 800e30c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	429a      	cmp	r2, r3
 800e314:	d105      	bne.n	800e322 <ip_reass_free_complete_datagram+0x22>
 800e316:	4b45      	ldr	r3, [pc, #276]	; (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e318:	22ab      	movs	r2, #171	; 0xab
 800e31a:	4945      	ldr	r1, [pc, #276]	; (800e430 <ip_reass_free_complete_datagram+0x130>)
 800e31c:	4845      	ldr	r0, [pc, #276]	; (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e31e:	f002 f997 	bl	8010650 <iprintf>
  if (prev != NULL) {
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d00a      	beq.n	800e33e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d005      	beq.n	800e33e <ip_reass_free_complete_datagram+0x3e>
 800e332:	4b3e      	ldr	r3, [pc, #248]	; (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e334:	22ad      	movs	r2, #173	; 0xad
 800e336:	4940      	ldr	r1, [pc, #256]	; (800e438 <ip_reass_free_complete_datagram+0x138>)
 800e338:	483e      	ldr	r0, [pc, #248]	; (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e33a:	f002 f989 	bl	8010650 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	685b      	ldr	r3, [r3, #4]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	889b      	ldrh	r3, [r3, #4]
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d12a      	bne.n	800e3a6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e35e:	69bb      	ldr	r3, [r7, #24]
 800e360:	6858      	ldr	r0, [r3, #4]
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	3308      	adds	r3, #8
 800e366:	2214      	movs	r2, #20
 800e368:	4619      	mov	r1, r3
 800e36a:	f002 f95e 	bl	801062a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800e36e:	2101      	movs	r1, #1
 800e370:	69b8      	ldr	r0, [r7, #24]
 800e372:	f7ff fc65 	bl	800dc40 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800e376:	69b8      	ldr	r0, [r7, #24]
 800e378:	f7f9 fbfe 	bl	8007b78 <pbuf_clen>
 800e37c:	4603      	mov	r3, r0
 800e37e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e380:	8bfa      	ldrh	r2, [r7, #30]
 800e382:	8a7b      	ldrh	r3, [r7, #18]
 800e384:	4413      	add	r3, r2
 800e386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e38a:	db05      	blt.n	800e398 <ip_reass_free_complete_datagram+0x98>
 800e38c:	4b27      	ldr	r3, [pc, #156]	; (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e38e:	22bc      	movs	r2, #188	; 0xbc
 800e390:	492a      	ldr	r1, [pc, #168]	; (800e43c <ip_reass_free_complete_datagram+0x13c>)
 800e392:	4828      	ldr	r0, [pc, #160]	; (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e394:	f002 f95c 	bl	8010650 <iprintf>
    pbufs_freed += clen;
 800e398:	8bfa      	ldrh	r2, [r7, #30]
 800e39a:	8a7b      	ldrh	r3, [r7, #18]
 800e39c:	4413      	add	r3, r2
 800e39e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800e3a0:	69b8      	ldr	r0, [r7, #24]
 800e3a2:	f7f9 fb4f 	bl	8007a44 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	685b      	ldr	r3, [r3, #4]
 800e3aa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800e3ac:	e01f      	b.n	800e3ee <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800e3ae:	69bb      	ldr	r3, [r7, #24]
 800e3b0:	685b      	ldr	r3, [r3, #4]
 800e3b2:	617b      	str	r3, [r7, #20]
    pcur = p;
 800e3b4:	69bb      	ldr	r3, [r7, #24]
 800e3b6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800e3be:	68f8      	ldr	r0, [r7, #12]
 800e3c0:	f7f9 fbda 	bl	8007b78 <pbuf_clen>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e3c8:	8bfa      	ldrh	r2, [r7, #30]
 800e3ca:	8a7b      	ldrh	r3, [r7, #18]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e3d2:	db05      	blt.n	800e3e0 <ip_reass_free_complete_datagram+0xe0>
 800e3d4:	4b15      	ldr	r3, [pc, #84]	; (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e3d6:	22cc      	movs	r2, #204	; 0xcc
 800e3d8:	4918      	ldr	r1, [pc, #96]	; (800e43c <ip_reass_free_complete_datagram+0x13c>)
 800e3da:	4816      	ldr	r0, [pc, #88]	; (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e3dc:	f002 f938 	bl	8010650 <iprintf>
    pbufs_freed += clen;
 800e3e0:	8bfa      	ldrh	r2, [r7, #30]
 800e3e2:	8a7b      	ldrh	r3, [r7, #18]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800e3e8:	68f8      	ldr	r0, [r7, #12]
 800e3ea:	f7f9 fb2b 	bl	8007a44 <pbuf_free>
  while (p != NULL) {
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d1dc      	bne.n	800e3ae <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800e3f4:	6839      	ldr	r1, [r7, #0]
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f000 f8c2 	bl	800e580 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800e3fc:	4b10      	ldr	r3, [pc, #64]	; (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e3fe:	881b      	ldrh	r3, [r3, #0]
 800e400:	8bfa      	ldrh	r2, [r7, #30]
 800e402:	429a      	cmp	r2, r3
 800e404:	d905      	bls.n	800e412 <ip_reass_free_complete_datagram+0x112>
 800e406:	4b09      	ldr	r3, [pc, #36]	; (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e408:	22d2      	movs	r2, #210	; 0xd2
 800e40a:	490e      	ldr	r1, [pc, #56]	; (800e444 <ip_reass_free_complete_datagram+0x144>)
 800e40c:	4809      	ldr	r0, [pc, #36]	; (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e40e:	f002 f91f 	bl	8010650 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800e412:	4b0b      	ldr	r3, [pc, #44]	; (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e414:	881a      	ldrh	r2, [r3, #0]
 800e416:	8bfb      	ldrh	r3, [r7, #30]
 800e418:	1ad3      	subs	r3, r2, r3
 800e41a:	b29a      	uxth	r2, r3
 800e41c:	4b08      	ldr	r3, [pc, #32]	; (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e41e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800e420:	8bfb      	ldrh	r3, [r7, #30]
}
 800e422:	4618      	mov	r0, r3
 800e424:	3720      	adds	r7, #32
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
 800e42a:	bf00      	nop
 800e42c:	08012f14 	.word	0x08012f14
 800e430:	08012f50 	.word	0x08012f50
 800e434:	08012f5c 	.word	0x08012f5c
 800e438:	08012f84 	.word	0x08012f84
 800e43c:	08012f98 	.word	0x08012f98
 800e440:	24004178 	.word	0x24004178
 800e444:	08012fb8 	.word	0x08012fb8

0800e448 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08a      	sub	sp, #40	; 0x28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800e452:	2300      	movs	r3, #0
 800e454:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800e456:	2300      	movs	r3, #0
 800e458:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800e45a:	2300      	movs	r3, #0
 800e45c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800e45e:	2300      	movs	r3, #0
 800e460:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800e462:	2300      	movs	r3, #0
 800e464:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800e466:	4b28      	ldr	r3, [pc, #160]	; (800e508 <ip_reass_remove_oldest_datagram+0xc0>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800e46c:	e030      	b.n	800e4d0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800e46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e470:	695a      	ldr	r2, [r3, #20]
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	68db      	ldr	r3, [r3, #12]
 800e476:	429a      	cmp	r2, r3
 800e478:	d10c      	bne.n	800e494 <ip_reass_remove_oldest_datagram+0x4c>
 800e47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e47c:	699a      	ldr	r2, [r3, #24]
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	691b      	ldr	r3, [r3, #16]
 800e482:	429a      	cmp	r2, r3
 800e484:	d106      	bne.n	800e494 <ip_reass_remove_oldest_datagram+0x4c>
 800e486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e488:	899a      	ldrh	r2, [r3, #12]
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	889b      	ldrh	r3, [r3, #4]
 800e48e:	b29b      	uxth	r3, r3
 800e490:	429a      	cmp	r2, r3
 800e492:	d014      	beq.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	3301      	adds	r3, #1
 800e498:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800e49a:	6a3b      	ldr	r3, [r7, #32]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d104      	bne.n	800e4aa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800e4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4a2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e4a4:	69fb      	ldr	r3, [r7, #28]
 800e4a6:	61bb      	str	r3, [r7, #24]
 800e4a8:	e009      	b.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800e4aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ac:	7fda      	ldrb	r2, [r3, #31]
 800e4ae:	6a3b      	ldr	r3, [r7, #32]
 800e4b0:	7fdb      	ldrb	r3, [r3, #31]
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d803      	bhi.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800e4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4b8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e4ba:	69fb      	ldr	r3, [r7, #28]
 800e4bc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800e4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d001      	beq.n	800e4ca <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800e4c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4c8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800e4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800e4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d1cb      	bne.n	800e46e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800e4d6:	6a3b      	ldr	r3, [r7, #32]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d008      	beq.n	800e4ee <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800e4dc:	69b9      	ldr	r1, [r7, #24]
 800e4de:	6a38      	ldr	r0, [r7, #32]
 800e4e0:	f7ff ff0e 	bl	800e300 <ip_reass_free_complete_datagram>
 800e4e4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800e4e6:	697a      	ldr	r2, [r7, #20]
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800e4ee:	697a      	ldr	r2, [r7, #20]
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	da02      	bge.n	800e4fc <ip_reass_remove_oldest_datagram+0xb4>
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	dcac      	bgt.n	800e456 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800e4fc:	697b      	ldr	r3, [r7, #20]
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3728      	adds	r7, #40	; 0x28
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	24004174 	.word	0x24004174

0800e50c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b084      	sub	sp, #16
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e516:	2004      	movs	r0, #4
 800e518:	f7f8 fc64 	bl	8006de4 <memp_malloc>
 800e51c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d110      	bne.n	800e546 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f7ff ff8e 	bl	800e448 <ip_reass_remove_oldest_datagram>
 800e52c:	4602      	mov	r2, r0
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	4293      	cmp	r3, r2
 800e532:	dc03      	bgt.n	800e53c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e534:	2004      	movs	r0, #4
 800e536:	f7f8 fc55 	bl	8006de4 <memp_malloc>
 800e53a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d101      	bne.n	800e546 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 800e542:	2300      	movs	r3, #0
 800e544:	e016      	b.n	800e574 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800e546:	2220      	movs	r2, #32
 800e548:	2100      	movs	r1, #0
 800e54a:	68f8      	ldr	r0, [r7, #12]
 800e54c:	f002 f878 	bl	8010640 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2203      	movs	r2, #3
 800e554:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800e556:	4b09      	ldr	r3, [pc, #36]	; (800e57c <ip_reass_enqueue_new_datagram+0x70>)
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800e55e:	4a07      	ldr	r2, [pc, #28]	; (800e57c <ip_reass_enqueue_new_datagram+0x70>)
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	3308      	adds	r3, #8
 800e568:	2214      	movs	r2, #20
 800e56a:	6879      	ldr	r1, [r7, #4]
 800e56c:	4618      	mov	r0, r3
 800e56e:	f002 f85c 	bl	801062a <memcpy>
  return ipr;
 800e572:	68fb      	ldr	r3, [r7, #12]
}
 800e574:	4618      	mov	r0, r3
 800e576:	3710      	adds	r7, #16
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	24004174 	.word	0x24004174

0800e580 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800e58a:	4b10      	ldr	r3, [pc, #64]	; (800e5cc <ip_reass_dequeue_datagram+0x4c>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	687a      	ldr	r2, [r7, #4]
 800e590:	429a      	cmp	r2, r3
 800e592:	d104      	bne.n	800e59e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4a0c      	ldr	r2, [pc, #48]	; (800e5cc <ip_reass_dequeue_datagram+0x4c>)
 800e59a:	6013      	str	r3, [r2, #0]
 800e59c:	e00d      	b.n	800e5ba <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d106      	bne.n	800e5b2 <ip_reass_dequeue_datagram+0x32>
 800e5a4:	4b0a      	ldr	r3, [pc, #40]	; (800e5d0 <ip_reass_dequeue_datagram+0x50>)
 800e5a6:	f240 1245 	movw	r2, #325	; 0x145
 800e5aa:	490a      	ldr	r1, [pc, #40]	; (800e5d4 <ip_reass_dequeue_datagram+0x54>)
 800e5ac:	480a      	ldr	r0, [pc, #40]	; (800e5d8 <ip_reass_dequeue_datagram+0x58>)
 800e5ae:	f002 f84f 	bl	8010650 <iprintf>
    prev->next = ipr->next;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681a      	ldr	r2, [r3, #0]
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800e5ba:	6879      	ldr	r1, [r7, #4]
 800e5bc:	2004      	movs	r0, #4
 800e5be:	f7f8 fc87 	bl	8006ed0 <memp_free>
}
 800e5c2:	bf00      	nop
 800e5c4:	3708      	adds	r7, #8
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	24004174 	.word	0x24004174
 800e5d0:	08012f14 	.word	0x08012f14
 800e5d4:	08012fd4 	.word	0x08012fd4
 800e5d8:	08012f5c 	.word	0x08012f5c

0800e5dc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b08c      	sub	sp, #48	; 0x30
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e5f6:	69fb      	ldr	r3, [r7, #28]
 800e5f8:	885b      	ldrh	r3, [r3, #2]
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f7f7 ffe5 	bl	80065cc <lwip_htons>
 800e602:	4603      	mov	r3, r0
 800e604:	461a      	mov	r2, r3
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	b29b      	uxth	r3, r3
 800e60c:	f003 030f 	and.w	r3, r3, #15
 800e610:	b29b      	uxth	r3, r3
 800e612:	009b      	lsls	r3, r3, #2
 800e614:	b29b      	uxth	r3, r3
 800e616:	1ad3      	subs	r3, r2, r3
 800e618:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e61a:	69fb      	ldr	r3, [r7, #28]
 800e61c:	88db      	ldrh	r3, [r3, #6]
 800e61e:	b29b      	uxth	r3, r3
 800e620:	4618      	mov	r0, r3
 800e622:	f7f7 ffd3 	bl	80065cc <lwip_htons>
 800e626:	4603      	mov	r3, r0
 800e628:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	00db      	lsls	r3, r3, #3
 800e630:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	685b      	ldr	r3, [r3, #4]
 800e636:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 800e638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e63a:	2200      	movs	r2, #0
 800e63c:	701a      	strb	r2, [r3, #0]
 800e63e:	2200      	movs	r2, #0
 800e640:	705a      	strb	r2, [r3, #1]
 800e642:	2200      	movs	r2, #0
 800e644:	709a      	strb	r2, [r3, #2]
 800e646:	2200      	movs	r2, #0
 800e648:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800e64a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e64c:	8b3a      	ldrh	r2, [r7, #24]
 800e64e:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 800e650:	8b3a      	ldrh	r2, [r7, #24]
 800e652:	8b7b      	ldrh	r3, [r7, #26]
 800e654:	4413      	add	r3, r2
 800e656:	b29a      	uxth	r2, r3
 800e658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e65a:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	685b      	ldr	r3, [r3, #4]
 800e660:	627b      	str	r3, [r7, #36]	; 0x24
 800e662:	e061      	b.n	800e728 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800e664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 800e66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e66c:	889b      	ldrh	r3, [r3, #4]
 800e66e:	b29a      	uxth	r2, r3
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	889b      	ldrh	r3, [r3, #4]
 800e674:	b29b      	uxth	r3, r3
 800e676:	429a      	cmp	r2, r3
 800e678:	d232      	bcs.n	800e6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800e67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e67c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e67e:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800e680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e682:	2b00      	cmp	r3, #0
 800e684:	d01f      	beq.n	800e6c6 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800e686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e688:	889b      	ldrh	r3, [r3, #4]
 800e68a:	b29a      	uxth	r2, r3
 800e68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68e:	88db      	ldrh	r3, [r3, #6]
 800e690:	b29b      	uxth	r3, r3
 800e692:	429a      	cmp	r2, r3
 800e694:	f0c0 80e3 	bcc.w	800e85e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 800e698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e69a:	88db      	ldrh	r3, [r3, #6]
 800e69c:	b29a      	uxth	r2, r3
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	889b      	ldrh	r3, [r3, #4]
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	429a      	cmp	r2, r3
 800e6a6:	f200 80da 	bhi.w	800e85e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800e6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800e6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b2:	88db      	ldrh	r3, [r3, #6]
 800e6b4:	b29a      	uxth	r2, r3
 800e6b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b8:	889b      	ldrh	r3, [r3, #4]
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d037      	beq.n	800e730 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800e6c4:	e034      	b.n	800e730 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 800e6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6c8:	88db      	ldrh	r3, [r3, #6]
 800e6ca:	b29a      	uxth	r2, r3
 800e6cc:	697b      	ldr	r3, [r7, #20]
 800e6ce:	889b      	ldrh	r3, [r3, #4]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	429a      	cmp	r2, r3
 800e6d4:	f200 80c5 	bhi.w	800e862 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	68ba      	ldr	r2, [r7, #8]
 800e6dc:	605a      	str	r2, [r3, #4]
      break;
 800e6de:	e027      	b.n	800e730 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 800e6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e2:	889b      	ldrh	r3, [r3, #4]
 800e6e4:	b29a      	uxth	r2, r3
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	889b      	ldrh	r3, [r3, #4]
 800e6ea:	b29b      	uxth	r3, r3
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	f000 80ba 	beq.w	800e866 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800e6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6f4:	889b      	ldrh	r3, [r3, #4]
 800e6f6:	b29a      	uxth	r2, r3
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	88db      	ldrh	r3, [r3, #6]
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	429a      	cmp	r2, r3
 800e700:	f0c0 80b3 	bcc.w	800e86a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800e704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e706:	2b00      	cmp	r3, #0
 800e708:	d009      	beq.n	800e71e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 800e70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e70c:	88db      	ldrh	r3, [r3, #6]
 800e70e:	b29a      	uxth	r2, r3
 800e710:	697b      	ldr	r3, [r7, #20]
 800e712:	889b      	ldrh	r3, [r3, #4]
 800e714:	b29b      	uxth	r3, r3
 800e716:	429a      	cmp	r2, r3
 800e718:	d001      	beq.n	800e71e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e71a:	2300      	movs	r3, #0
 800e71c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800e724:	697b      	ldr	r3, [r7, #20]
 800e726:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 800e728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d19a      	bne.n	800e664 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 800e72e:	e000      	b.n	800e732 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 800e730:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800e732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e734:	2b00      	cmp	r3, #0
 800e736:	d12d      	bne.n	800e794 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 800e738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d01c      	beq.n	800e778 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800e73e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e740:	88db      	ldrh	r3, [r3, #6]
 800e742:	b29a      	uxth	r2, r3
 800e744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e746:	889b      	ldrh	r3, [r3, #4]
 800e748:	b29b      	uxth	r3, r3
 800e74a:	429a      	cmp	r2, r3
 800e74c:	d906      	bls.n	800e75c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 800e74e:	4b51      	ldr	r3, [pc, #324]	; (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e750:	f240 12ab 	movw	r2, #427	; 0x1ab
 800e754:	4950      	ldr	r1, [pc, #320]	; (800e898 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800e756:	4851      	ldr	r0, [pc, #324]	; (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e758:	f001 ff7a 	bl	8010650 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800e75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e75e:	68ba      	ldr	r2, [r7, #8]
 800e760:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800e762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e764:	88db      	ldrh	r3, [r3, #6]
 800e766:	b29a      	uxth	r2, r3
 800e768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e76a:	889b      	ldrh	r3, [r3, #4]
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	429a      	cmp	r2, r3
 800e770:	d010      	beq.n	800e794 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 800e772:	2300      	movs	r3, #0
 800e774:	623b      	str	r3, [r7, #32]
 800e776:	e00d      	b.n	800e794 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	685b      	ldr	r3, [r3, #4]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d006      	beq.n	800e78e <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 800e780:	4b44      	ldr	r3, [pc, #272]	; (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e782:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800e786:	4946      	ldr	r1, [pc, #280]	; (800e8a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800e788:	4844      	ldr	r0, [pc, #272]	; (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e78a:	f001 ff61 	bl	8010650 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	68ba      	ldr	r2, [r7, #8]
 800e792:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d105      	bne.n	800e7a6 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	7f9b      	ldrb	r3, [r3, #30]
 800e79e:	f003 0301 	and.w	r3, r3, #1
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d059      	beq.n	800e85a <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 800e7a6:	6a3b      	ldr	r3, [r7, #32]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d04f      	beq.n	800e84c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	685b      	ldr	r3, [r3, #4]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d006      	beq.n	800e7c2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	685b      	ldr	r3, [r3, #4]
 800e7b8:	685b      	ldr	r3, [r3, #4]
 800e7ba:	889b      	ldrh	r3, [r3, #4]
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d002      	beq.n	800e7c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	623b      	str	r3, [r7, #32]
 800e7c6:	e041      	b.n	800e84c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800e7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ca:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 800e7cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800e7d2:	e012      	b.n	800e7fa <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 800e7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7d6:	685b      	ldr	r3, [r3, #4]
 800e7d8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 800e7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7dc:	88db      	ldrh	r3, [r3, #6]
 800e7de:	b29a      	uxth	r2, r3
 800e7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7e2:	889b      	ldrh	r3, [r3, #4]
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	429a      	cmp	r2, r3
 800e7e8:	d002      	beq.n	800e7f0 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	623b      	str	r3, [r7, #32]
            break;
 800e7ee:	e007      	b.n	800e800 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 800e7f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7f2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800e7f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800e7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d1e9      	bne.n	800e7d4 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800e800:	6a3b      	ldr	r3, [r7, #32]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d022      	beq.n	800e84c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	685b      	ldr	r3, [r3, #4]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d106      	bne.n	800e81c <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 800e80e:	4b21      	ldr	r3, [pc, #132]	; (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e810:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800e814:	4923      	ldr	r1, [pc, #140]	; (800e8a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e816:	4821      	ldr	r0, [pc, #132]	; (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e818:	f001 ff1a 	bl	8010650 <iprintf>
          LWIP_ASSERT("sanity check",
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	685b      	ldr	r3, [r3, #4]
 800e820:	685b      	ldr	r3, [r3, #4]
 800e822:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e824:	429a      	cmp	r2, r3
 800e826:	d106      	bne.n	800e836 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 800e828:	4b1a      	ldr	r3, [pc, #104]	; (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e82a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800e82e:	491d      	ldr	r1, [pc, #116]	; (800e8a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e830:	481a      	ldr	r0, [pc, #104]	; (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e832:	f001 ff0d 	bl	8010650 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800e836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d006      	beq.n	800e84c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 800e83e:	4b15      	ldr	r3, [pc, #84]	; (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e840:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800e844:	4918      	ldr	r1, [pc, #96]	; (800e8a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800e846:	4815      	ldr	r0, [pc, #84]	; (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e848:	f001 ff02 	bl	8010650 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800e84c:	6a3b      	ldr	r3, [r7, #32]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	bf14      	ite	ne
 800e852:	2301      	movne	r3, #1
 800e854:	2300      	moveq	r3, #0
 800e856:	b2db      	uxtb	r3, r3
 800e858:	e018      	b.n	800e88c <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800e85a:	2300      	movs	r3, #0
 800e85c:	e016      	b.n	800e88c <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 800e85e:	bf00      	nop
 800e860:	e004      	b.n	800e86c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 800e862:	bf00      	nop
 800e864:	e002      	b.n	800e86c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800e866:	bf00      	nop
 800e868:	e000      	b.n	800e86c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800e86a:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800e86c:	68b8      	ldr	r0, [r7, #8]
 800e86e:	f7f9 f983 	bl	8007b78 <pbuf_clen>
 800e872:	4603      	mov	r3, r0
 800e874:	461a      	mov	r2, r3
 800e876:	4b0d      	ldr	r3, [pc, #52]	; (800e8ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e878:	881b      	ldrh	r3, [r3, #0]
 800e87a:	1a9b      	subs	r3, r3, r2
 800e87c:	b29a      	uxth	r2, r3
 800e87e:	4b0b      	ldr	r3, [pc, #44]	; (800e8ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e880:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 800e882:	68b8      	ldr	r0, [r7, #8]
 800e884:	f7f9 f8de 	bl	8007a44 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e888:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	3730      	adds	r7, #48	; 0x30
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}
 800e894:	08012f14 	.word	0x08012f14
 800e898:	08012ff0 	.word	0x08012ff0
 800e89c:	08012f5c 	.word	0x08012f5c
 800e8a0:	08013010 	.word	0x08013010
 800e8a4:	08013048 	.word	0x08013048
 800e8a8:	08013058 	.word	0x08013058
 800e8ac:	24004178 	.word	0x24004178

0800e8b0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b08e      	sub	sp, #56	; 0x38
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800e8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c0:	781b      	ldrb	r3, [r3, #0]
 800e8c2:	f003 030f 	and.w	r3, r3, #15
 800e8c6:	009b      	lsls	r3, r3, #2
 800e8c8:	2b14      	cmp	r3, #20
 800e8ca:	f040 8131 	bne.w	800eb30 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8d0:	88db      	ldrh	r3, [r3, #6]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f7f7 fe79 	bl	80065cc <lwip_htons>
 800e8da:	4603      	mov	r3, r0
 800e8dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e8e0:	b29b      	uxth	r3, r3
 800e8e2:	00db      	lsls	r3, r3, #3
 800e8e4:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8e8:	885b      	ldrh	r3, [r3, #2]
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f7f7 fe6d 	bl	80065cc <lwip_htons>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	461a      	mov	r2, r3
 800e8f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	b29b      	uxth	r3, r3
 800e8fc:	f003 030f 	and.w	r3, r3, #15
 800e900:	b29b      	uxth	r3, r3
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	b29b      	uxth	r3, r3
 800e906:	1ad3      	subs	r3, r2, r3
 800e908:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800e90a:	6878      	ldr	r0, [r7, #4]
 800e90c:	f7f9 f934 	bl	8007b78 <pbuf_clen>
 800e910:	4603      	mov	r3, r0
 800e912:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e914:	4b8d      	ldr	r3, [pc, #564]	; (800eb4c <ip4_reass+0x29c>)
 800e916:	881b      	ldrh	r3, [r3, #0]
 800e918:	461a      	mov	r2, r3
 800e91a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e91c:	4413      	add	r3, r2
 800e91e:	2b0a      	cmp	r3, #10
 800e920:	dd10      	ble.n	800e944 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e922:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e924:	4619      	mov	r1, r3
 800e926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e928:	f7ff fd8e 	bl	800e448 <ip_reass_remove_oldest_datagram>
 800e92c:	4603      	mov	r3, r0
 800e92e:	2b00      	cmp	r3, #0
 800e930:	f000 8100 	beq.w	800eb34 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800e934:	4b85      	ldr	r3, [pc, #532]	; (800eb4c <ip4_reass+0x29c>)
 800e936:	881b      	ldrh	r3, [r3, #0]
 800e938:	461a      	mov	r2, r3
 800e93a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e93c:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e93e:	2b0a      	cmp	r3, #10
 800e940:	f300 80f8 	bgt.w	800eb34 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e944:	4b82      	ldr	r3, [pc, #520]	; (800eb50 <ip4_reass+0x2a0>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	633b      	str	r3, [r7, #48]	; 0x30
 800e94a:	e015      	b.n	800e978 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800e94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e94e:	695a      	ldr	r2, [r3, #20]
 800e950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e952:	68db      	ldr	r3, [r3, #12]
 800e954:	429a      	cmp	r2, r3
 800e956:	d10c      	bne.n	800e972 <ip4_reass+0xc2>
 800e958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e95a:	699a      	ldr	r2, [r3, #24]
 800e95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e95e:	691b      	ldr	r3, [r3, #16]
 800e960:	429a      	cmp	r2, r3
 800e962:	d106      	bne.n	800e972 <ip4_reass+0xc2>
 800e964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e966:	899a      	ldrh	r2, [r3, #12]
 800e968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e96a:	889b      	ldrh	r3, [r3, #4]
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	429a      	cmp	r2, r3
 800e970:	d006      	beq.n	800e980 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	633b      	str	r3, [r7, #48]	; 0x30
 800e978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d1e6      	bne.n	800e94c <ip4_reass+0x9c>
 800e97e:	e000      	b.n	800e982 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800e980:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800e982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e984:	2b00      	cmp	r3, #0
 800e986:	d109      	bne.n	800e99c <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800e988:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e98a:	4619      	mov	r1, r3
 800e98c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e98e:	f7ff fdbd 	bl	800e50c <ip_reass_enqueue_new_datagram>
 800e992:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800e994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e996:	2b00      	cmp	r3, #0
 800e998:	d11c      	bne.n	800e9d4 <ip4_reass+0x124>
      goto nullreturn;
 800e99a:	e0ce      	b.n	800eb3a <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e99e:	88db      	ldrh	r3, [r3, #6]
 800e9a0:	b29b      	uxth	r3, r3
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f7f7 fe12 	bl	80065cc <lwip_htons>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d110      	bne.n	800e9d4 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800e9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9b4:	89db      	ldrh	r3, [r3, #14]
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f7f7 fe08 	bl	80065cc <lwip_htons>
 800e9bc:	4603      	mov	r3, r0
 800e9be:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d006      	beq.n	800e9d4 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800e9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9c8:	3308      	adds	r3, #8
 800e9ca:	2214      	movs	r2, #20
 800e9cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f001 fe2b 	bl	801062a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800e9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9d6:	88db      	ldrh	r3, [r3, #6]
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	f003 0320 	and.w	r3, r3, #32
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	bf0c      	ite	eq
 800e9e2:	2301      	moveq	r3, #1
 800e9e4:	2300      	movne	r3, #0
 800e9e6:	b2db      	uxtb	r3, r3
 800e9e8:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800e9ea:	69fb      	ldr	r3, [r7, #28]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d00e      	beq.n	800ea0e <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 800e9f0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e9f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e9f4:	4413      	add	r3, r2
 800e9f6:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800e9f8:	8b7a      	ldrh	r2, [r7, #26]
 800e9fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e9fc:	429a      	cmp	r2, r3
 800e9fe:	f0c0 8099 	bcc.w	800eb34 <ip4_reass+0x284>
 800ea02:	8b7b      	ldrh	r3, [r7, #26]
 800ea04:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800ea08:	4293      	cmp	r3, r2
 800ea0a:	f200 8093 	bhi.w	800eb34 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800ea0e:	69fa      	ldr	r2, [r7, #28]
 800ea10:	6879      	ldr	r1, [r7, #4]
 800ea12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea14:	f7ff fde2 	bl	800e5dc <ip_reass_chain_frag_into_datagram_and_validate>
 800ea18:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800ea1a:	697b      	ldr	r3, [r7, #20]
 800ea1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea20:	f000 808a 	beq.w	800eb38 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800ea24:	4b49      	ldr	r3, [pc, #292]	; (800eb4c <ip4_reass+0x29c>)
 800ea26:	881a      	ldrh	r2, [r3, #0]
 800ea28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ea2a:	4413      	add	r3, r2
 800ea2c:	b29a      	uxth	r2, r3
 800ea2e:	4b47      	ldr	r3, [pc, #284]	; (800eb4c <ip4_reass+0x29c>)
 800ea30:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800ea32:	69fb      	ldr	r3, [r7, #28]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d00d      	beq.n	800ea54 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 800ea38:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ea3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ea3c:	4413      	add	r3, r2
 800ea3e:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800ea40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea42:	8a7a      	ldrh	r2, [r7, #18]
 800ea44:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800ea46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea48:	7f9b      	ldrb	r3, [r3, #30]
 800ea4a:	f043 0301 	orr.w	r3, r3, #1
 800ea4e:	b2da      	uxtb	r2, r3
 800ea50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea52:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800ea54:	697b      	ldr	r3, [r7, #20]
 800ea56:	2b01      	cmp	r3, #1
 800ea58:	d168      	bne.n	800eb2c <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 800ea5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea5c:	8b9b      	ldrh	r3, [r3, #28]
 800ea5e:	3314      	adds	r3, #20
 800ea60:	b29a      	uxth	r2, r3
 800ea62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea64:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800ea66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea68:	685b      	ldr	r3, [r3, #4]
 800ea6a:	685b      	ldr	r3, [r3, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 800ea70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea72:	685b      	ldr	r3, [r3, #4]
 800ea74:	685b      	ldr	r3, [r3, #4]
 800ea76:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800ea78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea7a:	3308      	adds	r3, #8
 800ea7c:	2214      	movs	r2, #20
 800ea7e:	4619      	mov	r1, r3
 800ea80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea82:	f001 fdd2 	bl	801062a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800ea86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea88:	8b9b      	ldrh	r3, [r3, #28]
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7f7 fd9e 	bl	80065cc <lwip_htons>
 800ea90:	4603      	mov	r3, r0
 800ea92:	461a      	mov	r2, r3
 800ea94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea96:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800ea98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	719a      	strb	r2, [r3, #6]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800eaa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	729a      	strb	r2, [r3, #10]
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800eaac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaae:	685b      	ldr	r3, [r3, #4]
 800eab0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800eab2:	e00e      	b.n	800ead2 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 800eab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eab6:	685b      	ldr	r3, [r3, #4]
 800eab8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 800eaba:	f06f 0113 	mvn.w	r1, #19
 800eabe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eac0:	f7f8 ff9c 	bl	80079fc <pbuf_header>
      pbuf_cat(p, r);
 800eac4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f7f9 f896 	bl	8007bf8 <pbuf_cat>
      r = iprh->next_pbuf;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 800ead2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d1ed      	bne.n	800eab4 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800ead8:	4b1d      	ldr	r3, [pc, #116]	; (800eb50 <ip4_reass+0x2a0>)
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eade:	429a      	cmp	r2, r3
 800eae0:	d102      	bne.n	800eae8 <ip4_reass+0x238>
      ipr_prev = NULL;
 800eae2:	2300      	movs	r3, #0
 800eae4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eae6:	e010      	b.n	800eb0a <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800eae8:	4b19      	ldr	r3, [pc, #100]	; (800eb50 <ip4_reass+0x2a0>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eaee:	e007      	b.n	800eb00 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 800eaf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d006      	beq.n	800eb08 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800eafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d1f4      	bne.n	800eaf0 <ip4_reass+0x240>
 800eb06:	e000      	b.n	800eb0a <ip4_reass+0x25a>
          break;
 800eb08:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800eb0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eb0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb0e:	f7ff fd37 	bl	800e580 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 800eb12:	6878      	ldr	r0, [r7, #4]
 800eb14:	f7f9 f830 	bl	8007b78 <pbuf_clen>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	4b0b      	ldr	r3, [pc, #44]	; (800eb4c <ip4_reass+0x29c>)
 800eb1e:	881b      	ldrh	r3, [r3, #0]
 800eb20:	1a9b      	subs	r3, r3, r2
 800eb22:	b29a      	uxth	r2, r3
 800eb24:	4b09      	ldr	r3, [pc, #36]	; (800eb4c <ip4_reass+0x29c>)
 800eb26:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	e00a      	b.n	800eb42 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	e008      	b.n	800eb42 <ip4_reass+0x292>
    goto nullreturn;
 800eb30:	bf00      	nop
 800eb32:	e002      	b.n	800eb3a <ip4_reass+0x28a>

nullreturn:
 800eb34:	bf00      	nop
 800eb36:	e000      	b.n	800eb3a <ip4_reass+0x28a>
    goto nullreturn;
 800eb38:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f7f8 ff82 	bl	8007a44 <pbuf_free>
  return NULL;
 800eb40:	2300      	movs	r3, #0
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3738      	adds	r7, #56	; 0x38
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	24004178 	.word	0x24004178
 800eb50:	24004174 	.word	0x24004174

0800eb54 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800eb58:	2005      	movs	r0, #5
 800eb5a:	f7f8 f943 	bl	8006de4 <memp_malloc>
 800eb5e:	4603      	mov	r3, r0
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d106      	bne.n	800eb80 <ip_frag_free_pbuf_custom_ref+0x1c>
 800eb72:	4b07      	ldr	r3, [pc, #28]	; (800eb90 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800eb74:	f240 22ae 	movw	r2, #686	; 0x2ae
 800eb78:	4906      	ldr	r1, [pc, #24]	; (800eb94 <ip_frag_free_pbuf_custom_ref+0x30>)
 800eb7a:	4807      	ldr	r0, [pc, #28]	; (800eb98 <ip_frag_free_pbuf_custom_ref+0x34>)
 800eb7c:	f001 fd68 	bl	8010650 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800eb80:	6879      	ldr	r1, [r7, #4]
 800eb82:	2005      	movs	r0, #5
 800eb84:	f7f8 f9a4 	bl	8006ed0 <memp_free>
}
 800eb88:	bf00      	nop
 800eb8a:	3708      	adds	r7, #8
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}
 800eb90:	08012f14 	.word	0x08012f14
 800eb94:	0801307c 	.word	0x0801307c
 800eb98:	08012f5c 	.word	0x08012f5c

0800eb9c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b084      	sub	sp, #16
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d106      	bne.n	800ebbc <ipfrag_free_pbuf_custom+0x20>
 800ebae:	4b11      	ldr	r3, [pc, #68]	; (800ebf4 <ipfrag_free_pbuf_custom+0x58>)
 800ebb0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800ebb4:	4910      	ldr	r1, [pc, #64]	; (800ebf8 <ipfrag_free_pbuf_custom+0x5c>)
 800ebb6:	4811      	ldr	r0, [pc, #68]	; (800ebfc <ipfrag_free_pbuf_custom+0x60>)
 800ebb8:	f001 fd4a 	bl	8010650 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 800ebbc:	68fa      	ldr	r2, [r7, #12]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	429a      	cmp	r2, r3
 800ebc2:	d006      	beq.n	800ebd2 <ipfrag_free_pbuf_custom+0x36>
 800ebc4:	4b0b      	ldr	r3, [pc, #44]	; (800ebf4 <ipfrag_free_pbuf_custom+0x58>)
 800ebc6:	f240 22b9 	movw	r2, #697	; 0x2b9
 800ebca:	490d      	ldr	r1, [pc, #52]	; (800ec00 <ipfrag_free_pbuf_custom+0x64>)
 800ebcc:	480b      	ldr	r0, [pc, #44]	; (800ebfc <ipfrag_free_pbuf_custom+0x60>)
 800ebce:	f001 fd3f 	bl	8010650 <iprintf>
  if (pcr->original != NULL) {
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	695b      	ldr	r3, [r3, #20]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d004      	beq.n	800ebe4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	695b      	ldr	r3, [r3, #20]
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7f8 ff30 	bl	8007a44 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f7ff ffbd 	bl	800eb64 <ip_frag_free_pbuf_custom_ref>
}
 800ebea:	bf00      	nop
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	08012f14 	.word	0x08012f14
 800ebf8:	08013088 	.word	0x08013088
 800ebfc:	08012f5c 	.word	0x08012f5c
 800ec00:	08013094 	.word	0x08013094

0800ec04 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b092      	sub	sp, #72	; 0x48
 800ec08:	af02      	add	r7, sp, #8
 800ec0a:	60f8      	str	r0, [r7, #12]
 800ec0c:	60b9      	str	r1, [r7, #8]
 800ec0e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800ec10:	2300      	movs	r3, #0
 800ec12:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ec18:	3b14      	subs	r3, #20
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	da00      	bge.n	800ec20 <ip4_frag+0x1c>
 800ec1e:	3307      	adds	r3, #7
 800ec20:	10db      	asrs	r3, r3, #3
 800ec22:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800ec24:	2314      	movs	r3, #20
 800ec26:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	685b      	ldr	r3, [r3, #4]
 800ec2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 800ec2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec30:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800ec32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec34:	781b      	ldrb	r3, [r3, #0]
 800ec36:	f003 030f 	and.w	r3, r3, #15
 800ec3a:	009b      	lsls	r3, r3, #2
 800ec3c:	2b14      	cmp	r3, #20
 800ec3e:	d009      	beq.n	800ec54 <ip4_frag+0x50>
 800ec40:	4b79      	ldr	r3, [pc, #484]	; (800ee28 <ip4_frag+0x224>)
 800ec42:	f240 22e1 	movw	r2, #737	; 0x2e1
 800ec46:	4979      	ldr	r1, [pc, #484]	; (800ee2c <ip4_frag+0x228>)
 800ec48:	4879      	ldr	r0, [pc, #484]	; (800ee30 <ip4_frag+0x22c>)
 800ec4a:	f001 fd01 	bl	8010650 <iprintf>
 800ec4e:	f06f 0305 	mvn.w	r3, #5
 800ec52:	e0e5      	b.n	800ee20 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800ec54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec56:	88db      	ldrh	r3, [r3, #6]
 800ec58:	b29b      	uxth	r3, r3
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f7f7 fcb6 	bl	80065cc <lwip_htons>
 800ec60:	4603      	mov	r3, r0
 800ec62:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 800ec64:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ec66:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ec6a:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800ec6c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ec6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d009      	beq.n	800ec8a <ip4_frag+0x86>
 800ec76:	4b6c      	ldr	r3, [pc, #432]	; (800ee28 <ip4_frag+0x224>)
 800ec78:	f240 22e6 	movw	r2, #742	; 0x2e6
 800ec7c:	496d      	ldr	r1, [pc, #436]	; (800ee34 <ip4_frag+0x230>)
 800ec7e:	486c      	ldr	r0, [pc, #432]	; (800ee30 <ip4_frag+0x22c>)
 800ec80:	f001 fce6 	bl	8010650 <iprintf>
 800ec84:	f06f 0305 	mvn.w	r3, #5
 800ec88:	e0ca      	b.n	800ee20 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	891b      	ldrh	r3, [r3, #8]
 800ec8e:	3b14      	subs	r3, #20
 800ec90:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 800ec92:	e0bc      	b.n	800ee0e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 800ec94:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800ec96:	00da      	lsls	r2, r3, #3
 800ec98:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ec9a:	4293      	cmp	r3, r2
 800ec9c:	bfa8      	it	ge
 800ec9e:	4613      	movge	r3, r2
 800eca0:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800eca2:	2200      	movs	r2, #0
 800eca4:	2114      	movs	r1, #20
 800eca6:	2002      	movs	r0, #2
 800eca8:	f7f8 fb5a 	bl	8007360 <pbuf_alloc>
 800ecac:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 800ecae:	6a3b      	ldr	r3, [r7, #32]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	f000 80b2 	beq.w	800ee1a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	895b      	ldrh	r3, [r3, #10]
 800ecba:	2b13      	cmp	r3, #19
 800ecbc:	d806      	bhi.n	800eccc <ip4_frag+0xc8>
 800ecbe:	4b5a      	ldr	r3, [pc, #360]	; (800ee28 <ip4_frag+0x224>)
 800ecc0:	f240 3209 	movw	r2, #777	; 0x309
 800ecc4:	495c      	ldr	r1, [pc, #368]	; (800ee38 <ip4_frag+0x234>)
 800ecc6:	485a      	ldr	r0, [pc, #360]	; (800ee30 <ip4_frag+0x22c>)
 800ecc8:	f001 fcc2 	bl	8010650 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800eccc:	6a3b      	ldr	r3, [r7, #32]
 800ecce:	685b      	ldr	r3, [r3, #4]
 800ecd0:	2214      	movs	r2, #20
 800ecd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f001 fca8 	bl	801062a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800ecda:	6a3b      	ldr	r3, [r7, #32]
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 800ece0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ece2:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 800ece4:	e04f      	b.n	800ed86 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	895a      	ldrh	r2, [r3, #10]
 800ecea:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ecec:	1ad3      	subs	r3, r2, r3
 800ecee:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800ecf0:	8b7a      	ldrh	r2, [r7, #26]
 800ecf2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	bf28      	it	cs
 800ecf8:	4613      	movcs	r3, r2
 800ecfa:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800ecfc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d105      	bne.n	800ed0e <ip4_frag+0x10a>
        poff = 0;
 800ed02:	2300      	movs	r3, #0
 800ed04:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	60fb      	str	r3, [r7, #12]
        continue;
 800ed0c:	e03b      	b.n	800ed86 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800ed0e:	f7ff ff21 	bl	800eb54 <ip_frag_alloc_pbuf_custom_ref>
 800ed12:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d103      	bne.n	800ed22 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 800ed1a:	6a38      	ldr	r0, [r7, #32]
 800ed1c:	f7f8 fe92 	bl	8007a44 <pbuf_free>
        goto memerr;
 800ed20:	e07c      	b.n	800ee1c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800ed22:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800ed28:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ed2a:	4413      	add	r3, r2
 800ed2c:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 800ed2e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800ed30:	9201      	str	r2, [sp, #4]
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	4603      	mov	r3, r0
 800ed36:	2202      	movs	r2, #2
 800ed38:	2004      	movs	r0, #4
 800ed3a:	f7f8 fca5 	bl	8007688 <pbuf_alloced_custom>
 800ed3e:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 800ed40:	693b      	ldr	r3, [r7, #16]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d106      	bne.n	800ed54 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 800ed46:	6978      	ldr	r0, [r7, #20]
 800ed48:	f7ff ff0c 	bl	800eb64 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800ed4c:	6a38      	ldr	r0, [r7, #32]
 800ed4e:	f7f8 fe79 	bl	8007a44 <pbuf_free>
        goto memerr;
 800ed52:	e063      	b.n	800ee1c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 800ed54:	68f8      	ldr	r0, [r7, #12]
 800ed56:	f7f8 ff27 	bl	8007ba8 <pbuf_ref>
      pcr->original = p;
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	68fa      	ldr	r2, [r7, #12]
 800ed5e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	4a36      	ldr	r2, [pc, #216]	; (800ee3c <ip4_frag+0x238>)
 800ed64:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800ed66:	6939      	ldr	r1, [r7, #16]
 800ed68:	6a38      	ldr	r0, [r7, #32]
 800ed6a:	f7f8 ff45 	bl	8007bf8 <pbuf_cat>
      left_to_copy -= newpbuflen;
 800ed6e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800ed70:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800ed72:	1ad3      	subs	r3, r2, r3
 800ed74:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 800ed76:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d004      	beq.n	800ed86 <ip4_frag+0x182>
        poff = 0;
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800ed86:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d1ac      	bne.n	800ece6 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 800ed8c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ed8e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800ed90:	4413      	add	r3, r2
 800ed92:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800ed94:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ed9a:	3b14      	subs	r3, #20
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	bfd4      	ite	le
 800eda0:	2301      	movle	r3, #1
 800eda2:	2300      	movgt	r3, #0
 800eda4:	b2db      	uxtb	r3, r3
 800eda6:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800eda8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800edaa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800edae:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d103      	bne.n	800edbe <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 800edb6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800edb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800edbc:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800edbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7f7 fc03 	bl	80065cc <lwip_htons>
 800edc6:	4603      	mov	r3, r0
 800edc8:	461a      	mov	r2, r3
 800edca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edcc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800edce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800edd0:	3314      	adds	r3, #20
 800edd2:	b29b      	uxth	r3, r3
 800edd4:	4618      	mov	r0, r3
 800edd6:	f7f7 fbf9 	bl	80065cc <lwip_htons>
 800edda:	4603      	mov	r3, r0
 800eddc:	461a      	mov	r2, r3
 800edde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ede0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800ede2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ede4:	2200      	movs	r2, #0
 800ede6:	729a      	strb	r2, [r3, #10]
 800ede8:	2200      	movs	r2, #0
 800edea:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	695b      	ldr	r3, [r3, #20]
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	6a39      	ldr	r1, [r7, #32]
 800edf4:	68b8      	ldr	r0, [r7, #8]
 800edf6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800edf8:	6a38      	ldr	r0, [r7, #32]
 800edfa:	f7f8 fe23 	bl	8007a44 <pbuf_free>
    left -= fragsize;
 800edfe:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800ee00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ee02:	1ad3      	subs	r3, r2, r3
 800ee04:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 800ee06:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800ee08:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800ee0a:	4413      	add	r3, r2
 800ee0c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 800ee0e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f47f af3f 	bne.w	800ec94 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800ee16:	2300      	movs	r3, #0
 800ee18:	e002      	b.n	800ee20 <ip4_frag+0x21c>
      goto memerr;
 800ee1a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800ee1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	3740      	adds	r7, #64	; 0x40
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}
 800ee28:	08012f14 	.word	0x08012f14
 800ee2c:	080130a0 	.word	0x080130a0
 800ee30:	08012f5c 	.word	0x08012f5c
 800ee34:	080130c8 	.word	0x080130c8
 800ee38:	080130e4 	.word	0x080130e4
 800ee3c:	0800eb9d 	.word	0x0800eb9d

0800ee40 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b086      	sub	sp, #24
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
 800ee48:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 800ee4a:	230e      	movs	r3, #14
 800ee4c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	895b      	ldrh	r3, [r3, #10]
 800ee52:	2b0e      	cmp	r3, #14
 800ee54:	d977      	bls.n	800ef46 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	7b1a      	ldrb	r2, [r3, #12]
 800ee60:	7b5b      	ldrb	r3, [r3, #13]
 800ee62:	021b      	lsls	r3, r3, #8
 800ee64:	4313      	orrs	r3, r2
 800ee66:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800ee68:	693b      	ldr	r3, [r7, #16]
 800ee6a:	781b      	ldrb	r3, [r3, #0]
 800ee6c:	f003 0301 	and.w	r3, r3, #1
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d023      	beq.n	800eebc <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800ee74:	693b      	ldr	r3, [r7, #16]
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	d10f      	bne.n	800ee9c <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	785b      	ldrb	r3, [r3, #1]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d11b      	bne.n	800eebc <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800ee88:	2b5e      	cmp	r3, #94	; 0x5e
 800ee8a:	d117      	bne.n	800eebc <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	7b5b      	ldrb	r3, [r3, #13]
 800ee90:	f043 0310 	orr.w	r3, r3, #16
 800ee94:	b2da      	uxtb	r2, r3
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	735a      	strb	r2, [r3, #13]
 800ee9a:	e00f      	b.n	800eebc <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800ee9c:	693b      	ldr	r3, [r7, #16]
 800ee9e:	2206      	movs	r2, #6
 800eea0:	4930      	ldr	r1, [pc, #192]	; (800ef64 <ethernet_input+0x124>)
 800eea2:	4618      	mov	r0, r3
 800eea4:	f001 fbb2 	bl	801060c <memcmp>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d106      	bne.n	800eebc <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	7b5b      	ldrb	r3, [r3, #13]
 800eeb2:	f043 0308 	orr.w	r3, r3, #8
 800eeb6:	b2da      	uxtb	r2, r3
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800eebc:	89fb      	ldrh	r3, [r7, #14]
 800eebe:	2b08      	cmp	r3, #8
 800eec0:	d003      	beq.n	800eeca <ethernet_input+0x8a>
 800eec2:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 800eec6:	d01e      	beq.n	800ef06 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800eec8:	e044      	b.n	800ef54 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800eed0:	f003 0308 	and.w	r3, r3, #8
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d038      	beq.n	800ef4a <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	895b      	ldrh	r3, [r3, #10]
 800eedc:	461a      	mov	r2, r3
 800eede:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	db33      	blt.n	800ef4e <ethernet_input+0x10e>
 800eee6:	8afb      	ldrh	r3, [r7, #22]
 800eee8:	425b      	negs	r3, r3
 800eeea:	b29b      	uxth	r3, r3
 800eeec:	b21b      	sxth	r3, r3
 800eeee:	4619      	mov	r1, r3
 800eef0:	6878      	ldr	r0, [r7, #4]
 800eef2:	f7f8 fd83 	bl	80079fc <pbuf_header>
 800eef6:	4603      	mov	r3, r0
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d128      	bne.n	800ef4e <ethernet_input+0x10e>
        ip4_input(p, netif);
 800eefc:	6839      	ldr	r1, [r7, #0]
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f7fe ff80 	bl	800de04 <ip4_input>
      break;
 800ef04:	e01d      	b.n	800ef42 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ef0c:	f003 0308 	and.w	r3, r3, #8
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d01e      	beq.n	800ef52 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	895b      	ldrh	r3, [r3, #10]
 800ef18:	461a      	mov	r2, r3
 800ef1a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	db15      	blt.n	800ef4e <ethernet_input+0x10e>
 800ef22:	8afb      	ldrh	r3, [r7, #22]
 800ef24:	425b      	negs	r3, r3
 800ef26:	b29b      	uxth	r3, r3
 800ef28:	b21b      	sxth	r3, r3
 800ef2a:	4619      	mov	r1, r3
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f7f8 fd65 	bl	80079fc <pbuf_header>
 800ef32:	4603      	mov	r3, r0
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d10a      	bne.n	800ef4e <ethernet_input+0x10e>
        etharp_input(p, netif);
 800ef38:	6839      	ldr	r1, [r7, #0]
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f7fe f94e 	bl	800d1dc <etharp_input>
      break;
 800ef40:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800ef42:	2300      	movs	r3, #0
 800ef44:	e00a      	b.n	800ef5c <ethernet_input+0x11c>
    goto free_and_return;
 800ef46:	bf00      	nop
 800ef48:	e004      	b.n	800ef54 <ethernet_input+0x114>
        goto free_and_return;
 800ef4a:	bf00      	nop
 800ef4c:	e002      	b.n	800ef54 <ethernet_input+0x114>

free_and_return:
 800ef4e:	bf00      	nop
 800ef50:	e000      	b.n	800ef54 <ethernet_input+0x114>
        goto free_and_return;
 800ef52:	bf00      	nop
  pbuf_free(p);
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f7f8 fd75 	bl	8007a44 <pbuf_free>
  return ERR_OK;
 800ef5a:	2300      	movs	r3, #0
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3718      	adds	r7, #24
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}
 800ef64:	0801333c 	.word	0x0801333c

0800ef68 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b086      	sub	sp, #24
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	60f8      	str	r0, [r7, #12]
 800ef70:	60b9      	str	r1, [r7, #8]
 800ef72:	607a      	str	r2, [r7, #4]
 800ef74:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800ef76:	8c3b      	ldrh	r3, [r7, #32]
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f7f7 fb27 	bl	80065cc <lwip_htons>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800ef82:	210e      	movs	r1, #14
 800ef84:	68b8      	ldr	r0, [r7, #8]
 800ef86:	f7f8 fd39 	bl	80079fc <pbuf_header>
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d125      	bne.n	800efdc <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	685b      	ldr	r3, [r3, #4]
 800ef94:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800ef96:	693b      	ldr	r3, [r7, #16]
 800ef98:	8afa      	ldrh	r2, [r7, #22]
 800ef9a:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	2206      	movs	r2, #6
 800efa0:	6839      	ldr	r1, [r7, #0]
 800efa2:	4618      	mov	r0, r3
 800efa4:	f001 fb41 	bl	801062a <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 800efa8:	693b      	ldr	r3, [r7, #16]
 800efaa:	3306      	adds	r3, #6
 800efac:	2206      	movs	r2, #6
 800efae:	6879      	ldr	r1, [r7, #4]
 800efb0:	4618      	mov	r0, r3
 800efb2:	f001 fb3a 	bl	801062a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800efbc:	2b06      	cmp	r3, #6
 800efbe:	d006      	beq.n	800efce <ethernet_output+0x66>
 800efc0:	4b0a      	ldr	r3, [pc, #40]	; (800efec <ethernet_output+0x84>)
 800efc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800efc6:	490a      	ldr	r1, [pc, #40]	; (800eff0 <ethernet_output+0x88>)
 800efc8:	480a      	ldr	r0, [pc, #40]	; (800eff4 <ethernet_output+0x8c>)
 800efca:	f001 fb41 	bl	8010650 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	699b      	ldr	r3, [r3, #24]
 800efd2:	68b9      	ldr	r1, [r7, #8]
 800efd4:	68f8      	ldr	r0, [r7, #12]
 800efd6:	4798      	blx	r3
 800efd8:	4603      	mov	r3, r0
 800efda:	e002      	b.n	800efe2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800efdc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800efde:	f06f 0301 	mvn.w	r3, #1
}
 800efe2:	4618      	mov	r0, r3
 800efe4:	3718      	adds	r7, #24
 800efe6:	46bd      	mov	sp, r7
 800efe8:	bd80      	pop	{r7, pc}
 800efea:	bf00      	nop
 800efec:	08013104 	.word	0x08013104
 800eff0:	0801313c 	.word	0x0801313c
 800eff4:	08013170 	.word	0x08013170

0800eff8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b084      	sub	sp, #16
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
 800f000:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	60bb      	str	r3, [r7, #8]
 800f006:	2304      	movs	r3, #4
 800f008:	60fb      	str	r3, [r7, #12]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800f00a:	f107 0308 	add.w	r3, r7, #8
 800f00e:	2100      	movs	r1, #0
 800f010:	4618      	mov	r0, r3
 800f012:	f7f4 fdcf 	bl	8003bb4 <osMessageCreate>
 800f016:	4602      	mov	r2, r0
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d102      	bne.n	800f02a <sys_mbox_new+0x32>
    return ERR_MEM;
 800f024:	f04f 33ff 	mov.w	r3, #4294967295
 800f028:	e000      	b.n	800f02c <sys_mbox_new+0x34>

  return ERR_OK;
 800f02a:	2300      	movs	r3, #0
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3710      	adds	r7, #16
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <sys_mbox_post>:
}

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b082      	sub	sp, #8
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 800f03e:	bf00      	nop
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	6839      	ldr	r1, [r7, #0]
 800f046:	f04f 32ff 	mov.w	r2, #4294967295
 800f04a:	4618      	mov	r0, r3
 800f04c:	f7f4 fdc4 	bl	8003bd8 <osMessagePut>
 800f050:	4603      	mov	r3, r0
 800f052:	2b00      	cmp	r3, #0
 800f054:	d1f4      	bne.n	800f040 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 800f056:	bf00      	nop
 800f058:	3708      	adds	r7, #8
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}

0800f05e <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800f05e:	b580      	push	{r7, lr}
 800f060:	b084      	sub	sp, #16
 800f062:	af00      	add	r7, sp, #0
 800f064:	6078      	str	r0, [r7, #4]
 800f066:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	6839      	ldr	r1, [r7, #0]
 800f06e:	2200      	movs	r2, #0
 800f070:	4618      	mov	r0, r3
 800f072:	f7f4 fdb1 	bl	8003bd8 <osMessagePut>
 800f076:	4603      	mov	r3, r0
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d102      	bne.n	800f082 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 800f07c:	2300      	movs	r3, #0
 800f07e:	73fb      	strb	r3, [r7, #15]
 800f080:	e001      	b.n	800f086 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 800f082:	23ff      	movs	r3, #255	; 0xff
 800f084:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 800f086:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	3710      	adds	r7, #16
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}

0800f092 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800f092:	b580      	push	{r7, lr}
 800f094:	b08c      	sub	sp, #48	; 0x30
 800f096:	af00      	add	r7, sp, #0
 800f098:	61f8      	str	r0, [r7, #28]
 800f09a:	61b9      	str	r1, [r7, #24]
 800f09c:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 800f09e:	f7f4 fc0c 	bl	80038ba <osKernelSysTick>
 800f0a2:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d017      	beq.n	800f0da <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 800f0aa:	69fb      	ldr	r3, [r7, #28]
 800f0ac:	6819      	ldr	r1, [r3, #0]
 800f0ae:	f107 0320 	add.w	r3, r7, #32
 800f0b2:	697a      	ldr	r2, [r7, #20]
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f7f4 fdcf 	bl	8003c58 <osMessageGet>

    if(event.status == osEventMessage)
 800f0ba:	6a3b      	ldr	r3, [r7, #32]
 800f0bc:	2b10      	cmp	r3, #16
 800f0be:	d109      	bne.n	800f0d4 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 800f0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0c2:	461a      	mov	r2, r3
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 800f0c8:	f7f4 fbf7 	bl	80038ba <osKernelSysTick>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0d0:	1ad3      	subs	r3, r2, r3
 800f0d2:	e019      	b.n	800f108 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 800f0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d8:	e016      	b.n	800f108 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 800f0da:	69fb      	ldr	r3, [r7, #28]
 800f0dc:	6819      	ldr	r1, [r3, #0]
 800f0de:	463b      	mov	r3, r7
 800f0e0:	f04f 32ff 	mov.w	r2, #4294967295
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	f7f4 fdb7 	bl	8003c58 <osMessageGet>
 800f0ea:	f107 0320 	add.w	r3, r7, #32
 800f0ee:	463a      	mov	r2, r7
 800f0f0:	ca07      	ldmia	r2, {r0, r1, r2}
 800f0f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 800f0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f8:	461a      	mov	r2, r3
 800f0fa:	69bb      	ldr	r3, [r7, #24]
 800f0fc:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 800f0fe:	f7f4 fbdc 	bl	80038ba <osKernelSysTick>
 800f102:	4602      	mov	r2, r0
 800f104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f106:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 800f108:	4618      	mov	r0, r3
 800f10a:	3730      	adds	r7, #48	; 0x30
 800f10c:	46bd      	mov	sp, r7
 800f10e:	bd80      	pop	{r7, pc}

0800f110 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 800f110:	b480      	push	{r7}
 800f112:	b083      	sub	sp, #12
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d101      	bne.n	800f124 <sys_mbox_valid+0x14>
    return 0;
 800f120:	2300      	movs	r3, #0
 800f122:	e000      	b.n	800f126 <sys_mbox_valid+0x16>
  else
    return 1;
 800f124:	2301      	movs	r3, #1
}
 800f126:	4618      	mov	r0, r3
 800f128:	370c      	adds	r7, #12
 800f12a:	46bd      	mov	sp, r7
 800f12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f130:	4770      	bx	lr
	...

0800f134 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 800f138:	4803      	ldr	r0, [pc, #12]	; (800f148 <sys_init+0x14>)
 800f13a:	f7f4 fc09 	bl	8003950 <osMutexCreate>
 800f13e:	4602      	mov	r2, r0
 800f140:	4b02      	ldr	r3, [pc, #8]	; (800f14c <sys_init+0x18>)
 800f142:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 800f144:	bf00      	nop
 800f146:	bd80      	pop	{r7, pc}
 800f148:	0801334c 	.word	0x0801334c
 800f14c:	2400acf4 	.word	0x2400acf4

0800f150 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 800f158:	2300      	movs	r3, #0
 800f15a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 800f15c:	f107 030c 	add.w	r3, r7, #12
 800f160:	4618      	mov	r0, r3
 800f162:	f7f4 fbf5 	bl	8003950 <osMutexCreate>
 800f166:	4602      	mov	r2, r0
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d102      	bne.n	800f17a <sys_mutex_new+0x2a>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800f174:	f04f 33ff 	mov.w	r3, #4294967295
 800f178:	e000      	b.n	800f17c <sys_mutex_new+0x2c>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 800f17a:	2300      	movs	r3, #0
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3710      	adds	r7, #16
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}

0800f184 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f04f 31ff 	mov.w	r1, #4294967295
 800f194:	4618      	mov	r0, r3
 800f196:	f7f4 fbe7 	bl	8003968 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 800f19a:	bf00      	nop
 800f19c:	3708      	adds	r7, #8
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bd80      	pop	{r7, pc}

0800f1a2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 800f1a2:	b580      	push	{r7, lr}
 800f1a4:	b082      	sub	sp, #8
 800f1a6:	af00      	add	r7, sp, #0
 800f1a8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	f7f4 fc28 	bl	8003a04 <osMutexRelease>
}
 800f1b4:	bf00      	nop
 800f1b6:	3708      	adds	r7, #8
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}

0800f1bc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b08a      	sub	sp, #40	; 0x28
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	60f8      	str	r0, [r7, #12]
 800f1c4:	60b9      	str	r1, [r7, #8]
 800f1c6:	607a      	str	r2, [r7, #4]
 800f1c8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	617b      	str	r3, [r7, #20]
 800f1ce:	68bb      	ldr	r3, [r7, #8]
 800f1d0:	61bb      	str	r3, [r7, #24]
 800f1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d4:	b21b      	sxth	r3, r3
 800f1d6:	83bb      	strh	r3, [r7, #28]
 800f1d8:	2300      	movs	r3, #0
 800f1da:	623b      	str	r3, [r7, #32]
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 800f1e0:	f107 0314 	add.w	r3, r7, #20
 800f1e4:	6879      	ldr	r1, [r7, #4]
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	f7f4 fb77 	bl	80038da <osThreadCreate>
 800f1ec:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	3728      	adds	r7, #40	; 0x28
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
	...

0800f1f8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 800f1fc:	4b04      	ldr	r3, [pc, #16]	; (800f210 <sys_arch_protect+0x18>)
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	f04f 31ff 	mov.w	r1, #4294967295
 800f204:	4618      	mov	r0, r3
 800f206:	f7f4 fbaf 	bl	8003968 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 800f20a:	2301      	movs	r3, #1
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	bd80      	pop	{r7, pc}
 800f210:	2400acf4 	.word	0x2400acf4

0800f214 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b082      	sub	sp, #8
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800f21c:	4b04      	ldr	r3, [pc, #16]	; (800f230 <sys_arch_unprotect+0x1c>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	4618      	mov	r0, r3
 800f222:	f7f4 fbef 	bl	8003a04 <osMutexRelease>
}
 800f226:	bf00      	nop
 800f228:	3708      	adds	r7, #8
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}
 800f22e:	bf00      	nop
 800f230:	2400acf4 	.word	0x2400acf4

0800f234 <SCB_CleanInvalidateDCache>:
{
 800f234:	b480      	push	{r7}
 800f236:	b085      	sub	sp, #20
 800f238:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800f23a:	4b19      	ldr	r3, [pc, #100]	; (800f2a0 <SCB_CleanInvalidateDCache+0x6c>)
 800f23c:	2200      	movs	r2, #0
 800f23e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800f242:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800f246:	4b16      	ldr	r3, [pc, #88]	; (800f2a0 <SCB_CleanInvalidateDCache+0x6c>)
 800f248:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f24c:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	0b5b      	lsrs	r3, r3, #13
 800f252:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f256:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	08db      	lsrs	r3, r3, #3
 800f25c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f260:	60bb      	str	r3, [r7, #8]
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	015a      	lsls	r2, r3, #5
 800f266:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800f26a:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800f26c:	68ba      	ldr	r2, [r7, #8]
 800f26e:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800f270:	490b      	ldr	r1, [pc, #44]	; (800f2a0 <SCB_CleanInvalidateDCache+0x6c>)
 800f272:	4313      	orrs	r3, r2
 800f274:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
      } while (ways-- != 0U);
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	1e5a      	subs	r2, r3, #1
 800f27c:	60ba      	str	r2, [r7, #8]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d1ef      	bne.n	800f262 <SCB_CleanInvalidateDCache+0x2e>
    } while(sets-- != 0U);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	1e5a      	subs	r2, r3, #1
 800f286:	60fa      	str	r2, [r7, #12]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d1e5      	bne.n	800f258 <SCB_CleanInvalidateDCache+0x24>
 800f28c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f290:	f3bf 8f6f 	isb	sy
}
 800f294:	bf00      	nop
 800f296:	3714      	adds	r7, #20
 800f298:	46bd      	mov	sp, r7
 800f29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29e:	4770      	bx	lr
 800f2a0:	e000ed00 	.word	0xe000ed00

0800f2a4 <SCB_InvalidateDCache_by_Addr>:
{
 800f2a4:	b480      	push	{r7}
 800f2a6:	b087      	sub	sp, #28
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
 800f2ac:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800f2b6:	2320      	movs	r3, #32
 800f2b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800f2ba:	f3bf 8f4f 	dsb	sy
    while (op_size > 0) {
 800f2be:	e00b      	b.n	800f2d8 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 800f2c0:	4a0c      	ldr	r2, [pc, #48]	; (800f2f4 <SCB_InvalidateDCache_by_Addr+0x50>)
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	693a      	ldr	r2, [r7, #16]
 800f2cc:	4413      	add	r3, r2
 800f2ce:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800f2d0:	697a      	ldr	r2, [r7, #20]
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	1ad3      	subs	r3, r2, r3
 800f2d6:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	dcf0      	bgt.n	800f2c0 <SCB_InvalidateDCache_by_Addr+0x1c>
 800f2de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800f2e2:	f3bf 8f6f 	isb	sy
}
 800f2e6:	bf00      	nop
 800f2e8:	371c      	adds	r7, #28
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop
 800f2f4:	e000ed00 	.word	0xe000ed00

0800f2f8 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b08e      	sub	sp, #56	; 0x38
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f304:	2200      	movs	r2, #0
 800f306:	601a      	str	r2, [r3, #0]
 800f308:	605a      	str	r2, [r3, #4]
 800f30a:	609a      	str	r2, [r3, #8]
 800f30c:	60da      	str	r2, [r3, #12]
 800f30e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	4a65      	ldr	r2, [pc, #404]	; (800f4ac <HAL_ETH_MspInit+0x1b4>)
 800f316:	4293      	cmp	r3, r2
 800f318:	f040 80c3 	bne.w	800f4a2 <HAL_ETH_MspInit+0x1aa>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f31c:	4b64      	ldr	r3, [pc, #400]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f31e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f322:	4a63      	ldr	r2, [pc, #396]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f324:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f328:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f32c:	4b60      	ldr	r3, [pc, #384]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f32e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f332:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f336:	623b      	str	r3, [r7, #32]
 800f338:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f33a:	4b5d      	ldr	r3, [pc, #372]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f33c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f340:	4a5b      	ldr	r2, [pc, #364]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f346:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f34a:	4b59      	ldr	r3, [pc, #356]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f34c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f354:	61fb      	str	r3, [r7, #28]
 800f356:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f358:	4b55      	ldr	r3, [pc, #340]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f35a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f35e:	4a54      	ldr	r2, [pc, #336]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f364:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f368:	4b51      	ldr	r3, [pc, #324]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f36a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f36e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f372:	61bb      	str	r3, [r7, #24]
 800f374:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f376:	4b4e      	ldr	r3, [pc, #312]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f37c:	4a4c      	ldr	r2, [pc, #304]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f37e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f382:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f386:	4b4a      	ldr	r3, [pc, #296]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f38c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f390:	617b      	str	r3, [r7, #20]
 800f392:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f394:	4b46      	ldr	r3, [pc, #280]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f39a:	4a45      	ldr	r2, [pc, #276]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f39c:	f043 0304 	orr.w	r3, r3, #4
 800f3a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f3a4:	4b42      	ldr	r3, [pc, #264]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f3aa:	f003 0304 	and.w	r3, r3, #4
 800f3ae:	613b      	str	r3, [r7, #16]
 800f3b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f3b2:	4b3f      	ldr	r3, [pc, #252]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f3b8:	4a3d      	ldr	r2, [pc, #244]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3ba:	f043 0301 	orr.w	r3, r3, #1
 800f3be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f3c2:	4b3b      	ldr	r3, [pc, #236]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f3c8:	f003 0301 	and.w	r3, r3, #1
 800f3cc:	60fb      	str	r3, [r7, #12]
 800f3ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f3d0:	4b37      	ldr	r3, [pc, #220]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f3d6:	4a36      	ldr	r2, [pc, #216]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3d8:	f043 0302 	orr.w	r3, r3, #2
 800f3dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f3e0:	4b33      	ldr	r3, [pc, #204]	; (800f4b0 <HAL_ETH_MspInit+0x1b8>)
 800f3e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f3e6:	f003 0302 	and.w	r3, r3, #2
 800f3ea:	60bb      	str	r3, [r7, #8]
 800f3ec:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    PB11     ------> ETH_TX_EN 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
 800f3ee:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800f3f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f3f4:	2302      	movs	r3, #2
 800f3f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f3fc:	2303      	movs	r3, #3
 800f3fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f400:	230b      	movs	r3, #11
 800f402:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f404:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f408:	4619      	mov	r1, r3
 800f40a:	482a      	ldr	r0, [pc, #168]	; (800f4b4 <HAL_ETH_MspInit+0x1bc>)
 800f40c:	f7f3 f91c 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f410:	2302      	movs	r3, #2
 800f412:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f414:	2302      	movs	r3, #2
 800f416:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f418:	2300      	movs	r3, #0
 800f41a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f41c:	2303      	movs	r3, #3
 800f41e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f420:	230b      	movs	r3, #11
 800f422:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f424:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f428:	4619      	mov	r1, r3
 800f42a:	4823      	ldr	r0, [pc, #140]	; (800f4b8 <HAL_ETH_MspInit+0x1c0>)
 800f42c:	f7f3 f90c 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800f430:	2386      	movs	r3, #134	; 0x86
 800f432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f434:	2302      	movs	r3, #2
 800f436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f438:	2300      	movs	r3, #0
 800f43a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f43c:	2303      	movs	r3, #3
 800f43e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f440:	230b      	movs	r3, #11
 800f442:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f448:	4619      	mov	r1, r3
 800f44a:	481c      	ldr	r0, [pc, #112]	; (800f4bc <HAL_ETH_MspInit+0x1c4>)
 800f44c:	f7f3 f8fc 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800f450:	2330      	movs	r3, #48	; 0x30
 800f452:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f454:	2302      	movs	r3, #2
 800f456:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f458:	2300      	movs	r3, #0
 800f45a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f45c:	2303      	movs	r3, #3
 800f45e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f460:	230b      	movs	r3, #11
 800f462:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f468:	4619      	mov	r1, r3
 800f46a:	4813      	ldr	r0, [pc, #76]	; (800f4b8 <HAL_ETH_MspInit+0x1c0>)
 800f46c:	f7f3 f8ec 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800f470:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f476:	2302      	movs	r3, #2
 800f478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f47a:	2300      	movs	r3, #0
 800f47c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f47e:	2303      	movs	r3, #3
 800f480:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f482:	230b      	movs	r3, #11
 800f484:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f48a:	4619      	mov	r1, r3
 800f48c:	480c      	ldr	r0, [pc, #48]	; (800f4c0 <HAL_ETH_MspInit+0x1c8>)
 800f48e:	f7f3 f8db 	bl	8002648 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 7, 0);
 800f492:	2200      	movs	r2, #0
 800f494:	2107      	movs	r1, #7
 800f496:	203d      	movs	r0, #61	; 0x3d
 800f498:	f7f1 f9ad 	bl	80007f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800f49c:	203d      	movs	r0, #61	; 0x3d
 800f49e:	f7f1 f9c4 	bl	800082a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f4a2:	bf00      	nop
 800f4a4:	3738      	adds	r7, #56	; 0x38
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
 800f4aa:	bf00      	nop
 800f4ac:	40028000 	.word	0x40028000
 800f4b0:	58024400 	.word	0x58024400
 800f4b4:	58021800 	.word	0x58021800
 800f4b8:	58020800 	.word	0x58020800
 800f4bc:	58020000 	.word	0x58020000
 800f4c0:	58020400 	.word	0x58020400

0800f4c4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b082      	sub	sp, #8
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800f4cc:	4b04      	ldr	r3, [pc, #16]	; (800f4e0 <HAL_ETH_RxCpltCallback+0x1c>)
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f7f4 fb39 	bl	8003b48 <osSemaphoreRelease>
}
 800f4d6:	bf00      	nop
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	2400417c 	.word	0x2400417c

0800f4e4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b0a8      	sub	sp, #160	; 0xa0
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  uint32_t idx = 0;
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800f4f8:	4ba8      	ldr	r3, [pc, #672]	; (800f79c <low_level_init+0x2b8>)
 800f4fa:	4aa9      	ldr	r2, [pc, #676]	; (800f7a0 <low_level_init+0x2bc>)
 800f4fc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800f4fe:	2300      	movs	r3, #0
 800f500:	f887 3020 	strb.w	r3, [r7, #32]
  MACAddr[1] = 0x80;
 800f504:	2380      	movs	r3, #128	; 0x80
 800f506:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  MACAddr[2] = 0xE1;
 800f50a:	23e1      	movs	r3, #225	; 0xe1
 800f50c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  MACAddr[3] = 0x00;
 800f510:	2300      	movs	r3, #0
 800f512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  MACAddr[4] = 0x00;
 800f516:	2300      	movs	r3, #0
 800f518:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  MACAddr[5] = 0x00;
 800f51c:	2300      	movs	r3, #0
 800f51e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  heth.Init.MACAddr = &MACAddr[0];
 800f522:	4a9e      	ldr	r2, [pc, #632]	; (800f79c <low_level_init+0x2b8>)
 800f524:	f107 0320 	add.w	r3, r7, #32
 800f528:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800f52a:	4b9c      	ldr	r3, [pc, #624]	; (800f79c <low_level_init+0x2b8>)
 800f52c:	2201      	movs	r2, #1
 800f52e:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800f530:	4b9a      	ldr	r3, [pc, #616]	; (800f79c <low_level_init+0x2b8>)
 800f532:	4a9c      	ldr	r2, [pc, #624]	; (800f7a4 <low_level_init+0x2c0>)
 800f534:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800f536:	4b99      	ldr	r3, [pc, #612]	; (800f79c <low_level_init+0x2b8>)
 800f538:	4a9b      	ldr	r2, [pc, #620]	; (800f7a8 <low_level_init+0x2c4>)
 800f53a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800f53c:	4b97      	ldr	r3, [pc, #604]	; (800f79c <low_level_init+0x2b8>)
 800f53e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f542:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f544:	4895      	ldr	r0, [pc, #596]	; (800f79c <low_level_init+0x2b8>)
 800f546:	f7f1 fa03 	bl	8000950 <HAL_ETH_Init>
 800f54a:	4603      	mov	r3, r0
 800f54c:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800f550:	2234      	movs	r2, #52	; 0x34
 800f552:	2100      	movs	r1, #0
 800f554:	4895      	ldr	r0, [pc, #596]	; (800f7ac <low_level_init+0x2c8>)
 800f556:	f001 f873 	bl	8010640 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800f55a:	4b94      	ldr	r3, [pc, #592]	; (800f7ac <low_level_init+0x2c8>)
 800f55c:	2221      	movs	r2, #33	; 0x21
 800f55e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800f560:	4b92      	ldr	r3, [pc, #584]	; (800f7ac <low_level_init+0x2c8>)
 800f562:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800f566:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800f568:	4b90      	ldr	r3, [pc, #576]	; (800f7ac <low_level_init+0x2c8>)
 800f56a:	2200      	movs	r2, #0
 800f56c:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */
  
  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800f56e:	4890      	ldr	r0, [pc, #576]	; (800f7b0 <low_level_init+0x2cc>)
 800f570:	f7f7 fb9a 	bl	8006ca8 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2206      	movs	r2, #6
 800f578:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f57c:	4b87      	ldr	r3, [pc, #540]	; (800f79c <low_level_init+0x2b8>)
 800f57e:	685b      	ldr	r3, [r3, #4]
 800f580:	781a      	ldrb	r2, [r3, #0]
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f588:	4b84      	ldr	r3, [pc, #528]	; (800f79c <low_level_init+0x2b8>)
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	785a      	ldrb	r2, [r3, #1]
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f594:	4b81      	ldr	r3, [pc, #516]	; (800f79c <low_level_init+0x2b8>)
 800f596:	685b      	ldr	r3, [r3, #4]
 800f598:	789a      	ldrb	r2, [r3, #2]
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f5a0:	4b7e      	ldr	r3, [pc, #504]	; (800f79c <low_level_init+0x2b8>)
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	78da      	ldrb	r2, [r3, #3]
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f5ac:	4b7b      	ldr	r3, [pc, #492]	; (800f79c <low_level_init+0x2b8>)
 800f5ae:	685b      	ldr	r3, [r3, #4]
 800f5b0:	791a      	ldrb	r2, [r3, #4]
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f5b8:	4b78      	ldr	r3, [pc, #480]	; (800f79c <low_level_init+0x2b8>)
 800f5ba:	685b      	ldr	r3, [r3, #4]
 800f5bc:	795a      	ldrb	r2, [r3, #5]
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  
  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800f5ca:	84da      	strh	r2, [r3, #38]	; 0x26
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f5d2:	f043 030a 	orr.w	r3, r3, #10
 800f5d6:	b2da      	uxtb	r2, r3
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800f5de:	2300      	movs	r3, #0
 800f5e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f5e4:	e012      	b.n	800f60c <low_level_init+0x128>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800f5e6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800f5ea:	4613      	mov	r3, r2
 800f5ec:	005b      	lsls	r3, r3, #1
 800f5ee:	4413      	add	r3, r2
 800f5f0:	025b      	lsls	r3, r3, #9
 800f5f2:	4a70      	ldr	r2, [pc, #448]	; (800f7b4 <low_level_init+0x2d0>)
 800f5f4:	441a      	add	r2, r3
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800f5fc:	4867      	ldr	r0, [pc, #412]	; (800f79c <low_level_init+0x2b8>)
 800f5fe:	f7f1 fa81 	bl	8000b04 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800f602:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f606:	3301      	adds	r3, #1
 800f608:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f60c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f610:	2b03      	cmp	r3, #3
 800f612:	d9e8      	bls.n	800f5e6 <low_level_init+0x102>
  } 
      
  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800f614:	2300      	movs	r3, #0
 800f616:	61fb      	str	r3, [r7, #28]
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 800f618:	f107 031c 	add.w	r3, r7, #28
 800f61c:	2101      	movs	r1, #1
 800f61e:	4618      	mov	r0, r3
 800f620:	f7f4 fa26 	bl	8003a70 <osSemaphoreCreate>
 800f624:	4602      	mov	r2, r0
 800f626:	4b64      	ldr	r3, [pc, #400]	; (800f7b8 <low_level_init+0x2d4>)
 800f628:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
  osThreadDef(EthIf, ethernetif_input, 4, netif, INTERFACE_THREAD_STACK_SIZE);
 800f62a:	4b64      	ldr	r3, [pc, #400]	; (800f7bc <low_level_init+0x2d8>)
 800f62c:	60bb      	str	r3, [r7, #8]
 800f62e:	4b64      	ldr	r3, [pc, #400]	; (800f7c0 <low_level_init+0x2dc>)
 800f630:	60fb      	str	r3, [r7, #12]
 800f632:	2304      	movs	r3, #4
 800f634:	823b      	strh	r3, [r7, #16]
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	617b      	str	r3, [r7, #20]
 800f63a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f63e:	61bb      	str	r3, [r7, #24]
  osThreadCreate (osThread(EthIf), netif);
 800f640:	f107 0308 	add.w	r3, r7, #8
 800f644:	6879      	ldr	r1, [r7, #4]
 800f646:	4618      	mov	r0, r3
 800f648:	f7f4 f947 	bl	80038da <osThreadCreate>
/* USER CODE BEGIN PHY_PRE_CONFIG */ 
    
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800f64c:	495d      	ldr	r1, [pc, #372]	; (800f7c4 <low_level_init+0x2e0>)
 800f64e:	485e      	ldr	r0, [pc, #376]	; (800f7c8 <low_level_init+0x2e4>)
 800f650:	f7f0 fe96 	bl	8000380 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&heth);
 800f654:	4851      	ldr	r0, [pc, #324]	; (800f79c <low_level_init+0x2b8>)
 800f656:	f7f0 fec5 	bl	80003e4 <LAN8742_Init>


    PHYLinkState = LAN8742_GetLinkState(&heth);
 800f65a:	4850      	ldr	r0, [pc, #320]	; (800f79c <low_level_init+0x2b8>)
 800f65c:	f7f0 ff02 	bl	8000464 <LAN8742_GetLinkState>
 800f660:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
  
    /* Get link state */  
    if(netif_is_link_up(netif) && (PHYLinkState))
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f66a:	089b      	lsrs	r3, r3, #2
 800f66c:	f003 0301 	and.w	r3, r3, #1
 800f670:	b2db      	uxtb	r3, r3
 800f672:	2b00      	cmp	r3, #0
 800f674:	d00a      	beq.n	800f68c <low_level_init+0x1a8>
 800f676:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d006      	beq.n	800f68c <low_level_init+0x1a8>
    {
      netif_set_link_down(netif);
 800f67e:	6878      	ldr	r0, [r7, #4]
 800f680:	f7f7 fddd 	bl	800723e <netif_set_link_down>
      netif_set_down(netif);
 800f684:	6878      	ldr	r0, [r7, #4]
 800f686:	f7f7 fd8d 	bl	80071a4 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800f68a:	e083      	b.n	800f794 <low_level_init+0x2b0>
    else if(!netif_is_link_up(netif) && (PHYLinkState))
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f692:	f003 0304 	and.w	r3, r3, #4
 800f696:	2b00      	cmp	r3, #0
 800f698:	d17c      	bne.n	800f794 <low_level_init+0x2b0>
 800f69a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d078      	beq.n	800f794 <low_level_init+0x2b0>
      switch ((PHYLinkState & (uint16_t)0x001C))
 800f6a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f6a6:	f003 031c 	and.w	r3, r3, #28
 800f6aa:	3b04      	subs	r3, #4
 800f6ac:	2b14      	cmp	r3, #20
 800f6ae:	d84d      	bhi.n	800f74c <low_level_init+0x268>
 800f6b0:	a201      	add	r2, pc, #4	; (adr r2, 800f6b8 <low_level_init+0x1d4>)
 800f6b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b6:	bf00      	nop
 800f6b8:	0800f73f 	.word	0x0800f73f
 800f6bc:	0800f74d 	.word	0x0800f74d
 800f6c0:	0800f74d 	.word	0x0800f74d
 800f6c4:	0800f74d 	.word	0x0800f74d
 800f6c8:	0800f71f 	.word	0x0800f71f
 800f6cc:	0800f74d 	.word	0x0800f74d
 800f6d0:	0800f74d 	.word	0x0800f74d
 800f6d4:	0800f74d 	.word	0x0800f74d
 800f6d8:	0800f74d 	.word	0x0800f74d
 800f6dc:	0800f74d 	.word	0x0800f74d
 800f6e0:	0800f74d 	.word	0x0800f74d
 800f6e4:	0800f74d 	.word	0x0800f74d
 800f6e8:	0800f74d 	.word	0x0800f74d
 800f6ec:	0800f74d 	.word	0x0800f74d
 800f6f0:	0800f74d 	.word	0x0800f74d
 800f6f4:	0800f74d 	.word	0x0800f74d
 800f6f8:	0800f72f 	.word	0x0800f72f
 800f6fc:	0800f74d 	.word	0x0800f74d
 800f700:	0800f74d 	.word	0x0800f74d
 800f704:	0800f74d 	.word	0x0800f74d
 800f708:	0800f70d 	.word	0x0800f70d
        duplex = ETH_FULLDUPLEX_MODE;
 800f70c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f710:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        speed = ETH_SPEED_100M;
 800f714:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f718:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        break;
 800f71c:	e01f      	b.n	800f75e <low_level_init+0x27a>
        duplex = ETH_HALFDUPLEX_MODE;
 800f71e:	2300      	movs	r3, #0
 800f720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        speed = ETH_SPEED_100M;
 800f724:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f728:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        break;
 800f72c:	e017      	b.n	800f75e <low_level_init+0x27a>
        duplex = ETH_FULLDUPLEX_MODE;
 800f72e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f732:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        speed = ETH_SPEED_10M;
 800f736:	2300      	movs	r3, #0
 800f738:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        break;
 800f73c:	e00f      	b.n	800f75e <low_level_init+0x27a>
        duplex = ETH_HALFDUPLEX_MODE;
 800f73e:	2300      	movs	r3, #0
 800f740:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        speed = ETH_SPEED_10M;
 800f744:	2300      	movs	r3, #0
 800f746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        break;
 800f74a:	e008      	b.n	800f75e <low_level_init+0x27a>
        duplex = ETH_FULLDUPLEX_MODE;
 800f74c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f750:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        speed = ETH_SPEED_100M;
 800f754:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f758:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        break;      
 800f75c:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf); 
 800f75e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f762:	4619      	mov	r1, r3
 800f764:	480d      	ldr	r0, [pc, #52]	; (800f79c <low_level_init+0x2b8>)
 800f766:	f7f1 ff99 	bl	800169c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800f76a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f76e:	643b      	str	r3, [r7, #64]	; 0x40
    MACConf.Speed = speed;
 800f770:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f774:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800f776:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f77a:	4619      	mov	r1, r3
 800f77c:	4807      	ldr	r0, [pc, #28]	; (800f79c <low_level_init+0x2b8>)
 800f77e:	f7f2 f961 	bl	8001a44 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800f782:	4806      	ldr	r0, [pc, #24]	; (800f79c <low_level_init+0x2b8>)
 800f784:	f7f1 f9ff 	bl	8000b86 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800f788:	6878      	ldr	r0, [r7, #4]
 800f78a:	f7f7 fcc7 	bl	800711c <netif_set_up>
    netif_set_link_up(netif);
 800f78e:	6878      	ldr	r0, [r7, #4]
 800f790:	f7f7 fd2a 	bl	80071e8 <netif_set_link_up>
}
 800f794:	bf00      	nop
 800f796:	37a0      	adds	r7, #160	; 0xa0
 800f798:	46bd      	mov	sp, r7
 800f79a:	bd80      	pop	{r7, pc}
 800f79c:	2400ade4 	.word	0x2400ade4
 800f7a0:	40028000 	.word	0x40028000
 800f7a4:	30040060 	.word	0x30040060
 800f7a8:	30040000 	.word	0x30040000
 800f7ac:	2400ae54 	.word	0x2400ae54
 800f7b0:	08013350 	.word	0x08013350
 800f7b4:	30040200 	.word	0x30040200
 800f7b8:	2400417c 	.word	0x2400417c
 800f7bc:	08013198 	.word	0x08013198
 800f7c0:	0800f94d 	.word	0x0800f94d
 800f7c4:	24000010 	.word	0x24000010
 800f7c8:	2400adc4 	.word	0x2400adc4

0800f7cc <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b092      	sub	sp, #72	; 0x48
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	6039      	str	r1, [r7, #0]
  uint32_t i=0, framelen = 0;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	647b      	str	r3, [r7, #68]	; 0x44
 800f7da:	2300      	movs	r3, #0
 800f7dc:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf *q;
  err_t errval = ERR_OK;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];
  
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800f7e4:	f107 0308 	add.w	r3, r7, #8
 800f7e8:	2230      	movs	r2, #48	; 0x30
 800f7ea:	2100      	movs	r1, #0
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f000 ff27 	bl	8010640 <memset>
  
  for(q = p; q != NULL; q = q->next)
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f7f6:	e04f      	b.n	800f898 <low_level_output+0xcc>
  {
    if(i >= ETH_TX_DESC_CNT)	
 800f7f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7fa:	2b03      	cmp	r3, #3
 800f7fc:	d902      	bls.n	800f804 <low_level_output+0x38>
      return ERR_IF;
 800f7fe:	f06f 030b 	mvn.w	r3, #11
 800f802:	e05a      	b.n	800f8ba <low_level_output+0xee>
    
    Txbuffer[i].buffer = q->payload;
 800f804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f806:	6859      	ldr	r1, [r3, #4]
 800f808:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f80a:	4613      	mov	r3, r2
 800f80c:	005b      	lsls	r3, r3, #1
 800f80e:	4413      	add	r3, r2
 800f810:	009b      	lsls	r3, r3, #2
 800f812:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f816:	4413      	add	r3, r2
 800f818:	3b40      	subs	r3, #64	; 0x40
 800f81a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800f81c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f81e:	895b      	ldrh	r3, [r3, #10]
 800f820:	4619      	mov	r1, r3
 800f822:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f824:	4613      	mov	r3, r2
 800f826:	005b      	lsls	r3, r3, #1
 800f828:	4413      	add	r3, r2
 800f82a:	009b      	lsls	r3, r3, #2
 800f82c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f830:	4413      	add	r3, r2
 800f832:	3b3c      	subs	r3, #60	; 0x3c
 800f834:	6019      	str	r1, [r3, #0]
    framelen += q->len;
 800f836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f838:	895b      	ldrh	r3, [r3, #10]
 800f83a:	461a      	mov	r2, r3
 800f83c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f83e:	4413      	add	r3, r2
 800f840:	643b      	str	r3, [r7, #64]	; 0x40
    
    if(i>0)
 800f842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f844:	2b00      	cmp	r3, #0
 800f846:	d012      	beq.n	800f86e <low_level_output+0xa2>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800f848:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f84a:	1e5a      	subs	r2, r3, #1
 800f84c:	f107 0008 	add.w	r0, r7, #8
 800f850:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f852:	460b      	mov	r3, r1
 800f854:	005b      	lsls	r3, r3, #1
 800f856:	440b      	add	r3, r1
 800f858:	009b      	lsls	r3, r3, #2
 800f85a:	18c1      	adds	r1, r0, r3
 800f85c:	4613      	mov	r3, r2
 800f85e:	005b      	lsls	r3, r3, #1
 800f860:	4413      	add	r3, r2
 800f862:	009b      	lsls	r3, r3, #2
 800f864:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f868:	4413      	add	r3, r2
 800f86a:	3b38      	subs	r3, #56	; 0x38
 800f86c:	6019      	str	r1, [r3, #0]
    }
    
    if(q->next == NULL)
 800f86e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d10a      	bne.n	800f88c <low_level_output+0xc0>
    {
      Txbuffer[i].next = NULL;
 800f876:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f878:	4613      	mov	r3, r2
 800f87a:	005b      	lsls	r3, r3, #1
 800f87c:	4413      	add	r3, r2
 800f87e:	009b      	lsls	r3, r3, #2
 800f880:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f884:	4413      	add	r3, r2
 800f886:	3b38      	subs	r3, #56	; 0x38
 800f888:	2200      	movs	r2, #0
 800f88a:	601a      	str	r2, [r3, #0]
    }
    
    i++;
 800f88c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f88e:	3301      	adds	r3, #1
 800f890:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800f892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d1ac      	bne.n	800f7f8 <low_level_output+0x2c>
  }

  TxConfig.Length = framelen;
 800f89e:	4a09      	ldr	r2, [pc, #36]	; (800f8c4 <low_level_output+0xf8>)
 800f8a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8a2:	6053      	str	r3, [r2, #4]
  TxConfig.TxBuffer = Txbuffer;
 800f8a4:	4a07      	ldr	r2, [pc, #28]	; (800f8c4 <low_level_output+0xf8>)
 800f8a6:	f107 0308 	add.w	r3, r7, #8
 800f8aa:	6093      	str	r3, [r2, #8]

//  SCB_InvalidateDCache();
  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800f8ac:	2214      	movs	r2, #20
 800f8ae:	4905      	ldr	r1, [pc, #20]	; (800f8c4 <low_level_output+0xf8>)
 800f8b0:	4805      	ldr	r0, [pc, #20]	; (800f8c8 <low_level_output+0xfc>)
 800f8b2:	f7f1 fa75 	bl	8000da0 <HAL_ETH_Transmit>
  
  return errval;
 800f8b6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3748      	adds	r7, #72	; 0x48
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop
 800f8c4:	2400ae54 	.word	0x2400ae54
 800f8c8:	2400ade4 	.word	0x2400ade4

0800f8cc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b08a      	sub	sp, #40	; 0x28
 800f8d0:	af02      	add	r7, sp, #8
 800f8d2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	61fb      	str	r3, [r7, #28]
  ETH_BufferTypeDef RxBuff;
  uint32_t framelength = 0;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	60bb      	str	r3, [r7, #8]
  struct pbuf_custom* custom_pbuf;
  
  SCB_CleanInvalidateDCache();
 800f8dc:	f7ff fcaa 	bl	800f234 <SCB_CleanInvalidateDCache>
  if (HAL_ETH_GetRxDataBuffer(&heth, &RxBuff) == HAL_OK) 
 800f8e0:	f107 030c 	add.w	r3, r7, #12
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	4815      	ldr	r0, [pc, #84]	; (800f93c <low_level_input+0x70>)
 800f8e8:	f7f1 fbc4 	bl	8001074 <HAL_ETH_GetRxDataBuffer>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d11e      	bne.n	800f930 <low_level_input+0x64>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800f8f2:	f107 0308 	add.w	r3, r7, #8
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	4810      	ldr	r0, [pc, #64]	; (800f93c <low_level_input+0x70>)
 800f8fa:	f7f1 fc59 	bl	80011b0 <HAL_ETH_GetRxDataLength>
    /* Build Rx descriptor to be ready for next data reception */


#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)Rx_Buff, (4 * 1536UL));
 800f8fe:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800f902:	480f      	ldr	r0, [pc, #60]	; (800f940 <low_level_input+0x74>)
 800f904:	f7ff fcce 	bl	800f2a4 <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800f908:	480e      	ldr	r0, [pc, #56]	; (800f944 <low_level_input+0x78>)
 800f90a:	f7f7 fa49 	bl	8006da0 <memp_malloc_pool>
 800f90e:	61b8      	str	r0, [r7, #24]
    custom_pbuf->custom_free_function = pbuf_free_custom;
 800f910:	69bb      	ldr	r3, [r7, #24]
 800f912:	4a0d      	ldr	r2, [pc, #52]	; (800f948 <low_level_input+0x7c>)
 800f914:	611a      	str	r2, [r3, #16]

    p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff.buffer, ETH_RX_BUFFER_SIZE);
 800f916:	68bb      	ldr	r3, [r7, #8]
 800f918:	b299      	uxth	r1, r3
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f920:	9201      	str	r2, [sp, #4]
 800f922:	9300      	str	r3, [sp, #0]
 800f924:	69bb      	ldr	r3, [r7, #24]
 800f926:	2202      	movs	r2, #2
 800f928:	2004      	movs	r0, #4
 800f92a:	f7f7 fead 	bl	8007688 <pbuf_alloced_custom>
 800f92e:	61f8      	str	r0, [r7, #28]
  }
  
  
  return p;
 800f930:	69fb      	ldr	r3, [r7, #28]
}
 800f932:	4618      	mov	r0, r3
 800f934:	3720      	adds	r7, #32
 800f936:	46bd      	mov	sp, r7
 800f938:	bd80      	pop	{r7, pc}
 800f93a:	bf00      	nop
 800f93c:	2400ade4 	.word	0x2400ade4
 800f940:	30040200 	.word	0x30040200
 800f944:	08013350 	.word	0x08013350
 800f948:	0800fa15 	.word	0x0800fa15

0800f94c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b084      	sub	sp, #16
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f958:	4b14      	ldr	r3, [pc, #80]	; (800f9ac <ethernetif_input+0x60>)
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f04f 31ff 	mov.w	r1, #4294967295
 800f960:	4618      	mov	r0, r3
 800f962:	f7f4 f8a3 	bl	8003aac <osSemaphoreWait>
 800f966:	4603      	mov	r3, r0
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d1f5      	bne.n	800f958 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800f96c:	4810      	ldr	r0, [pc, #64]	; (800f9b0 <ethernetif_input+0x64>)
 800f96e:	f7ff fc09 	bl	800f184 <sys_mutex_lock>
        
        p = low_level_input( netif );
 800f972:	68f8      	ldr	r0, [r7, #12]
 800f974:	f7ff ffaa 	bl	800f8cc <low_level_input>
 800f978:	60b8      	str	r0, [r7, #8]

        HAL_ETH_BuildRxDescriptors(&heth);
 800f97a:	480e      	ldr	r0, [pc, #56]	; (800f9b4 <ethernetif_input+0x68>)
 800f97c:	f7f1 fc4b 	bl	8001216 <HAL_ETH_BuildRxDescriptors>
        if (p != NULL)
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d00a      	beq.n	800f99c <ethernetif_input+0x50>
        {
          if (netif->input( p, netif) != ERR_OK )
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	691b      	ldr	r3, [r3, #16]
 800f98a:	68f9      	ldr	r1, [r7, #12]
 800f98c:	68b8      	ldr	r0, [r7, #8]
 800f98e:	4798      	blx	r3
 800f990:	4603      	mov	r3, r0
 800f992:	2b00      	cmp	r3, #0
 800f994:	d002      	beq.n	800f99c <ethernetif_input+0x50>
          {
            pbuf_free(p);           
 800f996:	68b8      	ldr	r0, [r7, #8]
 800f998:	f7f8 f854 	bl	8007a44 <pbuf_free>
          }
        }
        
        UNLOCK_TCPIP_CORE();
 800f99c:	4804      	ldr	r0, [pc, #16]	; (800f9b0 <ethernetif_input+0x64>)
 800f99e:	f7ff fc00 	bl	800f1a2 <sys_mutex_unlock>
        
      } while(p!=NULL);
 800f9a2:	68bb      	ldr	r3, [r7, #8]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d1e1      	bne.n	800f96c <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f9a8:	e7d6      	b.n	800f958 <ethernetif_input+0xc>
 800f9aa:	bf00      	nop
 800f9ac:	2400417c 	.word	0x2400417c
 800f9b0:	24004194 	.word	0x24004194
 800f9b4:	2400ade4 	.word	0x2400ade4

0800f9b8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f9b8:	b580      	push	{r7, lr}
 800f9ba:	b082      	sub	sp, #8
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d106      	bne.n	800f9d4 <ethernetif_init+0x1c>
 800f9c6:	4b0e      	ldr	r3, [pc, #56]	; (800fa00 <ethernetif_init+0x48>)
 800f9c8:	f240 2241 	movw	r2, #577	; 0x241
 800f9cc:	490d      	ldr	r1, [pc, #52]	; (800fa04 <ethernetif_init+0x4c>)
 800f9ce:	480e      	ldr	r0, [pc, #56]	; (800fa08 <ethernetif_init+0x50>)
 800f9d0:	f000 fe3e 	bl	8010650 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	2273      	movs	r2, #115	; 0x73
 800f9d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	2274      	movs	r2, #116	; 0x74
 800f9e0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	4a09      	ldr	r2, [pc, #36]	; (800fa0c <ethernetif_init+0x54>)
 800f9e8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	4a08      	ldr	r2, [pc, #32]	; (800fa10 <ethernetif_init+0x58>)
 800f9ee:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f7ff fd77 	bl	800f4e4 <low_level_init>

  return ERR_OK;
 800f9f6:	2300      	movs	r3, #0
}
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	3708      	adds	r7, #8
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}
 800fa00:	080131a0 	.word	0x080131a0
 800fa04:	080131b4 	.word	0x080131b4
 800fa08:	080131c4 	.word	0x080131c4
 800fa0c:	0800d425 	.word	0x0800d425
 800fa10:	0800f7cd 	.word	0x0800f7cd

0800fa14 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	60fb      	str	r3, [r7, #12]
  
#if !defined(DUAL_CORE) || defined(CORE_CM7)
  /* Invalidate data cache: lwIP and/or application may have written into buffer */
  SCB_InvalidateDCache_by_Addr((uint32_t *)p->payload, p->tot_len);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	685a      	ldr	r2, [r3, #4]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	891b      	ldrh	r3, [r3, #8]
 800fa28:	4619      	mov	r1, r3
 800fa2a:	4610      	mov	r0, r2
 800fa2c:	f7ff fc3a 	bl	800f2a4 <SCB_InvalidateDCache_by_Addr>
#endif
  
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800fa30:	68f9      	ldr	r1, [r7, #12]
 800fa32:	4803      	ldr	r0, [pc, #12]	; (800fa40 <pbuf_free_custom+0x2c>)
 800fa34:	f7f7 fa28 	bl	8006e88 <memp_free_pool>
}
 800fa38:	bf00      	nop
 800fa3a:	3710      	adds	r7, #16
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}
 800fa40:	08013350 	.word	0x08013350

0800fa44 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fa48:	f7f0 fdac 	bl	80005a4 <HAL_GetTick>
 800fa4c:	4603      	mov	r3, r0
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	bd80      	pop	{r7, pc}
	...

0800fa54 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{  
 800fa54:	b580      	push	{r7, lr}
 800fa56:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here 
  */
  
  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800fa58:	4802      	ldr	r0, [pc, #8]	; (800fa64 <ETH_PHY_IO_Init+0x10>)
 800fa5a:	f7f2 f80d 	bl	8001a78 <HAL_ETH_SetMDIOClockRange>
  
  return 0;
 800fa5e:	2300      	movs	r3, #0
}
 800fa60:	4618      	mov	r0, r3
 800fa62:	bd80      	pop	{r7, pc}
 800fa64:	2400ade4 	.word	0x2400ade4

0800fa68 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800fa68:	b480      	push	{r7}
 800fa6a:	af00      	add	r7, sp, #0
  return 0;
 800fa6c:	2300      	movs	r3, #0
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	46bd      	mov	sp, r7
 800fa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa76:	4770      	bx	lr

0800fa78 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b084      	sub	sp, #16
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	60f8      	str	r0, [r7, #12]
 800fa80:	60b9      	str	r1, [r7, #8]
 800fa82:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	68ba      	ldr	r2, [r7, #8]
 800fa88:	68f9      	ldr	r1, [r7, #12]
 800fa8a:	4807      	ldr	r0, [pc, #28]	; (800faa8 <ETH_PHY_IO_ReadReg+0x30>)
 800fa8c:	f7f1 fd5e 	bl	800154c <HAL_ETH_ReadPHYRegister>
 800fa90:	4603      	mov	r3, r0
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d002      	beq.n	800fa9c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800fa96:	f04f 33ff 	mov.w	r3, #4294967295
 800fa9a:	e000      	b.n	800fa9e <ETH_PHY_IO_ReadReg+0x26>
  }
  
  return 0;
 800fa9c:	2300      	movs	r3, #0
}
 800fa9e:	4618      	mov	r0, r3
 800faa0:	3710      	adds	r7, #16
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}
 800faa6:	bf00      	nop
 800faa8:	2400ade4 	.word	0x2400ade4

0800faac <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b084      	sub	sp, #16
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	60f8      	str	r0, [r7, #12]
 800fab4:	60b9      	str	r1, [r7, #8]
 800fab6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	68ba      	ldr	r2, [r7, #8]
 800fabc:	68f9      	ldr	r1, [r7, #12]
 800fabe:	4807      	ldr	r0, [pc, #28]	; (800fadc <ETH_PHY_IO_WriteReg+0x30>)
 800fac0:	f7f1 fd98 	bl	80015f4 <HAL_ETH_WritePHYRegister>
 800fac4:	4603      	mov	r3, r0
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d002      	beq.n	800fad0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800faca:	f04f 33ff 	mov.w	r3, #4294967295
 800face:	e000      	b.n	800fad2 <ETH_PHY_IO_WriteReg+0x26>
  }
  
  return 0;
 800fad0:	2300      	movs	r3, #0
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3710      	adds	r7, #16
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	2400ade4 	.word	0x2400ade4

0800fae0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fae4:	f7f0 fd5e 	bl	80005a4 <HAL_GetTick>
 800fae8:	4603      	mov	r3, r0
}
 800faea:	4618      	mov	r0, r3
 800faec:	bd80      	pop	{r7, pc}
	...

0800faf0 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_thread(void const * argument)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b0a0      	sub	sp, #128	; 0x80
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800faf8:	2300      	movs	r3, #0
 800fafa:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fafc:	2300      	movs	r3, #0
 800fafe:	67bb      	str	r3, [r7, #120]	; 0x78
 800fb00:	2300      	movs	r3, #0
 800fb02:	677b      	str	r3, [r7, #116]	; 0x74
  
  struct netif *netif = (struct netif *) argument;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	673b      	str	r3, [r7, #112]	; 0x70
  
  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&heth);
 800fb08:	484c      	ldr	r0, [pc, #304]	; (800fc3c <ethernet_link_thread+0x14c>)
 800fb0a:	f7f0 fcab 	bl	8000464 <LAN8742_GetLinkState>
 800fb0e:	4603      	mov	r3, r0
 800fb10:	66fb      	str	r3, [r7, #108]	; 0x6c
  
  if(netif_is_link_up(netif) && (PHYLinkState))
 800fb12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fb14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fb18:	089b      	lsrs	r3, r3, #2
 800fb1a:	f003 0301 	and.w	r3, r3, #1
 800fb1e:	b2db      	uxtb	r3, r3
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d00c      	beq.n	800fb3e <ethernet_link_thread+0x4e>
 800fb24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d009      	beq.n	800fb3e <ethernet_link_thread+0x4e>
  {
    HAL_ETH_Stop_IT(&heth);
 800fb2a:	4844      	ldr	r0, [pc, #272]	; (800fc3c <ethernet_link_thread+0x14c>)
 800fb2c:	f7f1 f8c2 	bl	8000cb4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800fb30:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800fb32:	f7f7 fb37 	bl	80071a4 <netif_set_down>
    netif_set_link_down(netif);
 800fb36:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800fb38:	f7f7 fb81 	bl	800723e <netif_set_link_down>
 800fb3c:	e079      	b.n	800fc32 <ethernet_link_thread+0x142>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState))
 800fb3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fb40:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fb44:	f003 0304 	and.w	r3, r3, #4
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d172      	bne.n	800fc32 <ethernet_link_thread+0x142>
 800fb4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d06f      	beq.n	800fc32 <ethernet_link_thread+0x142>
  {
    switch ((PHYLinkState & (uint16_t)0x001C)){
 800fb52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb54:	f003 031c 	and.w	r3, r3, #28
 800fb58:	3b04      	subs	r3, #4
 800fb5a:	2b14      	cmp	r3, #20
 800fb5c:	d84c      	bhi.n	800fbf8 <ethernet_link_thread+0x108>
 800fb5e:	a201      	add	r2, pc, #4	; (adr r2, 800fb64 <ethernet_link_thread+0x74>)
 800fb60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb64:	0800fbeb 	.word	0x0800fbeb
 800fb68:	0800fbf9 	.word	0x0800fbf9
 800fb6c:	0800fbf9 	.word	0x0800fbf9
 800fb70:	0800fbf9 	.word	0x0800fbf9
 800fb74:	0800fbcb 	.word	0x0800fbcb
 800fb78:	0800fbf9 	.word	0x0800fbf9
 800fb7c:	0800fbf9 	.word	0x0800fbf9
 800fb80:	0800fbf9 	.word	0x0800fbf9
 800fb84:	0800fbf9 	.word	0x0800fbf9
 800fb88:	0800fbf9 	.word	0x0800fbf9
 800fb8c:	0800fbf9 	.word	0x0800fbf9
 800fb90:	0800fbf9 	.word	0x0800fbf9
 800fb94:	0800fbf9 	.word	0x0800fbf9
 800fb98:	0800fbf9 	.word	0x0800fbf9
 800fb9c:	0800fbf9 	.word	0x0800fbf9
 800fba0:	0800fbf9 	.word	0x0800fbf9
 800fba4:	0800fbdb 	.word	0x0800fbdb
 800fba8:	0800fbf9 	.word	0x0800fbf9
 800fbac:	0800fbf9 	.word	0x0800fbf9
 800fbb0:	0800fbf9 	.word	0x0800fbf9
 800fbb4:	0800fbb9 	.word	0x0800fbb9
		case LAN8742_STATUS_100MBITS_FULLDUPLEX:
		  duplex = ETH_FULLDUPLEX_MODE;
 800fbb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fbbc:	677b      	str	r3, [r7, #116]	; 0x74
		  speed = ETH_SPEED_100M;
 800fbbe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fbc2:	67bb      	str	r3, [r7, #120]	; 0x78
		  linkchanged = 1;
 800fbc4:	2301      	movs	r3, #1
 800fbc6:	67fb      	str	r3, [r7, #124]	; 0x7c
		  break;
 800fbc8:	e017      	b.n	800fbfa <ethernet_link_thread+0x10a>
		case LAN8742_STATUS_100MBITS_HALFDUPLEX:
		  duplex = ETH_HALFDUPLEX_MODE;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	677b      	str	r3, [r7, #116]	; 0x74
		  speed = ETH_SPEED_100M;
 800fbce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fbd2:	67bb      	str	r3, [r7, #120]	; 0x78
		  linkchanged = 1;
 800fbd4:	2301      	movs	r3, #1
 800fbd6:	67fb      	str	r3, [r7, #124]	; 0x7c
		  break;
 800fbd8:	e00f      	b.n	800fbfa <ethernet_link_thread+0x10a>
		case LAN8742_STATUS_10MBITS_FULLDUPLEX:
		  duplex = ETH_FULLDUPLEX_MODE;
 800fbda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fbde:	677b      	str	r3, [r7, #116]	; 0x74
		  speed = ETH_SPEED_10M;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	67bb      	str	r3, [r7, #120]	; 0x78
		  linkchanged = 1;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	67fb      	str	r3, [r7, #124]	; 0x7c
		  break;
 800fbe8:	e007      	b.n	800fbfa <ethernet_link_thread+0x10a>
		case LAN8742_STATUS_10MBITS_HALFDUPLEX:
		  duplex = ETH_HALFDUPLEX_MODE;
 800fbea:	2300      	movs	r3, #0
 800fbec:	677b      	str	r3, [r7, #116]	; 0x74
		  speed = ETH_SPEED_10M;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	67bb      	str	r3, [r7, #120]	; 0x78
		  linkchanged = 1;
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	67fb      	str	r3, [r7, #124]	; 0x7c
		  break;
 800fbf6:	e000      	b.n	800fbfa <ethernet_link_thread+0x10a>
		default:
		  break;
 800fbf8:	bf00      	nop
    }
    
    if(linkchanged)
 800fbfa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d00f      	beq.n	800fc20 <ethernet_link_thread+0x130>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf); 
 800fc00:	f107 0308 	add.w	r3, r7, #8
 800fc04:	4619      	mov	r1, r3
 800fc06:	480d      	ldr	r0, [pc, #52]	; (800fc3c <ethernet_link_thread+0x14c>)
 800fc08:	f7f1 fd48 	bl	800169c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800fc0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fc0e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800fc10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fc12:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800fc14:	f107 0308 	add.w	r3, r7, #8
 800fc18:	4619      	mov	r1, r3
 800fc1a:	4808      	ldr	r0, [pc, #32]	; (800fc3c <ethernet_link_thread+0x14c>)
 800fc1c:	f7f1 ff12 	bl	8001a44 <HAL_ETH_SetMACConfig>
    }
    HAL_ETH_Start_IT(&heth);
 800fc20:	4806      	ldr	r0, [pc, #24]	; (800fc3c <ethernet_link_thread+0x14c>)
 800fc22:	f7f0 ffb0 	bl	8000b86 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800fc26:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800fc28:	f7f7 fa78 	bl	800711c <netif_set_up>
    netif_set_link_up(netif);
 800fc2c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800fc2e:	f7f7 fadb 	bl	80071e8 <netif_set_link_up>
  }
  osDelay(100);
 800fc32:	2064      	movs	r0, #100	; 0x64
 800fc34:	f7f3 fe78 	bl	8003928 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&heth);
 800fc38:	e766      	b.n	800fb08 <ethernet_link_thread+0x18>
 800fc3a:	bf00      	nop
 800fc3c:	2400ade4 	.word	0x2400ade4

0800fc40 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800fc40:	b5b0      	push	{r4, r5, r7, lr}
 800fc42:	b086      	sub	sp, #24
 800fc44:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 800fc46:	4b09      	ldr	r3, [pc, #36]	; (800fc6c <MX_FREERTOS_Init+0x2c>)
 800fc48:	1d3c      	adds	r4, r7, #4
 800fc4a:	461d      	mov	r5, r3
 800fc4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc50:	682b      	ldr	r3, [r5, #0]
 800fc52:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800fc54:	1d3b      	adds	r3, r7, #4
 800fc56:	2100      	movs	r1, #0
 800fc58:	4618      	mov	r0, r3
 800fc5a:	f7f3 fe3e 	bl	80038da <osThreadCreate>
 800fc5e:	4602      	mov	r2, r0
 800fc60:	4b03      	ldr	r3, [pc, #12]	; (800fc70 <MX_FREERTOS_Init+0x30>)
 800fc62:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800fc64:	bf00      	nop
 800fc66:	3718      	adds	r7, #24
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	bdb0      	pop	{r4, r5, r7, pc}
 800fc6c:	080131f8 	.word	0x080131f8
 800fc70:	2400ae88 	.word	0x2400ae88

0800fc74 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b082      	sub	sp, #8
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
    
                 
  /* init code for LWIP */
  MX_LWIP_Init();
 800fc7c:	f000 f876 	bl	800fd6c <MX_LWIP_Init>

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800fc80:	2001      	movs	r0, #1
 800fc82:	f7f3 fe51 	bl	8003928 <osDelay>
 800fc86:	e7fb      	b.n	800fc80 <StartDefaultTask+0xc>

0800fc88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b08a      	sub	sp, #40	; 0x28
 800fc8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fc8e:	f107 0314 	add.w	r3, r7, #20
 800fc92:	2200      	movs	r2, #0
 800fc94:	601a      	str	r2, [r3, #0]
 800fc96:	605a      	str	r2, [r3, #4]
 800fc98:	609a      	str	r2, [r3, #8]
 800fc9a:	60da      	str	r2, [r3, #12]
 800fc9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800fc9e:	4b31      	ldr	r3, [pc, #196]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fca4:	4a2f      	ldr	r2, [pc, #188]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fcae:	4b2d      	ldr	r3, [pc, #180]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fcb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fcb8:	613b      	str	r3, [r7, #16]
 800fcba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800fcbc:	4b29      	ldr	r3, [pc, #164]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fcc2:	4a28      	ldr	r2, [pc, #160]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcc4:	f043 0302 	orr.w	r3, r3, #2
 800fcc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fccc:	4b25      	ldr	r3, [pc, #148]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fcd2:	f003 0302 	and.w	r3, r3, #2
 800fcd6:	60fb      	str	r3, [r7, #12]
 800fcd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800fcda:	4b22      	ldr	r3, [pc, #136]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fce0:	4a20      	ldr	r2, [pc, #128]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fce2:	f043 0301 	orr.w	r3, r3, #1
 800fce6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fcea:	4b1e      	ldr	r3, [pc, #120]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fcf0:	f003 0301 	and.w	r3, r3, #1
 800fcf4:	60bb      	str	r3, [r7, #8]
 800fcf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800fcf8:	4b1a      	ldr	r3, [pc, #104]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fcfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fcfe:	4a19      	ldr	r2, [pc, #100]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fd00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fd08:	4b16      	ldr	r3, [pc, #88]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fd0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fd0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd12:	607b      	str	r3, [r7, #4]
 800fd14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800fd16:	4b13      	ldr	r3, [pc, #76]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fd18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fd1c:	4a11      	ldr	r2, [pc, #68]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fd1e:	f043 0304 	orr.w	r3, r3, #4
 800fd22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800fd26:	4b0f      	ldr	r3, [pc, #60]	; (800fd64 <MX_GPIO_Init+0xdc>)
 800fd28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800fd2c:	f003 0304 	and.w	r3, r3, #4
 800fd30:	603b      	str	r3, [r7, #0]
 800fd32:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED0_Pin, GPIO_PIN_SET);
 800fd34:	2201      	movs	r2, #1
 800fd36:	2103      	movs	r1, #3
 800fd38:	480b      	ldr	r0, [pc, #44]	; (800fd68 <MX_GPIO_Init+0xe0>)
 800fd3a:	f7f2 fe35 	bl	80029a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED0_Pin;
 800fd3e:	2303      	movs	r3, #3
 800fd40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fd42:	2301      	movs	r3, #1
 800fd44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd46:	2300      	movs	r3, #0
 800fd48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fd4e:	f107 0314 	add.w	r3, r7, #20
 800fd52:	4619      	mov	r1, r3
 800fd54:	4804      	ldr	r0, [pc, #16]	; (800fd68 <MX_GPIO_Init+0xe0>)
 800fd56:	f7f2 fc77 	bl	8002648 <HAL_GPIO_Init>

}
 800fd5a:	bf00      	nop
 800fd5c:	3728      	adds	r7, #40	; 0x28
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}
 800fd62:	bf00      	nop
 800fd64:	58024400 	.word	0x58024400
 800fd68:	58020400 	.word	0x58020400

0800fd6c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800fd6c:	b5b0      	push	{r4, r5, r7, lr}
 800fd6e:	b08a      	sub	sp, #40	; 0x28
 800fd70:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800fd72:	4b95      	ldr	r3, [pc, #596]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fd74:	22c0      	movs	r2, #192	; 0xc0
 800fd76:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800fd78:	4b93      	ldr	r3, [pc, #588]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fd7a:	22a8      	movs	r2, #168	; 0xa8
 800fd7c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 101;
 800fd7e:	4b92      	ldr	r3, [pc, #584]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fd80:	2265      	movs	r2, #101	; 0x65
 800fd82:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 140;
 800fd84:	4b90      	ldr	r3, [pc, #576]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fd86:	228c      	movs	r2, #140	; 0x8c
 800fd88:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800fd8a:	4b90      	ldr	r3, [pc, #576]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fd8c:	22ff      	movs	r2, #255	; 0xff
 800fd8e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800fd90:	4b8e      	ldr	r3, [pc, #568]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fd92:	22ff      	movs	r2, #255	; 0xff
 800fd94:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800fd96:	4b8d      	ldr	r3, [pc, #564]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fd98:	22ff      	movs	r2, #255	; 0xff
 800fd9a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800fd9c:	4b8b      	ldr	r3, [pc, #556]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fd9e:	2200      	movs	r2, #0
 800fda0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800fda2:	4b8b      	ldr	r3, [pc, #556]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fda4:	22c0      	movs	r2, #192	; 0xc0
 800fda6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800fda8:	4b89      	ldr	r3, [pc, #548]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fdaa:	22a8      	movs	r2, #168	; 0xa8
 800fdac:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800fdae:	4b88      	ldr	r3, [pc, #544]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fdb0:	2201      	movs	r2, #1
 800fdb2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800fdb4:	4b86      	ldr	r3, [pc, #536]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800fdba:	2100      	movs	r1, #0
 800fdbc:	2000      	movs	r0, #0
 800fdbe:	f7f6 fbbb 	bl	8006538 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800fdc2:	4b81      	ldr	r3, [pc, #516]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	061a      	lsls	r2, r3, #24
 800fdc8:	4b7f      	ldr	r3, [pc, #508]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdca:	785b      	ldrb	r3, [r3, #1]
 800fdcc:	041b      	lsls	r3, r3, #16
 800fdce:	431a      	orrs	r2, r3
 800fdd0:	4b7d      	ldr	r3, [pc, #500]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdd2:	789b      	ldrb	r3, [r3, #2]
 800fdd4:	021b      	lsls	r3, r3, #8
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	4a7b      	ldr	r2, [pc, #492]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdda:	78d2      	ldrb	r2, [r2, #3]
 800fddc:	4313      	orrs	r3, r2
 800fdde:	061a      	lsls	r2, r3, #24
 800fde0:	4b79      	ldr	r3, [pc, #484]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fde2:	781b      	ldrb	r3, [r3, #0]
 800fde4:	0619      	lsls	r1, r3, #24
 800fde6:	4b78      	ldr	r3, [pc, #480]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fde8:	785b      	ldrb	r3, [r3, #1]
 800fdea:	041b      	lsls	r3, r3, #16
 800fdec:	4319      	orrs	r1, r3
 800fdee:	4b76      	ldr	r3, [pc, #472]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdf0:	789b      	ldrb	r3, [r3, #2]
 800fdf2:	021b      	lsls	r3, r3, #8
 800fdf4:	430b      	orrs	r3, r1
 800fdf6:	4974      	ldr	r1, [pc, #464]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fdf8:	78c9      	ldrb	r1, [r1, #3]
 800fdfa:	430b      	orrs	r3, r1
 800fdfc:	021b      	lsls	r3, r3, #8
 800fdfe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fe02:	431a      	orrs	r2, r3
 800fe04:	4b70      	ldr	r3, [pc, #448]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe06:	781b      	ldrb	r3, [r3, #0]
 800fe08:	0619      	lsls	r1, r3, #24
 800fe0a:	4b6f      	ldr	r3, [pc, #444]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe0c:	785b      	ldrb	r3, [r3, #1]
 800fe0e:	041b      	lsls	r3, r3, #16
 800fe10:	4319      	orrs	r1, r3
 800fe12:	4b6d      	ldr	r3, [pc, #436]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe14:	789b      	ldrb	r3, [r3, #2]
 800fe16:	021b      	lsls	r3, r3, #8
 800fe18:	430b      	orrs	r3, r1
 800fe1a:	496b      	ldr	r1, [pc, #428]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe1c:	78c9      	ldrb	r1, [r1, #3]
 800fe1e:	430b      	orrs	r3, r1
 800fe20:	0a1b      	lsrs	r3, r3, #8
 800fe22:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800fe26:	431a      	orrs	r2, r3
 800fe28:	4b67      	ldr	r3, [pc, #412]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe2a:	781b      	ldrb	r3, [r3, #0]
 800fe2c:	0619      	lsls	r1, r3, #24
 800fe2e:	4b66      	ldr	r3, [pc, #408]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe30:	785b      	ldrb	r3, [r3, #1]
 800fe32:	041b      	lsls	r3, r3, #16
 800fe34:	4319      	orrs	r1, r3
 800fe36:	4b64      	ldr	r3, [pc, #400]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe38:	789b      	ldrb	r3, [r3, #2]
 800fe3a:	021b      	lsls	r3, r3, #8
 800fe3c:	430b      	orrs	r3, r1
 800fe3e:	4962      	ldr	r1, [pc, #392]	; (800ffc8 <MX_LWIP_Init+0x25c>)
 800fe40:	78c9      	ldrb	r1, [r1, #3]
 800fe42:	430b      	orrs	r3, r1
 800fe44:	0e1b      	lsrs	r3, r3, #24
 800fe46:	4313      	orrs	r3, r2
 800fe48:	4a62      	ldr	r2, [pc, #392]	; (800ffd4 <MX_LWIP_Init+0x268>)
 800fe4a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800fe4c:	4b5f      	ldr	r3, [pc, #380]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe4e:	781b      	ldrb	r3, [r3, #0]
 800fe50:	061a      	lsls	r2, r3, #24
 800fe52:	4b5e      	ldr	r3, [pc, #376]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe54:	785b      	ldrb	r3, [r3, #1]
 800fe56:	041b      	lsls	r3, r3, #16
 800fe58:	431a      	orrs	r2, r3
 800fe5a:	4b5c      	ldr	r3, [pc, #368]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe5c:	789b      	ldrb	r3, [r3, #2]
 800fe5e:	021b      	lsls	r3, r3, #8
 800fe60:	4313      	orrs	r3, r2
 800fe62:	4a5a      	ldr	r2, [pc, #360]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe64:	78d2      	ldrb	r2, [r2, #3]
 800fe66:	4313      	orrs	r3, r2
 800fe68:	061a      	lsls	r2, r3, #24
 800fe6a:	4b58      	ldr	r3, [pc, #352]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	0619      	lsls	r1, r3, #24
 800fe70:	4b56      	ldr	r3, [pc, #344]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe72:	785b      	ldrb	r3, [r3, #1]
 800fe74:	041b      	lsls	r3, r3, #16
 800fe76:	4319      	orrs	r1, r3
 800fe78:	4b54      	ldr	r3, [pc, #336]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe7a:	789b      	ldrb	r3, [r3, #2]
 800fe7c:	021b      	lsls	r3, r3, #8
 800fe7e:	430b      	orrs	r3, r1
 800fe80:	4952      	ldr	r1, [pc, #328]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe82:	78c9      	ldrb	r1, [r1, #3]
 800fe84:	430b      	orrs	r3, r1
 800fe86:	021b      	lsls	r3, r3, #8
 800fe88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fe8c:	431a      	orrs	r2, r3
 800fe8e:	4b4f      	ldr	r3, [pc, #316]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe90:	781b      	ldrb	r3, [r3, #0]
 800fe92:	0619      	lsls	r1, r3, #24
 800fe94:	4b4d      	ldr	r3, [pc, #308]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe96:	785b      	ldrb	r3, [r3, #1]
 800fe98:	041b      	lsls	r3, r3, #16
 800fe9a:	4319      	orrs	r1, r3
 800fe9c:	4b4b      	ldr	r3, [pc, #300]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fe9e:	789b      	ldrb	r3, [r3, #2]
 800fea0:	021b      	lsls	r3, r3, #8
 800fea2:	430b      	orrs	r3, r1
 800fea4:	4949      	ldr	r1, [pc, #292]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fea6:	78c9      	ldrb	r1, [r1, #3]
 800fea8:	430b      	orrs	r3, r1
 800feaa:	0a1b      	lsrs	r3, r3, #8
 800feac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800feb0:	431a      	orrs	r2, r3
 800feb2:	4b46      	ldr	r3, [pc, #280]	; (800ffcc <MX_LWIP_Init+0x260>)
 800feb4:	781b      	ldrb	r3, [r3, #0]
 800feb6:	0619      	lsls	r1, r3, #24
 800feb8:	4b44      	ldr	r3, [pc, #272]	; (800ffcc <MX_LWIP_Init+0x260>)
 800feba:	785b      	ldrb	r3, [r3, #1]
 800febc:	041b      	lsls	r3, r3, #16
 800febe:	4319      	orrs	r1, r3
 800fec0:	4b42      	ldr	r3, [pc, #264]	; (800ffcc <MX_LWIP_Init+0x260>)
 800fec2:	789b      	ldrb	r3, [r3, #2]
 800fec4:	021b      	lsls	r3, r3, #8
 800fec6:	430b      	orrs	r3, r1
 800fec8:	4940      	ldr	r1, [pc, #256]	; (800ffcc <MX_LWIP_Init+0x260>)
 800feca:	78c9      	ldrb	r1, [r1, #3]
 800fecc:	430b      	orrs	r3, r1
 800fece:	0e1b      	lsrs	r3, r3, #24
 800fed0:	4313      	orrs	r3, r2
 800fed2:	4a41      	ldr	r2, [pc, #260]	; (800ffd8 <MX_LWIP_Init+0x26c>)
 800fed4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800fed6:	4b3e      	ldr	r3, [pc, #248]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	061a      	lsls	r2, r3, #24
 800fedc:	4b3c      	ldr	r3, [pc, #240]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fede:	785b      	ldrb	r3, [r3, #1]
 800fee0:	041b      	lsls	r3, r3, #16
 800fee2:	431a      	orrs	r2, r3
 800fee4:	4b3a      	ldr	r3, [pc, #232]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fee6:	789b      	ldrb	r3, [r3, #2]
 800fee8:	021b      	lsls	r3, r3, #8
 800feea:	4313      	orrs	r3, r2
 800feec:	4a38      	ldr	r2, [pc, #224]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800feee:	78d2      	ldrb	r2, [r2, #3]
 800fef0:	4313      	orrs	r3, r2
 800fef2:	061a      	lsls	r2, r3, #24
 800fef4:	4b36      	ldr	r3, [pc, #216]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	0619      	lsls	r1, r3, #24
 800fefa:	4b35      	ldr	r3, [pc, #212]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800fefc:	785b      	ldrb	r3, [r3, #1]
 800fefe:	041b      	lsls	r3, r3, #16
 800ff00:	4319      	orrs	r1, r3
 800ff02:	4b33      	ldr	r3, [pc, #204]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff04:	789b      	ldrb	r3, [r3, #2]
 800ff06:	021b      	lsls	r3, r3, #8
 800ff08:	430b      	orrs	r3, r1
 800ff0a:	4931      	ldr	r1, [pc, #196]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff0c:	78c9      	ldrb	r1, [r1, #3]
 800ff0e:	430b      	orrs	r3, r1
 800ff10:	021b      	lsls	r3, r3, #8
 800ff12:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ff16:	431a      	orrs	r2, r3
 800ff18:	4b2d      	ldr	r3, [pc, #180]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff1a:	781b      	ldrb	r3, [r3, #0]
 800ff1c:	0619      	lsls	r1, r3, #24
 800ff1e:	4b2c      	ldr	r3, [pc, #176]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff20:	785b      	ldrb	r3, [r3, #1]
 800ff22:	041b      	lsls	r3, r3, #16
 800ff24:	4319      	orrs	r1, r3
 800ff26:	4b2a      	ldr	r3, [pc, #168]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff28:	789b      	ldrb	r3, [r3, #2]
 800ff2a:	021b      	lsls	r3, r3, #8
 800ff2c:	430b      	orrs	r3, r1
 800ff2e:	4928      	ldr	r1, [pc, #160]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff30:	78c9      	ldrb	r1, [r1, #3]
 800ff32:	430b      	orrs	r3, r1
 800ff34:	0a1b      	lsrs	r3, r3, #8
 800ff36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ff3a:	431a      	orrs	r2, r3
 800ff3c:	4b24      	ldr	r3, [pc, #144]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff3e:	781b      	ldrb	r3, [r3, #0]
 800ff40:	0619      	lsls	r1, r3, #24
 800ff42:	4b23      	ldr	r3, [pc, #140]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff44:	785b      	ldrb	r3, [r3, #1]
 800ff46:	041b      	lsls	r3, r3, #16
 800ff48:	4319      	orrs	r1, r3
 800ff4a:	4b21      	ldr	r3, [pc, #132]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff4c:	789b      	ldrb	r3, [r3, #2]
 800ff4e:	021b      	lsls	r3, r3, #8
 800ff50:	430b      	orrs	r3, r1
 800ff52:	491f      	ldr	r1, [pc, #124]	; (800ffd0 <MX_LWIP_Init+0x264>)
 800ff54:	78c9      	ldrb	r1, [r1, #3]
 800ff56:	430b      	orrs	r3, r1
 800ff58:	0e1b      	lsrs	r3, r3, #24
 800ff5a:	4313      	orrs	r3, r2
 800ff5c:	4a1f      	ldr	r2, [pc, #124]	; (800ffdc <MX_LWIP_Init+0x270>)
 800ff5e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800ff60:	4b1f      	ldr	r3, [pc, #124]	; (800ffe0 <MX_LWIP_Init+0x274>)
 800ff62:	9302      	str	r3, [sp, #8]
 800ff64:	4b1f      	ldr	r3, [pc, #124]	; (800ffe4 <MX_LWIP_Init+0x278>)
 800ff66:	9301      	str	r3, [sp, #4]
 800ff68:	2300      	movs	r3, #0
 800ff6a:	9300      	str	r3, [sp, #0]
 800ff6c:	4b1b      	ldr	r3, [pc, #108]	; (800ffdc <MX_LWIP_Init+0x270>)
 800ff6e:	4a1a      	ldr	r2, [pc, #104]	; (800ffd8 <MX_LWIP_Init+0x26c>)
 800ff70:	4918      	ldr	r1, [pc, #96]	; (800ffd4 <MX_LWIP_Init+0x268>)
 800ff72:	481d      	ldr	r0, [pc, #116]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ff74:	f7f6 ffde 	bl	8006f34 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ff78:	481b      	ldr	r0, [pc, #108]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ff7a:	f7f7 f8bf 	bl	80070fc <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800ff7e:	4b1a      	ldr	r3, [pc, #104]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ff80:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ff84:	089b      	lsrs	r3, r3, #2
 800ff86:	f003 0301 	and.w	r3, r3, #1
 800ff8a:	b2db      	uxtb	r3, r3
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d003      	beq.n	800ff98 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800ff90:	4815      	ldr	r0, [pc, #84]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ff92:	f7f7 f8c3 	bl	800711c <netif_set_up>
 800ff96:	e002      	b.n	800ff9e <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800ff98:	4813      	ldr	r0, [pc, #76]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ff9a:	f7f7 f903 	bl	80071a4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800ff9e:	4913      	ldr	r1, [pc, #76]	; (800ffec <MX_LWIP_Init+0x280>)
 800ffa0:	4811      	ldr	r0, [pc, #68]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ffa2:	f7f7 f96c 	bl	800727e <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE *2);
 800ffa6:	4b12      	ldr	r3, [pc, #72]	; (800fff0 <MX_LWIP_Init+0x284>)
 800ffa8:	1d3c      	adds	r4, r7, #4
 800ffaa:	461d      	mov	r5, r3
 800ffac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ffae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ffb0:	682b      	ldr	r3, [r5, #0]
 800ffb2:	6023      	str	r3, [r4, #0]
  osThreadCreate (osThread(EthLink), &gnetif);
 800ffb4:	1d3b      	adds	r3, r7, #4
 800ffb6:	490c      	ldr	r1, [pc, #48]	; (800ffe8 <MX_LWIP_Init+0x27c>)
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f7f3 fc8e 	bl	80038da <osThreadCreate>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ffbe:	bf00      	nop
 800ffc0:	3718      	adds	r7, #24
 800ffc2:	46bd      	mov	sp, r7
 800ffc4:	bdb0      	pop	{r4, r5, r7, pc}
 800ffc6:	bf00      	nop
 800ffc8:	2400aecc 	.word	0x2400aecc
 800ffcc:	2400aec8 	.word	0x2400aec8
 800ffd0:	2400ae8c 	.word	0x2400ae8c
 800ffd4:	2400aec4 	.word	0x2400aec4
 800ffd8:	2400aed0 	.word	0x2400aed0
 800ffdc:	2400aed4 	.word	0x2400aed4
 800ffe0:	08006461 	.word	0x08006461
 800ffe4:	0800f9b9 	.word	0x0800f9b9
 800ffe8:	2400ae90 	.word	0x2400ae90
 800ffec:	0800fff5 	.word	0x0800fff5
 800fff0:	08013214 	.word	0x08013214

0800fff4 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status 
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif) 
{
 800fff4:	b480      	push	{r7}
 800fff6:	b083      	sub	sp, #12
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {  
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  } 
}
 800fffc:	bf00      	nop
 800fffe:	370c      	adds	r7, #12
 8010000:	46bd      	mov	sp, r7
 8010002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010006:	4770      	bx	lr

08010008 <SCB_EnableICache>:
{
 8010008:	b480      	push	{r7}
 801000a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 801000c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010010:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8010014:	4b0b      	ldr	r3, [pc, #44]	; (8010044 <SCB_EnableICache+0x3c>)
 8010016:	2200      	movs	r2, #0
 8010018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 801001c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010020:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8010024:	4b07      	ldr	r3, [pc, #28]	; (8010044 <SCB_EnableICache+0x3c>)
 8010026:	695b      	ldr	r3, [r3, #20]
 8010028:	4a06      	ldr	r2, [pc, #24]	; (8010044 <SCB_EnableICache+0x3c>)
 801002a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801002e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8010030:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010034:	f3bf 8f6f 	isb	sy
}
 8010038:	bf00      	nop
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr
 8010042:	bf00      	nop
 8010044:	e000ed00 	.word	0xe000ed00

08010048 <SCB_EnableDCache>:
{
 8010048:	b480      	push	{r7}
 801004a:	b085      	sub	sp, #20
 801004c:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 801004e:	4b1d      	ldr	r3, [pc, #116]	; (80100c4 <SCB_EnableDCache+0x7c>)
 8010050:	2200      	movs	r2, #0
 8010052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8010056:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 801005a:	4b1a      	ldr	r3, [pc, #104]	; (80100c4 <SCB_EnableDCache+0x7c>)
 801005c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010060:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	0b5b      	lsrs	r3, r3, #13
 8010066:	f3c3 030e 	ubfx	r3, r3, #0, #15
 801006a:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	08db      	lsrs	r3, r3, #3
 8010070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010074:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	015a      	lsls	r2, r3, #5
 801007a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 801007e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8010080:	68ba      	ldr	r2, [r7, #8]
 8010082:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8010084:	490f      	ldr	r1, [pc, #60]	; (80100c4 <SCB_EnableDCache+0x7c>)
 8010086:	4313      	orrs	r3, r2
 8010088:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 801008c:	68bb      	ldr	r3, [r7, #8]
 801008e:	1e5a      	subs	r2, r3, #1
 8010090:	60ba      	str	r2, [r7, #8]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d1ef      	bne.n	8010076 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	1e5a      	subs	r2, r3, #1
 801009a:	60fa      	str	r2, [r7, #12]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d1e5      	bne.n	801006c <SCB_EnableDCache+0x24>
 80100a0:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80100a4:	4b07      	ldr	r3, [pc, #28]	; (80100c4 <SCB_EnableDCache+0x7c>)
 80100a6:	695b      	ldr	r3, [r3, #20]
 80100a8:	4a06      	ldr	r2, [pc, #24]	; (80100c4 <SCB_EnableDCache+0x7c>)
 80100aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80100ae:	6153      	str	r3, [r2, #20]
 80100b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80100b4:	f3bf 8f6f 	isb	sy
}
 80100b8:	bf00      	nop
 80100ba:	3714      	adds	r7, #20
 80100bc:	46bd      	mov	sp, r7
 80100be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c2:	4770      	bx	lr
 80100c4:	e000ed00 	.word	0xe000ed00

080100c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */
  
  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80100cc:	f000 f88a 	bl	80101e4 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80100d0:	f7ff ff9a 	bl	8010008 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80100d4:	f7ff ffb8 	bl	8010048 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80100d8:	f7f0 f9e2 	bl	80004a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80100dc:	f000 f808 	bl	80100f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80100e0:	f7ff fdd2 	bl	800fc88 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80100e4:	f7ff fdac 	bl	800fc40 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80100e8:	f7f3 fbe0 	bl	80038ac <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80100ec:	e7fe      	b.n	80100ec <main+0x24>
	...

080100f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	b09c      	sub	sp, #112	; 0x70
 80100f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80100f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80100fa:	224c      	movs	r2, #76	; 0x4c
 80100fc:	2100      	movs	r1, #0
 80100fe:	4618      	mov	r0, r3
 8010100:	f000 fa9e 	bl	8010640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010104:	1d3b      	adds	r3, r7, #4
 8010106:	2220      	movs	r2, #32
 8010108:	2100      	movs	r1, #0
 801010a:	4618      	mov	r0, r3
 801010c:	f000 fa98 	bl	8010640 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8010110:	2002      	movs	r0, #2
 8010112:	f7f2 fc63 	bl	80029dc <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010116:	2300      	movs	r3, #0
 8010118:	603b      	str	r3, [r7, #0]
 801011a:	4b30      	ldr	r3, [pc, #192]	; (80101dc <SystemClock_Config+0xec>)
 801011c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801011e:	4a2f      	ldr	r2, [pc, #188]	; (80101dc <SystemClock_Config+0xec>)
 8010120:	f023 0301 	bic.w	r3, r3, #1
 8010124:	62d3      	str	r3, [r2, #44]	; 0x2c
 8010126:	4b2d      	ldr	r3, [pc, #180]	; (80101dc <SystemClock_Config+0xec>)
 8010128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801012a:	f003 0301 	and.w	r3, r3, #1
 801012e:	603b      	str	r3, [r7, #0]
 8010130:	4b2b      	ldr	r3, [pc, #172]	; (80101e0 <SystemClock_Config+0xf0>)
 8010132:	699b      	ldr	r3, [r3, #24]
 8010134:	4a2a      	ldr	r2, [pc, #168]	; (80101e0 <SystemClock_Config+0xf0>)
 8010136:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801013a:	6193      	str	r3, [r2, #24]
 801013c:	4b28      	ldr	r3, [pc, #160]	; (80101e0 <SystemClock_Config+0xf0>)
 801013e:	699b      	ldr	r3, [r3, #24]
 8010140:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010144:	603b      	str	r3, [r7, #0]
 8010146:	683b      	ldr	r3, [r7, #0]



  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8010148:	bf00      	nop
 801014a:	4b25      	ldr	r3, [pc, #148]	; (80101e0 <SystemClock_Config+0xf0>)
 801014c:	699b      	ldr	r3, [r3, #24]
 801014e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010156:	d1f8      	bne.n	801014a <SystemClock_Config+0x5a>
  /* Enable D2 domain SRAM3 Clock (0x30040000 AXI)*/
//  __HAL_RCC_D2SRAM3_CLK_ENABLE();
/** Initializes the CPU, AHB and APB busses clocks
 *
*/
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8010158:	2301      	movs	r3, #1
 801015a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801015c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010160:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010162:	2302      	movs	r3, #2
 8010164:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8010166:	2302      	movs	r3, #2
 8010168:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 801016a:	2302      	movs	r3, #2
 801016c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 801016e:	2340      	movs	r3, #64	; 0x40
 8010170:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8010172:	2302      	movs	r3, #2
 8010174:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8010176:	2302      	movs	r3, #2
 8010178:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 801017a:	2302      	movs	r3, #2
 801017c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 801017e:	230c      	movs	r3, #12
 8010180:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8010182:	2300      	movs	r3, #0
 8010184:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8010186:	2300      	movs	r3, #0
 8010188:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801018a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801018e:	4618      	mov	r0, r3
 8010190:	f7f2 fc5c 	bl	8002a4c <HAL_RCC_OscConfig>
 8010194:	4603      	mov	r3, r0
 8010196:	2b00      	cmp	r3, #0
 8010198:	d001      	beq.n	801019e <SystemClock_Config+0xae>
  {
    Error_Handler();
 801019a:	f000 f86d 	bl	8010278 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801019e:	233f      	movs	r3, #63	; 0x3f
 80101a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80101a2:	2303      	movs	r3, #3
 80101a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80101a6:	2300      	movs	r3, #0
 80101a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80101aa:	2308      	movs	r3, #8
 80101ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80101ae:	2340      	movs	r3, #64	; 0x40
 80101b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80101b2:	2340      	movs	r3, #64	; 0x40
 80101b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80101b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80101ba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80101bc:	2340      	movs	r3, #64	; 0x40
 80101be:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80101c0:	1d3b      	adds	r3, r7, #4
 80101c2:	2102      	movs	r1, #2
 80101c4:	4618      	mov	r0, r3
 80101c6:	f7f2 fff9 	bl	80031bc <HAL_RCC_ClockConfig>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d001      	beq.n	80101d4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80101d0:	f000 f852 	bl	8010278 <Error_Handler>
  }
}
 80101d4:	bf00      	nop
 80101d6:	3770      	adds	r7, #112	; 0x70
 80101d8:	46bd      	mov	sp, r7
 80101da:	bd80      	pop	{r7, pc}
 80101dc:	58000400 	.word	0x58000400
 80101e0:	58024800 	.word	0x58024800

080101e4 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b084      	sub	sp, #16
 80101e8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80101ea:	463b      	mov	r3, r7
 80101ec:	2200      	movs	r2, #0
 80101ee:	601a      	str	r2, [r3, #0]
 80101f0:	605a      	str	r2, [r3, #4]
 80101f2:	609a      	str	r2, [r3, #8]
 80101f4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80101f6:	f7f0 fb33 	bl	8000860 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected 
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80101fa:	2301      	movs	r3, #1
 80101fc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80101fe:	2300      	movs	r3, #0
 8010200:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8010202:	4b1b      	ldr	r3, [pc, #108]	; (8010270 <MPU_Config+0x8c>)
 8010204:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8010206:	2307      	movs	r3, #7
 8010208:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 801020a:	2300      	movs	r3, #0
 801020c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 801020e:	2300      	movs	r3, #0
 8010210:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8010212:	2303      	movs	r3, #3
 8010214:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8010216:	2300      	movs	r3, #0
 8010218:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 801021a:	2300      	movs	r3, #0
 801021c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 801021e:	2300      	movs	r3, #0
 8010220:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8010222:	2301      	movs	r3, #1
 8010224:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8010226:	463b      	mov	r3, r7
 8010228:	4618      	mov	r0, r3
 801022a:	f7f0 fb4d 	bl	80008c8 <HAL_MPU_ConfigRegion>
  /** Initializes and configures the Region and the memory to be protected 
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 801022e:	2301      	movs	r3, #1
 8010230:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8010232:	2301      	movs	r3, #1
 8010234:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30044000;
 8010236:	4b0f      	ldr	r3, [pc, #60]	; (8010274 <MPU_Config+0x90>)
 8010238:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 801023a:	230d      	movs	r3, #13
 801023c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 801023e:	2300      	movs	r3, #0
 8010240:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8010242:	2300      	movs	r3, #0
 8010244:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8010246:	2303      	movs	r3, #3
 8010248:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 801024a:	2300      	movs	r3, #0
 801024c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 801024e:	2300      	movs	r3, #0
 8010250:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8010252:	2301      	movs	r3, #1
 8010254:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8010256:	2300      	movs	r3, #0
 8010258:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 801025a:	463b      	mov	r3, r7
 801025c:	4618      	mov	r0, r3
 801025e:	f7f0 fb33 	bl	80008c8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8010262:	2004      	movs	r0, #4
 8010264:	f7f0 fb12 	bl	800088c <HAL_MPU_Enable>

}
 8010268:	bf00      	nop
 801026a:	3710      	adds	r7, #16
 801026c:	46bd      	mov	sp, r7
 801026e:	bd80      	pop	{r7, pc}
 8010270:	30040000 	.word	0x30040000
 8010274:	30044000 	.word	0x30044000

08010278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8010278:	b480      	push	{r7}
 801027a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 801027c:	bf00      	nop
 801027e:	46bd      	mov	sp, r7
 8010280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010284:	4770      	bx	lr
	...

08010288 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b082      	sub	sp, #8
 801028c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801028e:	4b0c      	ldr	r3, [pc, #48]	; (80102c0 <HAL_MspInit+0x38>)
 8010290:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8010294:	4a0a      	ldr	r2, [pc, #40]	; (80102c0 <HAL_MspInit+0x38>)
 8010296:	f043 0302 	orr.w	r3, r3, #2
 801029a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 801029e:	4b08      	ldr	r3, [pc, #32]	; (80102c0 <HAL_MspInit+0x38>)
 80102a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80102a4:	f003 0302 	and.w	r3, r3, #2
 80102a8:	607b      	str	r3, [r7, #4]
 80102aa:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80102ac:	2200      	movs	r2, #0
 80102ae:	210f      	movs	r1, #15
 80102b0:	f06f 0001 	mvn.w	r0, #1
 80102b4:	f7f0 fa9f 	bl	80007f6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80102b8:	bf00      	nop
 80102ba:	3708      	adds	r7, #8
 80102bc:	46bd      	mov	sp, r7
 80102be:	bd80      	pop	{r7, pc}
 80102c0:	58024400 	.word	0x58024400

080102c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80102c4:	b480      	push	{r7}
 80102c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80102c8:	bf00      	nop
 80102ca:	46bd      	mov	sp, r7
 80102cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d0:	4770      	bx	lr

080102d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80102d2:	b480      	push	{r7}
 80102d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80102d6:	e7fe      	b.n	80102d6 <HardFault_Handler+0x4>

080102d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80102d8:	b480      	push	{r7}
 80102da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80102dc:	e7fe      	b.n	80102dc <MemManage_Handler+0x4>

080102de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80102de:	b480      	push	{r7}
 80102e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80102e2:	e7fe      	b.n	80102e2 <BusFault_Handler+0x4>

080102e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80102e4:	b480      	push	{r7}
 80102e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80102e8:	e7fe      	b.n	80102e8 <UsageFault_Handler+0x4>

080102ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80102ea:	b480      	push	{r7}
 80102ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80102ee:	bf00      	nop
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80102f8:	b580      	push	{r7, lr}
 80102fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80102fc:	f7f0 f93e 	bl	800057c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8010300:	f7f5 f9ac 	bl	800565c <xTaskGetSchedulerState>
 8010304:	4603      	mov	r3, r0
 8010306:	2b01      	cmp	r3, #1
 8010308:	d001      	beq.n	801030e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 801030a:	f7f5 fd9d 	bl	8005e48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 801030e:	bf00      	nop
 8010310:	bd80      	pop	{r7, pc}
	...

08010314 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8010314:	b580      	push	{r7, lr}
 8010316:	b084      	sub	sp, #16
 8010318:	af00      	add	r7, sp, #0
	__asm volatile
 801031a:	f3ef 8211 	mrs	r2, BASEPRI
 801031e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010322:	f383 8811 	msr	BASEPRI, r3
 8010326:	f3bf 8f6f 	isb	sy
 801032a:	f3bf 8f4f 	dsb	sy
 801032e:	607a      	str	r2, [r7, #4]
 8010330:	603b      	str	r3, [r7, #0]
	return ulOriginalBASEPRI;
 8010332:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN ETH_IRQn 0 */
  uint32_t ulReturn;
  ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8010334:	60fb      	str	r3, [r7, #12]
  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8010336:	4806      	ldr	r0, [pc, #24]	; (8010350 <ETH_IRQHandler+0x3c>)
 8010338:	f7f0 ffe2 	bl	8001300 <HAL_ETH_IRQHandler>
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8010340:	68bb      	ldr	r3, [r7, #8]
 8010342:	f383 8811 	msr	BASEPRI, r3
  /* USER CODE BEGIN ETH_IRQn 1 */
  taskEXIT_CRITICAL_FROM_ISR( ulReturn );
  /* USER CODE END ETH_IRQn 1 */
}
 8010346:	bf00      	nop
 8010348:	3710      	adds	r7, #16
 801034a:	46bd      	mov	sp, r7
 801034c:	bd80      	pop	{r7, pc}
 801034e:	bf00      	nop
 8010350:	2400ade4 	.word	0x2400ade4

08010354 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b086      	sub	sp, #24
 8010358:	af00      	add	r7, sp, #0
 801035a:	60f8      	str	r0, [r7, #12]
 801035c:	60b9      	str	r1, [r7, #8]
 801035e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010360:	2300      	movs	r3, #0
 8010362:	617b      	str	r3, [r7, #20]
 8010364:	e00a      	b.n	801037c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8010366:	f3af 8000 	nop.w
 801036a:	4601      	mov	r1, r0
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	1c5a      	adds	r2, r3, #1
 8010370:	60ba      	str	r2, [r7, #8]
 8010372:	b2ca      	uxtb	r2, r1
 8010374:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	3301      	adds	r3, #1
 801037a:	617b      	str	r3, [r7, #20]
 801037c:	697a      	ldr	r2, [r7, #20]
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	429a      	cmp	r2, r3
 8010382:	dbf0      	blt.n	8010366 <_read+0x12>
	}

return len;
 8010384:	687b      	ldr	r3, [r7, #4]
}
 8010386:	4618      	mov	r0, r3
 8010388:	3718      	adds	r7, #24
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}

0801038e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 801038e:	b580      	push	{r7, lr}
 8010390:	b086      	sub	sp, #24
 8010392:	af00      	add	r7, sp, #0
 8010394:	60f8      	str	r0, [r7, #12]
 8010396:	60b9      	str	r1, [r7, #8]
 8010398:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801039a:	2300      	movs	r3, #0
 801039c:	617b      	str	r3, [r7, #20]
 801039e:	e009      	b.n	80103b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80103a0:	68bb      	ldr	r3, [r7, #8]
 80103a2:	1c5a      	adds	r2, r3, #1
 80103a4:	60ba      	str	r2, [r7, #8]
 80103a6:	781b      	ldrb	r3, [r3, #0]
 80103a8:	4618      	mov	r0, r3
 80103aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80103ae:	697b      	ldr	r3, [r7, #20]
 80103b0:	3301      	adds	r3, #1
 80103b2:	617b      	str	r3, [r7, #20]
 80103b4:	697a      	ldr	r2, [r7, #20]
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	429a      	cmp	r2, r3
 80103ba:	dbf1      	blt.n	80103a0 <_write+0x12>
	}
	return len;
 80103bc:	687b      	ldr	r3, [r7, #4]
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3718      	adds	r7, #24
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}

080103c6 <_close>:

int _close(int file)
{
 80103c6:	b480      	push	{r7}
 80103c8:	b083      	sub	sp, #12
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
	return -1;
 80103ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	370c      	adds	r7, #12
 80103d6:	46bd      	mov	sp, r7
 80103d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103dc:	4770      	bx	lr

080103de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80103de:	b480      	push	{r7}
 80103e0:	b083      	sub	sp, #12
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
 80103e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80103ee:	605a      	str	r2, [r3, #4]
	return 0;
 80103f0:	2300      	movs	r3, #0
}
 80103f2:	4618      	mov	r0, r3
 80103f4:	370c      	adds	r7, #12
 80103f6:	46bd      	mov	sp, r7
 80103f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fc:	4770      	bx	lr

080103fe <_isatty>:

int _isatty(int file)
{
 80103fe:	b480      	push	{r7}
 8010400:	b083      	sub	sp, #12
 8010402:	af00      	add	r7, sp, #0
 8010404:	6078      	str	r0, [r7, #4]
	return 1;
 8010406:	2301      	movs	r3, #1
}
 8010408:	4618      	mov	r0, r3
 801040a:	370c      	adds	r7, #12
 801040c:	46bd      	mov	sp, r7
 801040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010412:	4770      	bx	lr

08010414 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010414:	b480      	push	{r7}
 8010416:	b085      	sub	sp, #20
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	607a      	str	r2, [r7, #4]
	return 0;
 8010420:	2300      	movs	r3, #0
}
 8010422:	4618      	mov	r0, r3
 8010424:	3714      	adds	r7, #20
 8010426:	46bd      	mov	sp, r7
 8010428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042c:	4770      	bx	lr
	...

08010430 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8010430:	b480      	push	{r7}
 8010432:	b085      	sub	sp, #20
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8010438:	4b11      	ldr	r3, [pc, #68]	; (8010480 <_sbrk+0x50>)
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d102      	bne.n	8010446 <_sbrk+0x16>
		heap_end = &end;
 8010440:	4b0f      	ldr	r3, [pc, #60]	; (8010480 <_sbrk+0x50>)
 8010442:	4a10      	ldr	r2, [pc, #64]	; (8010484 <_sbrk+0x54>)
 8010444:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8010446:	4b0e      	ldr	r3, [pc, #56]	; (8010480 <_sbrk+0x50>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 801044c:	4b0c      	ldr	r3, [pc, #48]	; (8010480 <_sbrk+0x50>)
 801044e:	681a      	ldr	r2, [r3, #0]
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	4413      	add	r3, r2
 8010454:	466a      	mov	r2, sp
 8010456:	4293      	cmp	r3, r2
 8010458:	d905      	bls.n	8010466 <_sbrk+0x36>
	{
		errno = ENOMEM;
 801045a:	4b0b      	ldr	r3, [pc, #44]	; (8010488 <_sbrk+0x58>)
 801045c:	220c      	movs	r2, #12
 801045e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8010460:	f04f 33ff 	mov.w	r3, #4294967295
 8010464:	e006      	b.n	8010474 <_sbrk+0x44>
	}

	heap_end += incr;
 8010466:	4b06      	ldr	r3, [pc, #24]	; (8010480 <_sbrk+0x50>)
 8010468:	681a      	ldr	r2, [r3, #0]
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	4413      	add	r3, r2
 801046e:	4a04      	ldr	r2, [pc, #16]	; (8010480 <_sbrk+0x50>)
 8010470:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8010472:	68fb      	ldr	r3, [r7, #12]
}
 8010474:	4618      	mov	r0, r3
 8010476:	3714      	adds	r7, #20
 8010478:	46bd      	mov	sp, r7
 801047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047e:	4770      	bx	lr
 8010480:	24004184 	.word	0x24004184
 8010484:	2400aed8 	.word	0x2400aed8
 8010488:	2400acf0 	.word	0x2400acf0

0801048c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 801048c:	b480      	push	{r7}
 801048e:	b083      	sub	sp, #12
 8010490:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8010492:	4b31      	ldr	r3, [pc, #196]	; (8010558 <SystemInit+0xcc>)
 8010494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010498:	4a2f      	ldr	r2, [pc, #188]	; (8010558 <SystemInit+0xcc>)
 801049a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801049e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80104a2:	4b2e      	ldr	r3, [pc, #184]	; (801055c <SystemInit+0xd0>)
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	4a2d      	ldr	r2, [pc, #180]	; (801055c <SystemInit+0xd0>)
 80104a8:	f043 0301 	orr.w	r3, r3, #1
 80104ac:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80104ae:	4b2b      	ldr	r3, [pc, #172]	; (801055c <SystemInit+0xd0>)
 80104b0:	2200      	movs	r2, #0
 80104b2:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80104b4:	4b29      	ldr	r3, [pc, #164]	; (801055c <SystemInit+0xd0>)
 80104b6:	681a      	ldr	r2, [r3, #0]
 80104b8:	4928      	ldr	r1, [pc, #160]	; (801055c <SystemInit+0xd0>)
 80104ba:	4b29      	ldr	r3, [pc, #164]	; (8010560 <SystemInit+0xd4>)
 80104bc:	4013      	ands	r3, r2
 80104be:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80104c0:	4b26      	ldr	r3, [pc, #152]	; (801055c <SystemInit+0xd0>)
 80104c2:	2200      	movs	r2, #0
 80104c4:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80104c6:	4b25      	ldr	r3, [pc, #148]	; (801055c <SystemInit+0xd0>)
 80104c8:	2200      	movs	r2, #0
 80104ca:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80104cc:	4b23      	ldr	r3, [pc, #140]	; (801055c <SystemInit+0xd0>)
 80104ce:	2200      	movs	r2, #0
 80104d0:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80104d2:	4b22      	ldr	r3, [pc, #136]	; (801055c <SystemInit+0xd0>)
 80104d4:	2200      	movs	r2, #0
 80104d6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80104d8:	4b20      	ldr	r3, [pc, #128]	; (801055c <SystemInit+0xd0>)
 80104da:	2200      	movs	r2, #0
 80104dc:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80104de:	4b1f      	ldr	r3, [pc, #124]	; (801055c <SystemInit+0xd0>)
 80104e0:	2200      	movs	r2, #0
 80104e2:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80104e4:	4b1d      	ldr	r3, [pc, #116]	; (801055c <SystemInit+0xd0>)
 80104e6:	2200      	movs	r2, #0
 80104e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80104ea:	4b1c      	ldr	r3, [pc, #112]	; (801055c <SystemInit+0xd0>)
 80104ec:	2200      	movs	r2, #0
 80104ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80104f0:	4b1a      	ldr	r3, [pc, #104]	; (801055c <SystemInit+0xd0>)
 80104f2:	2200      	movs	r2, #0
 80104f4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80104f6:	4b19      	ldr	r3, [pc, #100]	; (801055c <SystemInit+0xd0>)
 80104f8:	2200      	movs	r2, #0
 80104fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80104fc:	4b17      	ldr	r3, [pc, #92]	; (801055c <SystemInit+0xd0>)
 80104fe:	2200      	movs	r2, #0
 8010500:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8010502:	4b16      	ldr	r3, [pc, #88]	; (801055c <SystemInit+0xd0>)
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	4a15      	ldr	r2, [pc, #84]	; (801055c <SystemInit+0xd0>)
 8010508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801050c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 801050e:	4b13      	ldr	r3, [pc, #76]	; (801055c <SystemInit+0xd0>)
 8010510:	2200      	movs	r2, #0
 8010512:	661a      	str	r2, [r3, #96]	; 0x60

#if defined (DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock ((AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM1EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 8010514:	4b11      	ldr	r3, [pc, #68]	; (801055c <SystemInit+0xd0>)
 8010516:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 801051a:	4a10      	ldr	r2, [pc, #64]	; (801055c <SystemInit+0xd0>)
 801051c:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8010520:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM1EN */

  tmpreg = RCC->AHB2ENR;
 8010524:	4b0d      	ldr	r3, [pc, #52]	; (801055c <SystemInit+0xd0>)
 8010526:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 801052a:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 801052c:	687b      	ldr	r3, [r7, #4]
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 801052e:	4b0d      	ldr	r3, [pc, #52]	; (8010564 <SystemInit+0xd8>)
 8010530:	681a      	ldr	r2, [r3, #0]
 8010532:	4b0d      	ldr	r3, [pc, #52]	; (8010568 <SystemInit+0xdc>)
 8010534:	4013      	ands	r3, r2
 8010536:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801053a:	d202      	bcs.n	8010542 <SystemInit+0xb6>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 801053c:	4b0b      	ldr	r3, [pc, #44]	; (801056c <SystemInit+0xe0>)
 801053e:	2201      	movs	r2, #1
 8010540:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8010542:	4b05      	ldr	r3, [pc, #20]	; (8010558 <SystemInit+0xcc>)
 8010544:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010548:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 801054a:	bf00      	nop
 801054c:	370c      	adds	r7, #12
 801054e:	46bd      	mov	sp, r7
 8010550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010554:	4770      	bx	lr
 8010556:	bf00      	nop
 8010558:	e000ed00 	.word	0xe000ed00
 801055c:	58024400 	.word	0x58024400
 8010560:	eaf6ed7f 	.word	0xeaf6ed7f
 8010564:	5c001000 	.word	0x5c001000
 8010568:	ffff0000 	.word	0xffff0000
 801056c:	51008108 	.word	0x51008108

08010570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8010570:	f8df d034 	ldr.w	sp, [pc, #52]	; 80105a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8010574:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8010576:	e003      	b.n	8010580 <LoopCopyDataInit>

08010578 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010578:	4b0c      	ldr	r3, [pc, #48]	; (80105ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801057a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801057c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801057e:	3104      	adds	r1, #4

08010580 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010580:	480b      	ldr	r0, [pc, #44]	; (80105b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010582:	4b0c      	ldr	r3, [pc, #48]	; (80105b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010584:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010586:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010588:	d3f6      	bcc.n	8010578 <CopyDataInit>
  ldr  r2, =_sbss
 801058a:	4a0b      	ldr	r2, [pc, #44]	; (80105b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801058c:	e002      	b.n	8010594 <LoopFillZerobss>

0801058e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801058e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010590:	f842 3b04 	str.w	r3, [r2], #4

08010594 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010594:	4b09      	ldr	r3, [pc, #36]	; (80105bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010596:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010598:	d3f9      	bcc.n	801058e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801059a:	f7ff ff77 	bl	801048c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801059e:	f000 f811 	bl	80105c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80105a2:	f7ff fd91 	bl	80100c8 <main>
  bx  lr    
 80105a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80105a8:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80105ac:	0801340c 	.word	0x0801340c
  ldr  r0, =_sdata
 80105b0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80105b4:	24000090 	.word	0x24000090
  ldr  r2, =_sbss
 80105b8:	24000090 	.word	0x24000090
  ldr  r3, = _ebss
 80105bc:	2400aed8 	.word	0x2400aed8

080105c0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80105c0:	e7fe      	b.n	80105c0 <ADC3_IRQHandler>
	...

080105c4 <__libc_init_array>:
 80105c4:	b570      	push	{r4, r5, r6, lr}
 80105c6:	4e0d      	ldr	r6, [pc, #52]	; (80105fc <__libc_init_array+0x38>)
 80105c8:	4c0d      	ldr	r4, [pc, #52]	; (8010600 <__libc_init_array+0x3c>)
 80105ca:	1ba4      	subs	r4, r4, r6
 80105cc:	10a4      	asrs	r4, r4, #2
 80105ce:	2500      	movs	r5, #0
 80105d0:	42a5      	cmp	r5, r4
 80105d2:	d109      	bne.n	80105e8 <__libc_init_array+0x24>
 80105d4:	4e0b      	ldr	r6, [pc, #44]	; (8010604 <__libc_init_array+0x40>)
 80105d6:	4c0c      	ldr	r4, [pc, #48]	; (8010608 <__libc_init_array+0x44>)
 80105d8:	f000 ff1e 	bl	8011418 <_init>
 80105dc:	1ba4      	subs	r4, r4, r6
 80105de:	10a4      	asrs	r4, r4, #2
 80105e0:	2500      	movs	r5, #0
 80105e2:	42a5      	cmp	r5, r4
 80105e4:	d105      	bne.n	80105f2 <__libc_init_array+0x2e>
 80105e6:	bd70      	pop	{r4, r5, r6, pc}
 80105e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80105ec:	4798      	blx	r3
 80105ee:	3501      	adds	r5, #1
 80105f0:	e7ee      	b.n	80105d0 <__libc_init_array+0xc>
 80105f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80105f6:	4798      	blx	r3
 80105f8:	3501      	adds	r5, #1
 80105fa:	e7f2      	b.n	80105e2 <__libc_init_array+0x1e>
 80105fc:	08013404 	.word	0x08013404
 8010600:	08013404 	.word	0x08013404
 8010604:	08013404 	.word	0x08013404
 8010608:	08013408 	.word	0x08013408

0801060c <memcmp>:
 801060c:	b530      	push	{r4, r5, lr}
 801060e:	2400      	movs	r4, #0
 8010610:	42a2      	cmp	r2, r4
 8010612:	d101      	bne.n	8010618 <memcmp+0xc>
 8010614:	2000      	movs	r0, #0
 8010616:	e007      	b.n	8010628 <memcmp+0x1c>
 8010618:	5d03      	ldrb	r3, [r0, r4]
 801061a:	3401      	adds	r4, #1
 801061c:	190d      	adds	r5, r1, r4
 801061e:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8010622:	42ab      	cmp	r3, r5
 8010624:	d0f4      	beq.n	8010610 <memcmp+0x4>
 8010626:	1b58      	subs	r0, r3, r5
 8010628:	bd30      	pop	{r4, r5, pc}

0801062a <memcpy>:
 801062a:	b510      	push	{r4, lr}
 801062c:	1e43      	subs	r3, r0, #1
 801062e:	440a      	add	r2, r1
 8010630:	4291      	cmp	r1, r2
 8010632:	d100      	bne.n	8010636 <memcpy+0xc>
 8010634:	bd10      	pop	{r4, pc}
 8010636:	f811 4b01 	ldrb.w	r4, [r1], #1
 801063a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801063e:	e7f7      	b.n	8010630 <memcpy+0x6>

08010640 <memset>:
 8010640:	4402      	add	r2, r0
 8010642:	4603      	mov	r3, r0
 8010644:	4293      	cmp	r3, r2
 8010646:	d100      	bne.n	801064a <memset+0xa>
 8010648:	4770      	bx	lr
 801064a:	f803 1b01 	strb.w	r1, [r3], #1
 801064e:	e7f9      	b.n	8010644 <memset+0x4>

08010650 <iprintf>:
 8010650:	b40f      	push	{r0, r1, r2, r3}
 8010652:	4b0a      	ldr	r3, [pc, #40]	; (801067c <iprintf+0x2c>)
 8010654:	b513      	push	{r0, r1, r4, lr}
 8010656:	681c      	ldr	r4, [r3, #0]
 8010658:	b124      	cbz	r4, 8010664 <iprintf+0x14>
 801065a:	69a3      	ldr	r3, [r4, #24]
 801065c:	b913      	cbnz	r3, 8010664 <iprintf+0x14>
 801065e:	4620      	mov	r0, r4
 8010660:	f000 f84e 	bl	8010700 <__sinit>
 8010664:	ab05      	add	r3, sp, #20
 8010666:	9a04      	ldr	r2, [sp, #16]
 8010668:	68a1      	ldr	r1, [r4, #8]
 801066a:	9301      	str	r3, [sp, #4]
 801066c:	4620      	mov	r0, r4
 801066e:	f000 f955 	bl	801091c <_vfiprintf_r>
 8010672:	b002      	add	sp, #8
 8010674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010678:	b004      	add	sp, #16
 801067a:	4770      	bx	lr
 801067c:	2400002c 	.word	0x2400002c

08010680 <std>:
 8010680:	2300      	movs	r3, #0
 8010682:	b510      	push	{r4, lr}
 8010684:	4604      	mov	r4, r0
 8010686:	e9c0 3300 	strd	r3, r3, [r0]
 801068a:	6083      	str	r3, [r0, #8]
 801068c:	8181      	strh	r1, [r0, #12]
 801068e:	6643      	str	r3, [r0, #100]	; 0x64
 8010690:	81c2      	strh	r2, [r0, #14]
 8010692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010696:	6183      	str	r3, [r0, #24]
 8010698:	4619      	mov	r1, r3
 801069a:	2208      	movs	r2, #8
 801069c:	305c      	adds	r0, #92	; 0x5c
 801069e:	f7ff ffcf 	bl	8010640 <memset>
 80106a2:	4b05      	ldr	r3, [pc, #20]	; (80106b8 <std+0x38>)
 80106a4:	6263      	str	r3, [r4, #36]	; 0x24
 80106a6:	4b05      	ldr	r3, [pc, #20]	; (80106bc <std+0x3c>)
 80106a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80106aa:	4b05      	ldr	r3, [pc, #20]	; (80106c0 <std+0x40>)
 80106ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80106ae:	4b05      	ldr	r3, [pc, #20]	; (80106c4 <std+0x44>)
 80106b0:	6224      	str	r4, [r4, #32]
 80106b2:	6323      	str	r3, [r4, #48]	; 0x30
 80106b4:	bd10      	pop	{r4, pc}
 80106b6:	bf00      	nop
 80106b8:	08010e79 	.word	0x08010e79
 80106bc:	08010e9b 	.word	0x08010e9b
 80106c0:	08010ed3 	.word	0x08010ed3
 80106c4:	08010ef7 	.word	0x08010ef7

080106c8 <_cleanup_r>:
 80106c8:	4901      	ldr	r1, [pc, #4]	; (80106d0 <_cleanup_r+0x8>)
 80106ca:	f000 b885 	b.w	80107d8 <_fwalk_reent>
 80106ce:	bf00      	nop
 80106d0:	080111d1 	.word	0x080111d1

080106d4 <__sfmoreglue>:
 80106d4:	b570      	push	{r4, r5, r6, lr}
 80106d6:	1e4a      	subs	r2, r1, #1
 80106d8:	2568      	movs	r5, #104	; 0x68
 80106da:	4355      	muls	r5, r2
 80106dc:	460e      	mov	r6, r1
 80106de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80106e2:	f000 f897 	bl	8010814 <_malloc_r>
 80106e6:	4604      	mov	r4, r0
 80106e8:	b140      	cbz	r0, 80106fc <__sfmoreglue+0x28>
 80106ea:	2100      	movs	r1, #0
 80106ec:	e9c0 1600 	strd	r1, r6, [r0]
 80106f0:	300c      	adds	r0, #12
 80106f2:	60a0      	str	r0, [r4, #8]
 80106f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80106f8:	f7ff ffa2 	bl	8010640 <memset>
 80106fc:	4620      	mov	r0, r4
 80106fe:	bd70      	pop	{r4, r5, r6, pc}

08010700 <__sinit>:
 8010700:	6983      	ldr	r3, [r0, #24]
 8010702:	b510      	push	{r4, lr}
 8010704:	4604      	mov	r4, r0
 8010706:	bb33      	cbnz	r3, 8010756 <__sinit+0x56>
 8010708:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801070c:	6503      	str	r3, [r0, #80]	; 0x50
 801070e:	4b12      	ldr	r3, [pc, #72]	; (8010758 <__sinit+0x58>)
 8010710:	4a12      	ldr	r2, [pc, #72]	; (801075c <__sinit+0x5c>)
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	6282      	str	r2, [r0, #40]	; 0x28
 8010716:	4298      	cmp	r0, r3
 8010718:	bf04      	itt	eq
 801071a:	2301      	moveq	r3, #1
 801071c:	6183      	streq	r3, [r0, #24]
 801071e:	f000 f81f 	bl	8010760 <__sfp>
 8010722:	6060      	str	r0, [r4, #4]
 8010724:	4620      	mov	r0, r4
 8010726:	f000 f81b 	bl	8010760 <__sfp>
 801072a:	60a0      	str	r0, [r4, #8]
 801072c:	4620      	mov	r0, r4
 801072e:	f000 f817 	bl	8010760 <__sfp>
 8010732:	2200      	movs	r2, #0
 8010734:	60e0      	str	r0, [r4, #12]
 8010736:	2104      	movs	r1, #4
 8010738:	6860      	ldr	r0, [r4, #4]
 801073a:	f7ff ffa1 	bl	8010680 <std>
 801073e:	2201      	movs	r2, #1
 8010740:	2109      	movs	r1, #9
 8010742:	68a0      	ldr	r0, [r4, #8]
 8010744:	f7ff ff9c 	bl	8010680 <std>
 8010748:	2202      	movs	r2, #2
 801074a:	2112      	movs	r1, #18
 801074c:	68e0      	ldr	r0, [r4, #12]
 801074e:	f7ff ff97 	bl	8010680 <std>
 8010752:	2301      	movs	r3, #1
 8010754:	61a3      	str	r3, [r4, #24]
 8010756:	bd10      	pop	{r4, pc}
 8010758:	0801336c 	.word	0x0801336c
 801075c:	080106c9 	.word	0x080106c9

08010760 <__sfp>:
 8010760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010762:	4b1b      	ldr	r3, [pc, #108]	; (80107d0 <__sfp+0x70>)
 8010764:	681e      	ldr	r6, [r3, #0]
 8010766:	69b3      	ldr	r3, [r6, #24]
 8010768:	4607      	mov	r7, r0
 801076a:	b913      	cbnz	r3, 8010772 <__sfp+0x12>
 801076c:	4630      	mov	r0, r6
 801076e:	f7ff ffc7 	bl	8010700 <__sinit>
 8010772:	3648      	adds	r6, #72	; 0x48
 8010774:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010778:	3b01      	subs	r3, #1
 801077a:	d503      	bpl.n	8010784 <__sfp+0x24>
 801077c:	6833      	ldr	r3, [r6, #0]
 801077e:	b133      	cbz	r3, 801078e <__sfp+0x2e>
 8010780:	6836      	ldr	r6, [r6, #0]
 8010782:	e7f7      	b.n	8010774 <__sfp+0x14>
 8010784:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010788:	b16d      	cbz	r5, 80107a6 <__sfp+0x46>
 801078a:	3468      	adds	r4, #104	; 0x68
 801078c:	e7f4      	b.n	8010778 <__sfp+0x18>
 801078e:	2104      	movs	r1, #4
 8010790:	4638      	mov	r0, r7
 8010792:	f7ff ff9f 	bl	80106d4 <__sfmoreglue>
 8010796:	6030      	str	r0, [r6, #0]
 8010798:	2800      	cmp	r0, #0
 801079a:	d1f1      	bne.n	8010780 <__sfp+0x20>
 801079c:	230c      	movs	r3, #12
 801079e:	603b      	str	r3, [r7, #0]
 80107a0:	4604      	mov	r4, r0
 80107a2:	4620      	mov	r0, r4
 80107a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107a6:	4b0b      	ldr	r3, [pc, #44]	; (80107d4 <__sfp+0x74>)
 80107a8:	6665      	str	r5, [r4, #100]	; 0x64
 80107aa:	e9c4 5500 	strd	r5, r5, [r4]
 80107ae:	60a5      	str	r5, [r4, #8]
 80107b0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80107b4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80107b8:	2208      	movs	r2, #8
 80107ba:	4629      	mov	r1, r5
 80107bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80107c0:	f7ff ff3e 	bl	8010640 <memset>
 80107c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80107c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80107cc:	e7e9      	b.n	80107a2 <__sfp+0x42>
 80107ce:	bf00      	nop
 80107d0:	0801336c 	.word	0x0801336c
 80107d4:	ffff0001 	.word	0xffff0001

080107d8 <_fwalk_reent>:
 80107d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107dc:	4680      	mov	r8, r0
 80107de:	4689      	mov	r9, r1
 80107e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80107e4:	2600      	movs	r6, #0
 80107e6:	b914      	cbnz	r4, 80107ee <_fwalk_reent+0x16>
 80107e8:	4630      	mov	r0, r6
 80107ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107ee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80107f2:	3f01      	subs	r7, #1
 80107f4:	d501      	bpl.n	80107fa <_fwalk_reent+0x22>
 80107f6:	6824      	ldr	r4, [r4, #0]
 80107f8:	e7f5      	b.n	80107e6 <_fwalk_reent+0xe>
 80107fa:	89ab      	ldrh	r3, [r5, #12]
 80107fc:	2b01      	cmp	r3, #1
 80107fe:	d907      	bls.n	8010810 <_fwalk_reent+0x38>
 8010800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010804:	3301      	adds	r3, #1
 8010806:	d003      	beq.n	8010810 <_fwalk_reent+0x38>
 8010808:	4629      	mov	r1, r5
 801080a:	4640      	mov	r0, r8
 801080c:	47c8      	blx	r9
 801080e:	4306      	orrs	r6, r0
 8010810:	3568      	adds	r5, #104	; 0x68
 8010812:	e7ee      	b.n	80107f2 <_fwalk_reent+0x1a>

08010814 <_malloc_r>:
 8010814:	b570      	push	{r4, r5, r6, lr}
 8010816:	1ccd      	adds	r5, r1, #3
 8010818:	f025 0503 	bic.w	r5, r5, #3
 801081c:	3508      	adds	r5, #8
 801081e:	2d0c      	cmp	r5, #12
 8010820:	bf38      	it	cc
 8010822:	250c      	movcc	r5, #12
 8010824:	2d00      	cmp	r5, #0
 8010826:	4606      	mov	r6, r0
 8010828:	db01      	blt.n	801082e <_malloc_r+0x1a>
 801082a:	42a9      	cmp	r1, r5
 801082c:	d903      	bls.n	8010836 <_malloc_r+0x22>
 801082e:	230c      	movs	r3, #12
 8010830:	6033      	str	r3, [r6, #0]
 8010832:	2000      	movs	r0, #0
 8010834:	bd70      	pop	{r4, r5, r6, pc}
 8010836:	f000 fd6b 	bl	8011310 <__malloc_lock>
 801083a:	4a21      	ldr	r2, [pc, #132]	; (80108c0 <_malloc_r+0xac>)
 801083c:	6814      	ldr	r4, [r2, #0]
 801083e:	4621      	mov	r1, r4
 8010840:	b991      	cbnz	r1, 8010868 <_malloc_r+0x54>
 8010842:	4c20      	ldr	r4, [pc, #128]	; (80108c4 <_malloc_r+0xb0>)
 8010844:	6823      	ldr	r3, [r4, #0]
 8010846:	b91b      	cbnz	r3, 8010850 <_malloc_r+0x3c>
 8010848:	4630      	mov	r0, r6
 801084a:	f000 fb05 	bl	8010e58 <_sbrk_r>
 801084e:	6020      	str	r0, [r4, #0]
 8010850:	4629      	mov	r1, r5
 8010852:	4630      	mov	r0, r6
 8010854:	f000 fb00 	bl	8010e58 <_sbrk_r>
 8010858:	1c43      	adds	r3, r0, #1
 801085a:	d124      	bne.n	80108a6 <_malloc_r+0x92>
 801085c:	230c      	movs	r3, #12
 801085e:	6033      	str	r3, [r6, #0]
 8010860:	4630      	mov	r0, r6
 8010862:	f000 fd56 	bl	8011312 <__malloc_unlock>
 8010866:	e7e4      	b.n	8010832 <_malloc_r+0x1e>
 8010868:	680b      	ldr	r3, [r1, #0]
 801086a:	1b5b      	subs	r3, r3, r5
 801086c:	d418      	bmi.n	80108a0 <_malloc_r+0x8c>
 801086e:	2b0b      	cmp	r3, #11
 8010870:	d90f      	bls.n	8010892 <_malloc_r+0x7e>
 8010872:	600b      	str	r3, [r1, #0]
 8010874:	50cd      	str	r5, [r1, r3]
 8010876:	18cc      	adds	r4, r1, r3
 8010878:	4630      	mov	r0, r6
 801087a:	f000 fd4a 	bl	8011312 <__malloc_unlock>
 801087e:	f104 000b 	add.w	r0, r4, #11
 8010882:	1d23      	adds	r3, r4, #4
 8010884:	f020 0007 	bic.w	r0, r0, #7
 8010888:	1ac3      	subs	r3, r0, r3
 801088a:	d0d3      	beq.n	8010834 <_malloc_r+0x20>
 801088c:	425a      	negs	r2, r3
 801088e:	50e2      	str	r2, [r4, r3]
 8010890:	e7d0      	b.n	8010834 <_malloc_r+0x20>
 8010892:	428c      	cmp	r4, r1
 8010894:	684b      	ldr	r3, [r1, #4]
 8010896:	bf16      	itet	ne
 8010898:	6063      	strne	r3, [r4, #4]
 801089a:	6013      	streq	r3, [r2, #0]
 801089c:	460c      	movne	r4, r1
 801089e:	e7eb      	b.n	8010878 <_malloc_r+0x64>
 80108a0:	460c      	mov	r4, r1
 80108a2:	6849      	ldr	r1, [r1, #4]
 80108a4:	e7cc      	b.n	8010840 <_malloc_r+0x2c>
 80108a6:	1cc4      	adds	r4, r0, #3
 80108a8:	f024 0403 	bic.w	r4, r4, #3
 80108ac:	42a0      	cmp	r0, r4
 80108ae:	d005      	beq.n	80108bc <_malloc_r+0xa8>
 80108b0:	1a21      	subs	r1, r4, r0
 80108b2:	4630      	mov	r0, r6
 80108b4:	f000 fad0 	bl	8010e58 <_sbrk_r>
 80108b8:	3001      	adds	r0, #1
 80108ba:	d0cf      	beq.n	801085c <_malloc_r+0x48>
 80108bc:	6025      	str	r5, [r4, #0]
 80108be:	e7db      	b.n	8010878 <_malloc_r+0x64>
 80108c0:	24004188 	.word	0x24004188
 80108c4:	2400418c 	.word	0x2400418c

080108c8 <__sfputc_r>:
 80108c8:	6893      	ldr	r3, [r2, #8]
 80108ca:	3b01      	subs	r3, #1
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	b410      	push	{r4}
 80108d0:	6093      	str	r3, [r2, #8]
 80108d2:	da08      	bge.n	80108e6 <__sfputc_r+0x1e>
 80108d4:	6994      	ldr	r4, [r2, #24]
 80108d6:	42a3      	cmp	r3, r4
 80108d8:	db01      	blt.n	80108de <__sfputc_r+0x16>
 80108da:	290a      	cmp	r1, #10
 80108dc:	d103      	bne.n	80108e6 <__sfputc_r+0x1e>
 80108de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108e2:	f000 bb0d 	b.w	8010f00 <__swbuf_r>
 80108e6:	6813      	ldr	r3, [r2, #0]
 80108e8:	1c58      	adds	r0, r3, #1
 80108ea:	6010      	str	r0, [r2, #0]
 80108ec:	7019      	strb	r1, [r3, #0]
 80108ee:	4608      	mov	r0, r1
 80108f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108f4:	4770      	bx	lr

080108f6 <__sfputs_r>:
 80108f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108f8:	4606      	mov	r6, r0
 80108fa:	460f      	mov	r7, r1
 80108fc:	4614      	mov	r4, r2
 80108fe:	18d5      	adds	r5, r2, r3
 8010900:	42ac      	cmp	r4, r5
 8010902:	d101      	bne.n	8010908 <__sfputs_r+0x12>
 8010904:	2000      	movs	r0, #0
 8010906:	e007      	b.n	8010918 <__sfputs_r+0x22>
 8010908:	463a      	mov	r2, r7
 801090a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801090e:	4630      	mov	r0, r6
 8010910:	f7ff ffda 	bl	80108c8 <__sfputc_r>
 8010914:	1c43      	adds	r3, r0, #1
 8010916:	d1f3      	bne.n	8010900 <__sfputs_r+0xa>
 8010918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801091c <_vfiprintf_r>:
 801091c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010920:	460c      	mov	r4, r1
 8010922:	b09d      	sub	sp, #116	; 0x74
 8010924:	4617      	mov	r7, r2
 8010926:	461d      	mov	r5, r3
 8010928:	4606      	mov	r6, r0
 801092a:	b118      	cbz	r0, 8010934 <_vfiprintf_r+0x18>
 801092c:	6983      	ldr	r3, [r0, #24]
 801092e:	b90b      	cbnz	r3, 8010934 <_vfiprintf_r+0x18>
 8010930:	f7ff fee6 	bl	8010700 <__sinit>
 8010934:	4b7c      	ldr	r3, [pc, #496]	; (8010b28 <_vfiprintf_r+0x20c>)
 8010936:	429c      	cmp	r4, r3
 8010938:	d158      	bne.n	80109ec <_vfiprintf_r+0xd0>
 801093a:	6874      	ldr	r4, [r6, #4]
 801093c:	89a3      	ldrh	r3, [r4, #12]
 801093e:	0718      	lsls	r0, r3, #28
 8010940:	d55e      	bpl.n	8010a00 <_vfiprintf_r+0xe4>
 8010942:	6923      	ldr	r3, [r4, #16]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d05b      	beq.n	8010a00 <_vfiprintf_r+0xe4>
 8010948:	2300      	movs	r3, #0
 801094a:	9309      	str	r3, [sp, #36]	; 0x24
 801094c:	2320      	movs	r3, #32
 801094e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010952:	2330      	movs	r3, #48	; 0x30
 8010954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010958:	9503      	str	r5, [sp, #12]
 801095a:	f04f 0b01 	mov.w	fp, #1
 801095e:	46b8      	mov	r8, r7
 8010960:	4645      	mov	r5, r8
 8010962:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010966:	b10b      	cbz	r3, 801096c <_vfiprintf_r+0x50>
 8010968:	2b25      	cmp	r3, #37	; 0x25
 801096a:	d154      	bne.n	8010a16 <_vfiprintf_r+0xfa>
 801096c:	ebb8 0a07 	subs.w	sl, r8, r7
 8010970:	d00b      	beq.n	801098a <_vfiprintf_r+0x6e>
 8010972:	4653      	mov	r3, sl
 8010974:	463a      	mov	r2, r7
 8010976:	4621      	mov	r1, r4
 8010978:	4630      	mov	r0, r6
 801097a:	f7ff ffbc 	bl	80108f6 <__sfputs_r>
 801097e:	3001      	adds	r0, #1
 8010980:	f000 80c2 	beq.w	8010b08 <_vfiprintf_r+0x1ec>
 8010984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010986:	4453      	add	r3, sl
 8010988:	9309      	str	r3, [sp, #36]	; 0x24
 801098a:	f898 3000 	ldrb.w	r3, [r8]
 801098e:	2b00      	cmp	r3, #0
 8010990:	f000 80ba 	beq.w	8010b08 <_vfiprintf_r+0x1ec>
 8010994:	2300      	movs	r3, #0
 8010996:	f04f 32ff 	mov.w	r2, #4294967295
 801099a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801099e:	9304      	str	r3, [sp, #16]
 80109a0:	9307      	str	r3, [sp, #28]
 80109a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80109a6:	931a      	str	r3, [sp, #104]	; 0x68
 80109a8:	46a8      	mov	r8, r5
 80109aa:	2205      	movs	r2, #5
 80109ac:	f818 1b01 	ldrb.w	r1, [r8], #1
 80109b0:	485e      	ldr	r0, [pc, #376]	; (8010b2c <_vfiprintf_r+0x210>)
 80109b2:	f7ef fc95 	bl	80002e0 <memchr>
 80109b6:	9b04      	ldr	r3, [sp, #16]
 80109b8:	bb78      	cbnz	r0, 8010a1a <_vfiprintf_r+0xfe>
 80109ba:	06d9      	lsls	r1, r3, #27
 80109bc:	bf44      	itt	mi
 80109be:	2220      	movmi	r2, #32
 80109c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80109c4:	071a      	lsls	r2, r3, #28
 80109c6:	bf44      	itt	mi
 80109c8:	222b      	movmi	r2, #43	; 0x2b
 80109ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80109ce:	782a      	ldrb	r2, [r5, #0]
 80109d0:	2a2a      	cmp	r2, #42	; 0x2a
 80109d2:	d02a      	beq.n	8010a2a <_vfiprintf_r+0x10e>
 80109d4:	9a07      	ldr	r2, [sp, #28]
 80109d6:	46a8      	mov	r8, r5
 80109d8:	2000      	movs	r0, #0
 80109da:	250a      	movs	r5, #10
 80109dc:	4641      	mov	r1, r8
 80109de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109e2:	3b30      	subs	r3, #48	; 0x30
 80109e4:	2b09      	cmp	r3, #9
 80109e6:	d969      	bls.n	8010abc <_vfiprintf_r+0x1a0>
 80109e8:	b360      	cbz	r0, 8010a44 <_vfiprintf_r+0x128>
 80109ea:	e024      	b.n	8010a36 <_vfiprintf_r+0x11a>
 80109ec:	4b50      	ldr	r3, [pc, #320]	; (8010b30 <_vfiprintf_r+0x214>)
 80109ee:	429c      	cmp	r4, r3
 80109f0:	d101      	bne.n	80109f6 <_vfiprintf_r+0xda>
 80109f2:	68b4      	ldr	r4, [r6, #8]
 80109f4:	e7a2      	b.n	801093c <_vfiprintf_r+0x20>
 80109f6:	4b4f      	ldr	r3, [pc, #316]	; (8010b34 <_vfiprintf_r+0x218>)
 80109f8:	429c      	cmp	r4, r3
 80109fa:	bf08      	it	eq
 80109fc:	68f4      	ldreq	r4, [r6, #12]
 80109fe:	e79d      	b.n	801093c <_vfiprintf_r+0x20>
 8010a00:	4621      	mov	r1, r4
 8010a02:	4630      	mov	r0, r6
 8010a04:	f000 fae0 	bl	8010fc8 <__swsetup_r>
 8010a08:	2800      	cmp	r0, #0
 8010a0a:	d09d      	beq.n	8010948 <_vfiprintf_r+0x2c>
 8010a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a10:	b01d      	add	sp, #116	; 0x74
 8010a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a16:	46a8      	mov	r8, r5
 8010a18:	e7a2      	b.n	8010960 <_vfiprintf_r+0x44>
 8010a1a:	4a44      	ldr	r2, [pc, #272]	; (8010b2c <_vfiprintf_r+0x210>)
 8010a1c:	1a80      	subs	r0, r0, r2
 8010a1e:	fa0b f000 	lsl.w	r0, fp, r0
 8010a22:	4318      	orrs	r0, r3
 8010a24:	9004      	str	r0, [sp, #16]
 8010a26:	4645      	mov	r5, r8
 8010a28:	e7be      	b.n	80109a8 <_vfiprintf_r+0x8c>
 8010a2a:	9a03      	ldr	r2, [sp, #12]
 8010a2c:	1d11      	adds	r1, r2, #4
 8010a2e:	6812      	ldr	r2, [r2, #0]
 8010a30:	9103      	str	r1, [sp, #12]
 8010a32:	2a00      	cmp	r2, #0
 8010a34:	db01      	blt.n	8010a3a <_vfiprintf_r+0x11e>
 8010a36:	9207      	str	r2, [sp, #28]
 8010a38:	e004      	b.n	8010a44 <_vfiprintf_r+0x128>
 8010a3a:	4252      	negs	r2, r2
 8010a3c:	f043 0302 	orr.w	r3, r3, #2
 8010a40:	9207      	str	r2, [sp, #28]
 8010a42:	9304      	str	r3, [sp, #16]
 8010a44:	f898 3000 	ldrb.w	r3, [r8]
 8010a48:	2b2e      	cmp	r3, #46	; 0x2e
 8010a4a:	d10e      	bne.n	8010a6a <_vfiprintf_r+0x14e>
 8010a4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8010a50:	2b2a      	cmp	r3, #42	; 0x2a
 8010a52:	d138      	bne.n	8010ac6 <_vfiprintf_r+0x1aa>
 8010a54:	9b03      	ldr	r3, [sp, #12]
 8010a56:	1d1a      	adds	r2, r3, #4
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	9203      	str	r2, [sp, #12]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	bfb8      	it	lt
 8010a60:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a64:	f108 0802 	add.w	r8, r8, #2
 8010a68:	9305      	str	r3, [sp, #20]
 8010a6a:	4d33      	ldr	r5, [pc, #204]	; (8010b38 <_vfiprintf_r+0x21c>)
 8010a6c:	f898 1000 	ldrb.w	r1, [r8]
 8010a70:	2203      	movs	r2, #3
 8010a72:	4628      	mov	r0, r5
 8010a74:	f7ef fc34 	bl	80002e0 <memchr>
 8010a78:	b140      	cbz	r0, 8010a8c <_vfiprintf_r+0x170>
 8010a7a:	2340      	movs	r3, #64	; 0x40
 8010a7c:	1b40      	subs	r0, r0, r5
 8010a7e:	fa03 f000 	lsl.w	r0, r3, r0
 8010a82:	9b04      	ldr	r3, [sp, #16]
 8010a84:	4303      	orrs	r3, r0
 8010a86:	f108 0801 	add.w	r8, r8, #1
 8010a8a:	9304      	str	r3, [sp, #16]
 8010a8c:	f898 1000 	ldrb.w	r1, [r8]
 8010a90:	482a      	ldr	r0, [pc, #168]	; (8010b3c <_vfiprintf_r+0x220>)
 8010a92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a96:	2206      	movs	r2, #6
 8010a98:	f108 0701 	add.w	r7, r8, #1
 8010a9c:	f7ef fc20 	bl	80002e0 <memchr>
 8010aa0:	2800      	cmp	r0, #0
 8010aa2:	d037      	beq.n	8010b14 <_vfiprintf_r+0x1f8>
 8010aa4:	4b26      	ldr	r3, [pc, #152]	; (8010b40 <_vfiprintf_r+0x224>)
 8010aa6:	bb1b      	cbnz	r3, 8010af0 <_vfiprintf_r+0x1d4>
 8010aa8:	9b03      	ldr	r3, [sp, #12]
 8010aaa:	3307      	adds	r3, #7
 8010aac:	f023 0307 	bic.w	r3, r3, #7
 8010ab0:	3308      	adds	r3, #8
 8010ab2:	9303      	str	r3, [sp, #12]
 8010ab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ab6:	444b      	add	r3, r9
 8010ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8010aba:	e750      	b.n	801095e <_vfiprintf_r+0x42>
 8010abc:	fb05 3202 	mla	r2, r5, r2, r3
 8010ac0:	2001      	movs	r0, #1
 8010ac2:	4688      	mov	r8, r1
 8010ac4:	e78a      	b.n	80109dc <_vfiprintf_r+0xc0>
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	f108 0801 	add.w	r8, r8, #1
 8010acc:	9305      	str	r3, [sp, #20]
 8010ace:	4619      	mov	r1, r3
 8010ad0:	250a      	movs	r5, #10
 8010ad2:	4640      	mov	r0, r8
 8010ad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ad8:	3a30      	subs	r2, #48	; 0x30
 8010ada:	2a09      	cmp	r2, #9
 8010adc:	d903      	bls.n	8010ae6 <_vfiprintf_r+0x1ca>
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d0c3      	beq.n	8010a6a <_vfiprintf_r+0x14e>
 8010ae2:	9105      	str	r1, [sp, #20]
 8010ae4:	e7c1      	b.n	8010a6a <_vfiprintf_r+0x14e>
 8010ae6:	fb05 2101 	mla	r1, r5, r1, r2
 8010aea:	2301      	movs	r3, #1
 8010aec:	4680      	mov	r8, r0
 8010aee:	e7f0      	b.n	8010ad2 <_vfiprintf_r+0x1b6>
 8010af0:	ab03      	add	r3, sp, #12
 8010af2:	9300      	str	r3, [sp, #0]
 8010af4:	4622      	mov	r2, r4
 8010af6:	4b13      	ldr	r3, [pc, #76]	; (8010b44 <_vfiprintf_r+0x228>)
 8010af8:	a904      	add	r1, sp, #16
 8010afa:	4630      	mov	r0, r6
 8010afc:	f3af 8000 	nop.w
 8010b00:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010b04:	4681      	mov	r9, r0
 8010b06:	d1d5      	bne.n	8010ab4 <_vfiprintf_r+0x198>
 8010b08:	89a3      	ldrh	r3, [r4, #12]
 8010b0a:	065b      	lsls	r3, r3, #25
 8010b0c:	f53f af7e 	bmi.w	8010a0c <_vfiprintf_r+0xf0>
 8010b10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b12:	e77d      	b.n	8010a10 <_vfiprintf_r+0xf4>
 8010b14:	ab03      	add	r3, sp, #12
 8010b16:	9300      	str	r3, [sp, #0]
 8010b18:	4622      	mov	r2, r4
 8010b1a:	4b0a      	ldr	r3, [pc, #40]	; (8010b44 <_vfiprintf_r+0x228>)
 8010b1c:	a904      	add	r1, sp, #16
 8010b1e:	4630      	mov	r0, r6
 8010b20:	f000 f888 	bl	8010c34 <_printf_i>
 8010b24:	e7ec      	b.n	8010b00 <_vfiprintf_r+0x1e4>
 8010b26:	bf00      	nop
 8010b28:	08013390 	.word	0x08013390
 8010b2c:	080133d0 	.word	0x080133d0
 8010b30:	080133b0 	.word	0x080133b0
 8010b34:	08013370 	.word	0x08013370
 8010b38:	080133d6 	.word	0x080133d6
 8010b3c:	080133da 	.word	0x080133da
 8010b40:	00000000 	.word	0x00000000
 8010b44:	080108f7 	.word	0x080108f7

08010b48 <_printf_common>:
 8010b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b4c:	4691      	mov	r9, r2
 8010b4e:	461f      	mov	r7, r3
 8010b50:	688a      	ldr	r2, [r1, #8]
 8010b52:	690b      	ldr	r3, [r1, #16]
 8010b54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010b58:	4293      	cmp	r3, r2
 8010b5a:	bfb8      	it	lt
 8010b5c:	4613      	movlt	r3, r2
 8010b5e:	f8c9 3000 	str.w	r3, [r9]
 8010b62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010b66:	4606      	mov	r6, r0
 8010b68:	460c      	mov	r4, r1
 8010b6a:	b112      	cbz	r2, 8010b72 <_printf_common+0x2a>
 8010b6c:	3301      	adds	r3, #1
 8010b6e:	f8c9 3000 	str.w	r3, [r9]
 8010b72:	6823      	ldr	r3, [r4, #0]
 8010b74:	0699      	lsls	r1, r3, #26
 8010b76:	bf42      	ittt	mi
 8010b78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010b7c:	3302      	addmi	r3, #2
 8010b7e:	f8c9 3000 	strmi.w	r3, [r9]
 8010b82:	6825      	ldr	r5, [r4, #0]
 8010b84:	f015 0506 	ands.w	r5, r5, #6
 8010b88:	d107      	bne.n	8010b9a <_printf_common+0x52>
 8010b8a:	f104 0a19 	add.w	sl, r4, #25
 8010b8e:	68e3      	ldr	r3, [r4, #12]
 8010b90:	f8d9 2000 	ldr.w	r2, [r9]
 8010b94:	1a9b      	subs	r3, r3, r2
 8010b96:	42ab      	cmp	r3, r5
 8010b98:	dc28      	bgt.n	8010bec <_printf_common+0xa4>
 8010b9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8010b9e:	6822      	ldr	r2, [r4, #0]
 8010ba0:	3300      	adds	r3, #0
 8010ba2:	bf18      	it	ne
 8010ba4:	2301      	movne	r3, #1
 8010ba6:	0692      	lsls	r2, r2, #26
 8010ba8:	d42d      	bmi.n	8010c06 <_printf_common+0xbe>
 8010baa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010bae:	4639      	mov	r1, r7
 8010bb0:	4630      	mov	r0, r6
 8010bb2:	47c0      	blx	r8
 8010bb4:	3001      	adds	r0, #1
 8010bb6:	d020      	beq.n	8010bfa <_printf_common+0xb2>
 8010bb8:	6823      	ldr	r3, [r4, #0]
 8010bba:	68e5      	ldr	r5, [r4, #12]
 8010bbc:	f8d9 2000 	ldr.w	r2, [r9]
 8010bc0:	f003 0306 	and.w	r3, r3, #6
 8010bc4:	2b04      	cmp	r3, #4
 8010bc6:	bf08      	it	eq
 8010bc8:	1aad      	subeq	r5, r5, r2
 8010bca:	68a3      	ldr	r3, [r4, #8]
 8010bcc:	6922      	ldr	r2, [r4, #16]
 8010bce:	bf0c      	ite	eq
 8010bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010bd4:	2500      	movne	r5, #0
 8010bd6:	4293      	cmp	r3, r2
 8010bd8:	bfc4      	itt	gt
 8010bda:	1a9b      	subgt	r3, r3, r2
 8010bdc:	18ed      	addgt	r5, r5, r3
 8010bde:	f04f 0900 	mov.w	r9, #0
 8010be2:	341a      	adds	r4, #26
 8010be4:	454d      	cmp	r5, r9
 8010be6:	d11a      	bne.n	8010c1e <_printf_common+0xd6>
 8010be8:	2000      	movs	r0, #0
 8010bea:	e008      	b.n	8010bfe <_printf_common+0xb6>
 8010bec:	2301      	movs	r3, #1
 8010bee:	4652      	mov	r2, sl
 8010bf0:	4639      	mov	r1, r7
 8010bf2:	4630      	mov	r0, r6
 8010bf4:	47c0      	blx	r8
 8010bf6:	3001      	adds	r0, #1
 8010bf8:	d103      	bne.n	8010c02 <_printf_common+0xba>
 8010bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8010bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c02:	3501      	adds	r5, #1
 8010c04:	e7c3      	b.n	8010b8e <_printf_common+0x46>
 8010c06:	18e1      	adds	r1, r4, r3
 8010c08:	1c5a      	adds	r2, r3, #1
 8010c0a:	2030      	movs	r0, #48	; 0x30
 8010c0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010c10:	4422      	add	r2, r4
 8010c12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010c16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010c1a:	3302      	adds	r3, #2
 8010c1c:	e7c5      	b.n	8010baa <_printf_common+0x62>
 8010c1e:	2301      	movs	r3, #1
 8010c20:	4622      	mov	r2, r4
 8010c22:	4639      	mov	r1, r7
 8010c24:	4630      	mov	r0, r6
 8010c26:	47c0      	blx	r8
 8010c28:	3001      	adds	r0, #1
 8010c2a:	d0e6      	beq.n	8010bfa <_printf_common+0xb2>
 8010c2c:	f109 0901 	add.w	r9, r9, #1
 8010c30:	e7d8      	b.n	8010be4 <_printf_common+0x9c>
	...

08010c34 <_printf_i>:
 8010c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010c38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010c3c:	460c      	mov	r4, r1
 8010c3e:	7e09      	ldrb	r1, [r1, #24]
 8010c40:	b085      	sub	sp, #20
 8010c42:	296e      	cmp	r1, #110	; 0x6e
 8010c44:	4617      	mov	r7, r2
 8010c46:	4606      	mov	r6, r0
 8010c48:	4698      	mov	r8, r3
 8010c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c4c:	f000 80b3 	beq.w	8010db6 <_printf_i+0x182>
 8010c50:	d822      	bhi.n	8010c98 <_printf_i+0x64>
 8010c52:	2963      	cmp	r1, #99	; 0x63
 8010c54:	d036      	beq.n	8010cc4 <_printf_i+0x90>
 8010c56:	d80a      	bhi.n	8010c6e <_printf_i+0x3a>
 8010c58:	2900      	cmp	r1, #0
 8010c5a:	f000 80b9 	beq.w	8010dd0 <_printf_i+0x19c>
 8010c5e:	2958      	cmp	r1, #88	; 0x58
 8010c60:	f000 8083 	beq.w	8010d6a <_printf_i+0x136>
 8010c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010c68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010c6c:	e032      	b.n	8010cd4 <_printf_i+0xa0>
 8010c6e:	2964      	cmp	r1, #100	; 0x64
 8010c70:	d001      	beq.n	8010c76 <_printf_i+0x42>
 8010c72:	2969      	cmp	r1, #105	; 0x69
 8010c74:	d1f6      	bne.n	8010c64 <_printf_i+0x30>
 8010c76:	6820      	ldr	r0, [r4, #0]
 8010c78:	6813      	ldr	r3, [r2, #0]
 8010c7a:	0605      	lsls	r5, r0, #24
 8010c7c:	f103 0104 	add.w	r1, r3, #4
 8010c80:	d52a      	bpl.n	8010cd8 <_printf_i+0xa4>
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	6011      	str	r1, [r2, #0]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	da03      	bge.n	8010c92 <_printf_i+0x5e>
 8010c8a:	222d      	movs	r2, #45	; 0x2d
 8010c8c:	425b      	negs	r3, r3
 8010c8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010c92:	486f      	ldr	r0, [pc, #444]	; (8010e50 <_printf_i+0x21c>)
 8010c94:	220a      	movs	r2, #10
 8010c96:	e039      	b.n	8010d0c <_printf_i+0xd8>
 8010c98:	2973      	cmp	r1, #115	; 0x73
 8010c9a:	f000 809d 	beq.w	8010dd8 <_printf_i+0x1a4>
 8010c9e:	d808      	bhi.n	8010cb2 <_printf_i+0x7e>
 8010ca0:	296f      	cmp	r1, #111	; 0x6f
 8010ca2:	d020      	beq.n	8010ce6 <_printf_i+0xb2>
 8010ca4:	2970      	cmp	r1, #112	; 0x70
 8010ca6:	d1dd      	bne.n	8010c64 <_printf_i+0x30>
 8010ca8:	6823      	ldr	r3, [r4, #0]
 8010caa:	f043 0320 	orr.w	r3, r3, #32
 8010cae:	6023      	str	r3, [r4, #0]
 8010cb0:	e003      	b.n	8010cba <_printf_i+0x86>
 8010cb2:	2975      	cmp	r1, #117	; 0x75
 8010cb4:	d017      	beq.n	8010ce6 <_printf_i+0xb2>
 8010cb6:	2978      	cmp	r1, #120	; 0x78
 8010cb8:	d1d4      	bne.n	8010c64 <_printf_i+0x30>
 8010cba:	2378      	movs	r3, #120	; 0x78
 8010cbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010cc0:	4864      	ldr	r0, [pc, #400]	; (8010e54 <_printf_i+0x220>)
 8010cc2:	e055      	b.n	8010d70 <_printf_i+0x13c>
 8010cc4:	6813      	ldr	r3, [r2, #0]
 8010cc6:	1d19      	adds	r1, r3, #4
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	6011      	str	r1, [r2, #0]
 8010ccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010cd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	e08c      	b.n	8010df2 <_printf_i+0x1be>
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	6011      	str	r1, [r2, #0]
 8010cdc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010ce0:	bf18      	it	ne
 8010ce2:	b21b      	sxthne	r3, r3
 8010ce4:	e7cf      	b.n	8010c86 <_printf_i+0x52>
 8010ce6:	6813      	ldr	r3, [r2, #0]
 8010ce8:	6825      	ldr	r5, [r4, #0]
 8010cea:	1d18      	adds	r0, r3, #4
 8010cec:	6010      	str	r0, [r2, #0]
 8010cee:	0628      	lsls	r0, r5, #24
 8010cf0:	d501      	bpl.n	8010cf6 <_printf_i+0xc2>
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	e002      	b.n	8010cfc <_printf_i+0xc8>
 8010cf6:	0668      	lsls	r0, r5, #25
 8010cf8:	d5fb      	bpl.n	8010cf2 <_printf_i+0xbe>
 8010cfa:	881b      	ldrh	r3, [r3, #0]
 8010cfc:	4854      	ldr	r0, [pc, #336]	; (8010e50 <_printf_i+0x21c>)
 8010cfe:	296f      	cmp	r1, #111	; 0x6f
 8010d00:	bf14      	ite	ne
 8010d02:	220a      	movne	r2, #10
 8010d04:	2208      	moveq	r2, #8
 8010d06:	2100      	movs	r1, #0
 8010d08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010d0c:	6865      	ldr	r5, [r4, #4]
 8010d0e:	60a5      	str	r5, [r4, #8]
 8010d10:	2d00      	cmp	r5, #0
 8010d12:	f2c0 8095 	blt.w	8010e40 <_printf_i+0x20c>
 8010d16:	6821      	ldr	r1, [r4, #0]
 8010d18:	f021 0104 	bic.w	r1, r1, #4
 8010d1c:	6021      	str	r1, [r4, #0]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d13d      	bne.n	8010d9e <_printf_i+0x16a>
 8010d22:	2d00      	cmp	r5, #0
 8010d24:	f040 808e 	bne.w	8010e44 <_printf_i+0x210>
 8010d28:	4665      	mov	r5, ip
 8010d2a:	2a08      	cmp	r2, #8
 8010d2c:	d10b      	bne.n	8010d46 <_printf_i+0x112>
 8010d2e:	6823      	ldr	r3, [r4, #0]
 8010d30:	07db      	lsls	r3, r3, #31
 8010d32:	d508      	bpl.n	8010d46 <_printf_i+0x112>
 8010d34:	6923      	ldr	r3, [r4, #16]
 8010d36:	6862      	ldr	r2, [r4, #4]
 8010d38:	429a      	cmp	r2, r3
 8010d3a:	bfde      	ittt	le
 8010d3c:	2330      	movle	r3, #48	; 0x30
 8010d3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010d42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010d46:	ebac 0305 	sub.w	r3, ip, r5
 8010d4a:	6123      	str	r3, [r4, #16]
 8010d4c:	f8cd 8000 	str.w	r8, [sp]
 8010d50:	463b      	mov	r3, r7
 8010d52:	aa03      	add	r2, sp, #12
 8010d54:	4621      	mov	r1, r4
 8010d56:	4630      	mov	r0, r6
 8010d58:	f7ff fef6 	bl	8010b48 <_printf_common>
 8010d5c:	3001      	adds	r0, #1
 8010d5e:	d14d      	bne.n	8010dfc <_printf_i+0x1c8>
 8010d60:	f04f 30ff 	mov.w	r0, #4294967295
 8010d64:	b005      	add	sp, #20
 8010d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d6a:	4839      	ldr	r0, [pc, #228]	; (8010e50 <_printf_i+0x21c>)
 8010d6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010d70:	6813      	ldr	r3, [r2, #0]
 8010d72:	6821      	ldr	r1, [r4, #0]
 8010d74:	1d1d      	adds	r5, r3, #4
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	6015      	str	r5, [r2, #0]
 8010d7a:	060a      	lsls	r2, r1, #24
 8010d7c:	d50b      	bpl.n	8010d96 <_printf_i+0x162>
 8010d7e:	07ca      	lsls	r2, r1, #31
 8010d80:	bf44      	itt	mi
 8010d82:	f041 0120 	orrmi.w	r1, r1, #32
 8010d86:	6021      	strmi	r1, [r4, #0]
 8010d88:	b91b      	cbnz	r3, 8010d92 <_printf_i+0x15e>
 8010d8a:	6822      	ldr	r2, [r4, #0]
 8010d8c:	f022 0220 	bic.w	r2, r2, #32
 8010d90:	6022      	str	r2, [r4, #0]
 8010d92:	2210      	movs	r2, #16
 8010d94:	e7b7      	b.n	8010d06 <_printf_i+0xd2>
 8010d96:	064d      	lsls	r5, r1, #25
 8010d98:	bf48      	it	mi
 8010d9a:	b29b      	uxthmi	r3, r3
 8010d9c:	e7ef      	b.n	8010d7e <_printf_i+0x14a>
 8010d9e:	4665      	mov	r5, ip
 8010da0:	fbb3 f1f2 	udiv	r1, r3, r2
 8010da4:	fb02 3311 	mls	r3, r2, r1, r3
 8010da8:	5cc3      	ldrb	r3, [r0, r3]
 8010daa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010dae:	460b      	mov	r3, r1
 8010db0:	2900      	cmp	r1, #0
 8010db2:	d1f5      	bne.n	8010da0 <_printf_i+0x16c>
 8010db4:	e7b9      	b.n	8010d2a <_printf_i+0xf6>
 8010db6:	6813      	ldr	r3, [r2, #0]
 8010db8:	6825      	ldr	r5, [r4, #0]
 8010dba:	6961      	ldr	r1, [r4, #20]
 8010dbc:	1d18      	adds	r0, r3, #4
 8010dbe:	6010      	str	r0, [r2, #0]
 8010dc0:	0628      	lsls	r0, r5, #24
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	d501      	bpl.n	8010dca <_printf_i+0x196>
 8010dc6:	6019      	str	r1, [r3, #0]
 8010dc8:	e002      	b.n	8010dd0 <_printf_i+0x19c>
 8010dca:	066a      	lsls	r2, r5, #25
 8010dcc:	d5fb      	bpl.n	8010dc6 <_printf_i+0x192>
 8010dce:	8019      	strh	r1, [r3, #0]
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	6123      	str	r3, [r4, #16]
 8010dd4:	4665      	mov	r5, ip
 8010dd6:	e7b9      	b.n	8010d4c <_printf_i+0x118>
 8010dd8:	6813      	ldr	r3, [r2, #0]
 8010dda:	1d19      	adds	r1, r3, #4
 8010ddc:	6011      	str	r1, [r2, #0]
 8010dde:	681d      	ldr	r5, [r3, #0]
 8010de0:	6862      	ldr	r2, [r4, #4]
 8010de2:	2100      	movs	r1, #0
 8010de4:	4628      	mov	r0, r5
 8010de6:	f7ef fa7b 	bl	80002e0 <memchr>
 8010dea:	b108      	cbz	r0, 8010df0 <_printf_i+0x1bc>
 8010dec:	1b40      	subs	r0, r0, r5
 8010dee:	6060      	str	r0, [r4, #4]
 8010df0:	6863      	ldr	r3, [r4, #4]
 8010df2:	6123      	str	r3, [r4, #16]
 8010df4:	2300      	movs	r3, #0
 8010df6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010dfa:	e7a7      	b.n	8010d4c <_printf_i+0x118>
 8010dfc:	6923      	ldr	r3, [r4, #16]
 8010dfe:	462a      	mov	r2, r5
 8010e00:	4639      	mov	r1, r7
 8010e02:	4630      	mov	r0, r6
 8010e04:	47c0      	blx	r8
 8010e06:	3001      	adds	r0, #1
 8010e08:	d0aa      	beq.n	8010d60 <_printf_i+0x12c>
 8010e0a:	6823      	ldr	r3, [r4, #0]
 8010e0c:	079b      	lsls	r3, r3, #30
 8010e0e:	d413      	bmi.n	8010e38 <_printf_i+0x204>
 8010e10:	68e0      	ldr	r0, [r4, #12]
 8010e12:	9b03      	ldr	r3, [sp, #12]
 8010e14:	4298      	cmp	r0, r3
 8010e16:	bfb8      	it	lt
 8010e18:	4618      	movlt	r0, r3
 8010e1a:	e7a3      	b.n	8010d64 <_printf_i+0x130>
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	464a      	mov	r2, r9
 8010e20:	4639      	mov	r1, r7
 8010e22:	4630      	mov	r0, r6
 8010e24:	47c0      	blx	r8
 8010e26:	3001      	adds	r0, #1
 8010e28:	d09a      	beq.n	8010d60 <_printf_i+0x12c>
 8010e2a:	3501      	adds	r5, #1
 8010e2c:	68e3      	ldr	r3, [r4, #12]
 8010e2e:	9a03      	ldr	r2, [sp, #12]
 8010e30:	1a9b      	subs	r3, r3, r2
 8010e32:	42ab      	cmp	r3, r5
 8010e34:	dcf2      	bgt.n	8010e1c <_printf_i+0x1e8>
 8010e36:	e7eb      	b.n	8010e10 <_printf_i+0x1dc>
 8010e38:	2500      	movs	r5, #0
 8010e3a:	f104 0919 	add.w	r9, r4, #25
 8010e3e:	e7f5      	b.n	8010e2c <_printf_i+0x1f8>
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d1ac      	bne.n	8010d9e <_printf_i+0x16a>
 8010e44:	7803      	ldrb	r3, [r0, #0]
 8010e46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010e4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010e4e:	e76c      	b.n	8010d2a <_printf_i+0xf6>
 8010e50:	080133e1 	.word	0x080133e1
 8010e54:	080133f2 	.word	0x080133f2

08010e58 <_sbrk_r>:
 8010e58:	b538      	push	{r3, r4, r5, lr}
 8010e5a:	4c06      	ldr	r4, [pc, #24]	; (8010e74 <_sbrk_r+0x1c>)
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	4605      	mov	r5, r0
 8010e60:	4608      	mov	r0, r1
 8010e62:	6023      	str	r3, [r4, #0]
 8010e64:	f7ff fae4 	bl	8010430 <_sbrk>
 8010e68:	1c43      	adds	r3, r0, #1
 8010e6a:	d102      	bne.n	8010e72 <_sbrk_r+0x1a>
 8010e6c:	6823      	ldr	r3, [r4, #0]
 8010e6e:	b103      	cbz	r3, 8010e72 <_sbrk_r+0x1a>
 8010e70:	602b      	str	r3, [r5, #0]
 8010e72:	bd38      	pop	{r3, r4, r5, pc}
 8010e74:	2400acf0 	.word	0x2400acf0

08010e78 <__sread>:
 8010e78:	b510      	push	{r4, lr}
 8010e7a:	460c      	mov	r4, r1
 8010e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e80:	f000 fa96 	bl	80113b0 <_read_r>
 8010e84:	2800      	cmp	r0, #0
 8010e86:	bfab      	itete	ge
 8010e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8010e8c:	181b      	addge	r3, r3, r0
 8010e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010e92:	bfac      	ite	ge
 8010e94:	6563      	strge	r3, [r4, #84]	; 0x54
 8010e96:	81a3      	strhlt	r3, [r4, #12]
 8010e98:	bd10      	pop	{r4, pc}

08010e9a <__swrite>:
 8010e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e9e:	461f      	mov	r7, r3
 8010ea0:	898b      	ldrh	r3, [r1, #12]
 8010ea2:	05db      	lsls	r3, r3, #23
 8010ea4:	4605      	mov	r5, r0
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	4616      	mov	r6, r2
 8010eaa:	d505      	bpl.n	8010eb8 <__swrite+0x1e>
 8010eac:	2302      	movs	r3, #2
 8010eae:	2200      	movs	r2, #0
 8010eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eb4:	f000 f9b6 	bl	8011224 <_lseek_r>
 8010eb8:	89a3      	ldrh	r3, [r4, #12]
 8010eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010ec2:	81a3      	strh	r3, [r4, #12]
 8010ec4:	4632      	mov	r2, r6
 8010ec6:	463b      	mov	r3, r7
 8010ec8:	4628      	mov	r0, r5
 8010eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ece:	f000 b869 	b.w	8010fa4 <_write_r>

08010ed2 <__sseek>:
 8010ed2:	b510      	push	{r4, lr}
 8010ed4:	460c      	mov	r4, r1
 8010ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eda:	f000 f9a3 	bl	8011224 <_lseek_r>
 8010ede:	1c43      	adds	r3, r0, #1
 8010ee0:	89a3      	ldrh	r3, [r4, #12]
 8010ee2:	bf15      	itete	ne
 8010ee4:	6560      	strne	r0, [r4, #84]	; 0x54
 8010ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010eee:	81a3      	strheq	r3, [r4, #12]
 8010ef0:	bf18      	it	ne
 8010ef2:	81a3      	strhne	r3, [r4, #12]
 8010ef4:	bd10      	pop	{r4, pc}

08010ef6 <__sclose>:
 8010ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010efa:	f000 b8d3 	b.w	80110a4 <_close_r>
	...

08010f00 <__swbuf_r>:
 8010f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f02:	460e      	mov	r6, r1
 8010f04:	4614      	mov	r4, r2
 8010f06:	4605      	mov	r5, r0
 8010f08:	b118      	cbz	r0, 8010f12 <__swbuf_r+0x12>
 8010f0a:	6983      	ldr	r3, [r0, #24]
 8010f0c:	b90b      	cbnz	r3, 8010f12 <__swbuf_r+0x12>
 8010f0e:	f7ff fbf7 	bl	8010700 <__sinit>
 8010f12:	4b21      	ldr	r3, [pc, #132]	; (8010f98 <__swbuf_r+0x98>)
 8010f14:	429c      	cmp	r4, r3
 8010f16:	d12a      	bne.n	8010f6e <__swbuf_r+0x6e>
 8010f18:	686c      	ldr	r4, [r5, #4]
 8010f1a:	69a3      	ldr	r3, [r4, #24]
 8010f1c:	60a3      	str	r3, [r4, #8]
 8010f1e:	89a3      	ldrh	r3, [r4, #12]
 8010f20:	071a      	lsls	r2, r3, #28
 8010f22:	d52e      	bpl.n	8010f82 <__swbuf_r+0x82>
 8010f24:	6923      	ldr	r3, [r4, #16]
 8010f26:	b363      	cbz	r3, 8010f82 <__swbuf_r+0x82>
 8010f28:	6923      	ldr	r3, [r4, #16]
 8010f2a:	6820      	ldr	r0, [r4, #0]
 8010f2c:	1ac0      	subs	r0, r0, r3
 8010f2e:	6963      	ldr	r3, [r4, #20]
 8010f30:	b2f6      	uxtb	r6, r6
 8010f32:	4283      	cmp	r3, r0
 8010f34:	4637      	mov	r7, r6
 8010f36:	dc04      	bgt.n	8010f42 <__swbuf_r+0x42>
 8010f38:	4621      	mov	r1, r4
 8010f3a:	4628      	mov	r0, r5
 8010f3c:	f000 f948 	bl	80111d0 <_fflush_r>
 8010f40:	bb28      	cbnz	r0, 8010f8e <__swbuf_r+0x8e>
 8010f42:	68a3      	ldr	r3, [r4, #8]
 8010f44:	3b01      	subs	r3, #1
 8010f46:	60a3      	str	r3, [r4, #8]
 8010f48:	6823      	ldr	r3, [r4, #0]
 8010f4a:	1c5a      	adds	r2, r3, #1
 8010f4c:	6022      	str	r2, [r4, #0]
 8010f4e:	701e      	strb	r6, [r3, #0]
 8010f50:	6963      	ldr	r3, [r4, #20]
 8010f52:	3001      	adds	r0, #1
 8010f54:	4283      	cmp	r3, r0
 8010f56:	d004      	beq.n	8010f62 <__swbuf_r+0x62>
 8010f58:	89a3      	ldrh	r3, [r4, #12]
 8010f5a:	07db      	lsls	r3, r3, #31
 8010f5c:	d519      	bpl.n	8010f92 <__swbuf_r+0x92>
 8010f5e:	2e0a      	cmp	r6, #10
 8010f60:	d117      	bne.n	8010f92 <__swbuf_r+0x92>
 8010f62:	4621      	mov	r1, r4
 8010f64:	4628      	mov	r0, r5
 8010f66:	f000 f933 	bl	80111d0 <_fflush_r>
 8010f6a:	b190      	cbz	r0, 8010f92 <__swbuf_r+0x92>
 8010f6c:	e00f      	b.n	8010f8e <__swbuf_r+0x8e>
 8010f6e:	4b0b      	ldr	r3, [pc, #44]	; (8010f9c <__swbuf_r+0x9c>)
 8010f70:	429c      	cmp	r4, r3
 8010f72:	d101      	bne.n	8010f78 <__swbuf_r+0x78>
 8010f74:	68ac      	ldr	r4, [r5, #8]
 8010f76:	e7d0      	b.n	8010f1a <__swbuf_r+0x1a>
 8010f78:	4b09      	ldr	r3, [pc, #36]	; (8010fa0 <__swbuf_r+0xa0>)
 8010f7a:	429c      	cmp	r4, r3
 8010f7c:	bf08      	it	eq
 8010f7e:	68ec      	ldreq	r4, [r5, #12]
 8010f80:	e7cb      	b.n	8010f1a <__swbuf_r+0x1a>
 8010f82:	4621      	mov	r1, r4
 8010f84:	4628      	mov	r0, r5
 8010f86:	f000 f81f 	bl	8010fc8 <__swsetup_r>
 8010f8a:	2800      	cmp	r0, #0
 8010f8c:	d0cc      	beq.n	8010f28 <__swbuf_r+0x28>
 8010f8e:	f04f 37ff 	mov.w	r7, #4294967295
 8010f92:	4638      	mov	r0, r7
 8010f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f96:	bf00      	nop
 8010f98:	08013390 	.word	0x08013390
 8010f9c:	080133b0 	.word	0x080133b0
 8010fa0:	08013370 	.word	0x08013370

08010fa4 <_write_r>:
 8010fa4:	b538      	push	{r3, r4, r5, lr}
 8010fa6:	4c07      	ldr	r4, [pc, #28]	; (8010fc4 <_write_r+0x20>)
 8010fa8:	4605      	mov	r5, r0
 8010faa:	4608      	mov	r0, r1
 8010fac:	4611      	mov	r1, r2
 8010fae:	2200      	movs	r2, #0
 8010fb0:	6022      	str	r2, [r4, #0]
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	f7ff f9eb 	bl	801038e <_write>
 8010fb8:	1c43      	adds	r3, r0, #1
 8010fba:	d102      	bne.n	8010fc2 <_write_r+0x1e>
 8010fbc:	6823      	ldr	r3, [r4, #0]
 8010fbe:	b103      	cbz	r3, 8010fc2 <_write_r+0x1e>
 8010fc0:	602b      	str	r3, [r5, #0]
 8010fc2:	bd38      	pop	{r3, r4, r5, pc}
 8010fc4:	2400acf0 	.word	0x2400acf0

08010fc8 <__swsetup_r>:
 8010fc8:	4b32      	ldr	r3, [pc, #200]	; (8011094 <__swsetup_r+0xcc>)
 8010fca:	b570      	push	{r4, r5, r6, lr}
 8010fcc:	681d      	ldr	r5, [r3, #0]
 8010fce:	4606      	mov	r6, r0
 8010fd0:	460c      	mov	r4, r1
 8010fd2:	b125      	cbz	r5, 8010fde <__swsetup_r+0x16>
 8010fd4:	69ab      	ldr	r3, [r5, #24]
 8010fd6:	b913      	cbnz	r3, 8010fde <__swsetup_r+0x16>
 8010fd8:	4628      	mov	r0, r5
 8010fda:	f7ff fb91 	bl	8010700 <__sinit>
 8010fde:	4b2e      	ldr	r3, [pc, #184]	; (8011098 <__swsetup_r+0xd0>)
 8010fe0:	429c      	cmp	r4, r3
 8010fe2:	d10f      	bne.n	8011004 <__swsetup_r+0x3c>
 8010fe4:	686c      	ldr	r4, [r5, #4]
 8010fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fea:	b29a      	uxth	r2, r3
 8010fec:	0715      	lsls	r5, r2, #28
 8010fee:	d42c      	bmi.n	801104a <__swsetup_r+0x82>
 8010ff0:	06d0      	lsls	r0, r2, #27
 8010ff2:	d411      	bmi.n	8011018 <__swsetup_r+0x50>
 8010ff4:	2209      	movs	r2, #9
 8010ff6:	6032      	str	r2, [r6, #0]
 8010ff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ffc:	81a3      	strh	r3, [r4, #12]
 8010ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8011002:	e03e      	b.n	8011082 <__swsetup_r+0xba>
 8011004:	4b25      	ldr	r3, [pc, #148]	; (801109c <__swsetup_r+0xd4>)
 8011006:	429c      	cmp	r4, r3
 8011008:	d101      	bne.n	801100e <__swsetup_r+0x46>
 801100a:	68ac      	ldr	r4, [r5, #8]
 801100c:	e7eb      	b.n	8010fe6 <__swsetup_r+0x1e>
 801100e:	4b24      	ldr	r3, [pc, #144]	; (80110a0 <__swsetup_r+0xd8>)
 8011010:	429c      	cmp	r4, r3
 8011012:	bf08      	it	eq
 8011014:	68ec      	ldreq	r4, [r5, #12]
 8011016:	e7e6      	b.n	8010fe6 <__swsetup_r+0x1e>
 8011018:	0751      	lsls	r1, r2, #29
 801101a:	d512      	bpl.n	8011042 <__swsetup_r+0x7a>
 801101c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801101e:	b141      	cbz	r1, 8011032 <__swsetup_r+0x6a>
 8011020:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011024:	4299      	cmp	r1, r3
 8011026:	d002      	beq.n	801102e <__swsetup_r+0x66>
 8011028:	4630      	mov	r0, r6
 801102a:	f000 f973 	bl	8011314 <_free_r>
 801102e:	2300      	movs	r3, #0
 8011030:	6363      	str	r3, [r4, #52]	; 0x34
 8011032:	89a3      	ldrh	r3, [r4, #12]
 8011034:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011038:	81a3      	strh	r3, [r4, #12]
 801103a:	2300      	movs	r3, #0
 801103c:	6063      	str	r3, [r4, #4]
 801103e:	6923      	ldr	r3, [r4, #16]
 8011040:	6023      	str	r3, [r4, #0]
 8011042:	89a3      	ldrh	r3, [r4, #12]
 8011044:	f043 0308 	orr.w	r3, r3, #8
 8011048:	81a3      	strh	r3, [r4, #12]
 801104a:	6923      	ldr	r3, [r4, #16]
 801104c:	b94b      	cbnz	r3, 8011062 <__swsetup_r+0x9a>
 801104e:	89a3      	ldrh	r3, [r4, #12]
 8011050:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011058:	d003      	beq.n	8011062 <__swsetup_r+0x9a>
 801105a:	4621      	mov	r1, r4
 801105c:	4630      	mov	r0, r6
 801105e:	f000 f917 	bl	8011290 <__smakebuf_r>
 8011062:	89a2      	ldrh	r2, [r4, #12]
 8011064:	f012 0301 	ands.w	r3, r2, #1
 8011068:	d00c      	beq.n	8011084 <__swsetup_r+0xbc>
 801106a:	2300      	movs	r3, #0
 801106c:	60a3      	str	r3, [r4, #8]
 801106e:	6963      	ldr	r3, [r4, #20]
 8011070:	425b      	negs	r3, r3
 8011072:	61a3      	str	r3, [r4, #24]
 8011074:	6923      	ldr	r3, [r4, #16]
 8011076:	b953      	cbnz	r3, 801108e <__swsetup_r+0xc6>
 8011078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801107c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011080:	d1ba      	bne.n	8010ff8 <__swsetup_r+0x30>
 8011082:	bd70      	pop	{r4, r5, r6, pc}
 8011084:	0792      	lsls	r2, r2, #30
 8011086:	bf58      	it	pl
 8011088:	6963      	ldrpl	r3, [r4, #20]
 801108a:	60a3      	str	r3, [r4, #8]
 801108c:	e7f2      	b.n	8011074 <__swsetup_r+0xac>
 801108e:	2000      	movs	r0, #0
 8011090:	e7f7      	b.n	8011082 <__swsetup_r+0xba>
 8011092:	bf00      	nop
 8011094:	2400002c 	.word	0x2400002c
 8011098:	08013390 	.word	0x08013390
 801109c:	080133b0 	.word	0x080133b0
 80110a0:	08013370 	.word	0x08013370

080110a4 <_close_r>:
 80110a4:	b538      	push	{r3, r4, r5, lr}
 80110a6:	4c06      	ldr	r4, [pc, #24]	; (80110c0 <_close_r+0x1c>)
 80110a8:	2300      	movs	r3, #0
 80110aa:	4605      	mov	r5, r0
 80110ac:	4608      	mov	r0, r1
 80110ae:	6023      	str	r3, [r4, #0]
 80110b0:	f7ff f989 	bl	80103c6 <_close>
 80110b4:	1c43      	adds	r3, r0, #1
 80110b6:	d102      	bne.n	80110be <_close_r+0x1a>
 80110b8:	6823      	ldr	r3, [r4, #0]
 80110ba:	b103      	cbz	r3, 80110be <_close_r+0x1a>
 80110bc:	602b      	str	r3, [r5, #0]
 80110be:	bd38      	pop	{r3, r4, r5, pc}
 80110c0:	2400acf0 	.word	0x2400acf0

080110c4 <__sflush_r>:
 80110c4:	898a      	ldrh	r2, [r1, #12]
 80110c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110ca:	4605      	mov	r5, r0
 80110cc:	0710      	lsls	r0, r2, #28
 80110ce:	460c      	mov	r4, r1
 80110d0:	d458      	bmi.n	8011184 <__sflush_r+0xc0>
 80110d2:	684b      	ldr	r3, [r1, #4]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	dc05      	bgt.n	80110e4 <__sflush_r+0x20>
 80110d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80110da:	2b00      	cmp	r3, #0
 80110dc:	dc02      	bgt.n	80110e4 <__sflush_r+0x20>
 80110de:	2000      	movs	r0, #0
 80110e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80110e6:	2e00      	cmp	r6, #0
 80110e8:	d0f9      	beq.n	80110de <__sflush_r+0x1a>
 80110ea:	2300      	movs	r3, #0
 80110ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80110f0:	682f      	ldr	r7, [r5, #0]
 80110f2:	6a21      	ldr	r1, [r4, #32]
 80110f4:	602b      	str	r3, [r5, #0]
 80110f6:	d032      	beq.n	801115e <__sflush_r+0x9a>
 80110f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80110fa:	89a3      	ldrh	r3, [r4, #12]
 80110fc:	075a      	lsls	r2, r3, #29
 80110fe:	d505      	bpl.n	801110c <__sflush_r+0x48>
 8011100:	6863      	ldr	r3, [r4, #4]
 8011102:	1ac0      	subs	r0, r0, r3
 8011104:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011106:	b10b      	cbz	r3, 801110c <__sflush_r+0x48>
 8011108:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801110a:	1ac0      	subs	r0, r0, r3
 801110c:	2300      	movs	r3, #0
 801110e:	4602      	mov	r2, r0
 8011110:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011112:	6a21      	ldr	r1, [r4, #32]
 8011114:	4628      	mov	r0, r5
 8011116:	47b0      	blx	r6
 8011118:	1c43      	adds	r3, r0, #1
 801111a:	89a3      	ldrh	r3, [r4, #12]
 801111c:	d106      	bne.n	801112c <__sflush_r+0x68>
 801111e:	6829      	ldr	r1, [r5, #0]
 8011120:	291d      	cmp	r1, #29
 8011122:	d848      	bhi.n	80111b6 <__sflush_r+0xf2>
 8011124:	4a29      	ldr	r2, [pc, #164]	; (80111cc <__sflush_r+0x108>)
 8011126:	40ca      	lsrs	r2, r1
 8011128:	07d6      	lsls	r6, r2, #31
 801112a:	d544      	bpl.n	80111b6 <__sflush_r+0xf2>
 801112c:	2200      	movs	r2, #0
 801112e:	6062      	str	r2, [r4, #4]
 8011130:	04d9      	lsls	r1, r3, #19
 8011132:	6922      	ldr	r2, [r4, #16]
 8011134:	6022      	str	r2, [r4, #0]
 8011136:	d504      	bpl.n	8011142 <__sflush_r+0x7e>
 8011138:	1c42      	adds	r2, r0, #1
 801113a:	d101      	bne.n	8011140 <__sflush_r+0x7c>
 801113c:	682b      	ldr	r3, [r5, #0]
 801113e:	b903      	cbnz	r3, 8011142 <__sflush_r+0x7e>
 8011140:	6560      	str	r0, [r4, #84]	; 0x54
 8011142:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011144:	602f      	str	r7, [r5, #0]
 8011146:	2900      	cmp	r1, #0
 8011148:	d0c9      	beq.n	80110de <__sflush_r+0x1a>
 801114a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801114e:	4299      	cmp	r1, r3
 8011150:	d002      	beq.n	8011158 <__sflush_r+0x94>
 8011152:	4628      	mov	r0, r5
 8011154:	f000 f8de 	bl	8011314 <_free_r>
 8011158:	2000      	movs	r0, #0
 801115a:	6360      	str	r0, [r4, #52]	; 0x34
 801115c:	e7c0      	b.n	80110e0 <__sflush_r+0x1c>
 801115e:	2301      	movs	r3, #1
 8011160:	4628      	mov	r0, r5
 8011162:	47b0      	blx	r6
 8011164:	1c41      	adds	r1, r0, #1
 8011166:	d1c8      	bne.n	80110fa <__sflush_r+0x36>
 8011168:	682b      	ldr	r3, [r5, #0]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d0c5      	beq.n	80110fa <__sflush_r+0x36>
 801116e:	2b1d      	cmp	r3, #29
 8011170:	d001      	beq.n	8011176 <__sflush_r+0xb2>
 8011172:	2b16      	cmp	r3, #22
 8011174:	d101      	bne.n	801117a <__sflush_r+0xb6>
 8011176:	602f      	str	r7, [r5, #0]
 8011178:	e7b1      	b.n	80110de <__sflush_r+0x1a>
 801117a:	89a3      	ldrh	r3, [r4, #12]
 801117c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011180:	81a3      	strh	r3, [r4, #12]
 8011182:	e7ad      	b.n	80110e0 <__sflush_r+0x1c>
 8011184:	690f      	ldr	r7, [r1, #16]
 8011186:	2f00      	cmp	r7, #0
 8011188:	d0a9      	beq.n	80110de <__sflush_r+0x1a>
 801118a:	0793      	lsls	r3, r2, #30
 801118c:	680e      	ldr	r6, [r1, #0]
 801118e:	bf08      	it	eq
 8011190:	694b      	ldreq	r3, [r1, #20]
 8011192:	600f      	str	r7, [r1, #0]
 8011194:	bf18      	it	ne
 8011196:	2300      	movne	r3, #0
 8011198:	eba6 0807 	sub.w	r8, r6, r7
 801119c:	608b      	str	r3, [r1, #8]
 801119e:	f1b8 0f00 	cmp.w	r8, #0
 80111a2:	dd9c      	ble.n	80110de <__sflush_r+0x1a>
 80111a4:	4643      	mov	r3, r8
 80111a6:	463a      	mov	r2, r7
 80111a8:	6a21      	ldr	r1, [r4, #32]
 80111aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80111ac:	4628      	mov	r0, r5
 80111ae:	47b0      	blx	r6
 80111b0:	2800      	cmp	r0, #0
 80111b2:	dc06      	bgt.n	80111c2 <__sflush_r+0xfe>
 80111b4:	89a3      	ldrh	r3, [r4, #12]
 80111b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111ba:	81a3      	strh	r3, [r4, #12]
 80111bc:	f04f 30ff 	mov.w	r0, #4294967295
 80111c0:	e78e      	b.n	80110e0 <__sflush_r+0x1c>
 80111c2:	4407      	add	r7, r0
 80111c4:	eba8 0800 	sub.w	r8, r8, r0
 80111c8:	e7e9      	b.n	801119e <__sflush_r+0xda>
 80111ca:	bf00      	nop
 80111cc:	20400001 	.word	0x20400001

080111d0 <_fflush_r>:
 80111d0:	b538      	push	{r3, r4, r5, lr}
 80111d2:	690b      	ldr	r3, [r1, #16]
 80111d4:	4605      	mov	r5, r0
 80111d6:	460c      	mov	r4, r1
 80111d8:	b1db      	cbz	r3, 8011212 <_fflush_r+0x42>
 80111da:	b118      	cbz	r0, 80111e4 <_fflush_r+0x14>
 80111dc:	6983      	ldr	r3, [r0, #24]
 80111de:	b90b      	cbnz	r3, 80111e4 <_fflush_r+0x14>
 80111e0:	f7ff fa8e 	bl	8010700 <__sinit>
 80111e4:	4b0c      	ldr	r3, [pc, #48]	; (8011218 <_fflush_r+0x48>)
 80111e6:	429c      	cmp	r4, r3
 80111e8:	d109      	bne.n	80111fe <_fflush_r+0x2e>
 80111ea:	686c      	ldr	r4, [r5, #4]
 80111ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111f0:	b17b      	cbz	r3, 8011212 <_fflush_r+0x42>
 80111f2:	4621      	mov	r1, r4
 80111f4:	4628      	mov	r0, r5
 80111f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111fa:	f7ff bf63 	b.w	80110c4 <__sflush_r>
 80111fe:	4b07      	ldr	r3, [pc, #28]	; (801121c <_fflush_r+0x4c>)
 8011200:	429c      	cmp	r4, r3
 8011202:	d101      	bne.n	8011208 <_fflush_r+0x38>
 8011204:	68ac      	ldr	r4, [r5, #8]
 8011206:	e7f1      	b.n	80111ec <_fflush_r+0x1c>
 8011208:	4b05      	ldr	r3, [pc, #20]	; (8011220 <_fflush_r+0x50>)
 801120a:	429c      	cmp	r4, r3
 801120c:	bf08      	it	eq
 801120e:	68ec      	ldreq	r4, [r5, #12]
 8011210:	e7ec      	b.n	80111ec <_fflush_r+0x1c>
 8011212:	2000      	movs	r0, #0
 8011214:	bd38      	pop	{r3, r4, r5, pc}
 8011216:	bf00      	nop
 8011218:	08013390 	.word	0x08013390
 801121c:	080133b0 	.word	0x080133b0
 8011220:	08013370 	.word	0x08013370

08011224 <_lseek_r>:
 8011224:	b538      	push	{r3, r4, r5, lr}
 8011226:	4c07      	ldr	r4, [pc, #28]	; (8011244 <_lseek_r+0x20>)
 8011228:	4605      	mov	r5, r0
 801122a:	4608      	mov	r0, r1
 801122c:	4611      	mov	r1, r2
 801122e:	2200      	movs	r2, #0
 8011230:	6022      	str	r2, [r4, #0]
 8011232:	461a      	mov	r2, r3
 8011234:	f7ff f8ee 	bl	8010414 <_lseek>
 8011238:	1c43      	adds	r3, r0, #1
 801123a:	d102      	bne.n	8011242 <_lseek_r+0x1e>
 801123c:	6823      	ldr	r3, [r4, #0]
 801123e:	b103      	cbz	r3, 8011242 <_lseek_r+0x1e>
 8011240:	602b      	str	r3, [r5, #0]
 8011242:	bd38      	pop	{r3, r4, r5, pc}
 8011244:	2400acf0 	.word	0x2400acf0

08011248 <__swhatbuf_r>:
 8011248:	b570      	push	{r4, r5, r6, lr}
 801124a:	460e      	mov	r6, r1
 801124c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011250:	2900      	cmp	r1, #0
 8011252:	b096      	sub	sp, #88	; 0x58
 8011254:	4614      	mov	r4, r2
 8011256:	461d      	mov	r5, r3
 8011258:	da07      	bge.n	801126a <__swhatbuf_r+0x22>
 801125a:	2300      	movs	r3, #0
 801125c:	602b      	str	r3, [r5, #0]
 801125e:	89b3      	ldrh	r3, [r6, #12]
 8011260:	061a      	lsls	r2, r3, #24
 8011262:	d410      	bmi.n	8011286 <__swhatbuf_r+0x3e>
 8011264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011268:	e00e      	b.n	8011288 <__swhatbuf_r+0x40>
 801126a:	466a      	mov	r2, sp
 801126c:	f000 f8b2 	bl	80113d4 <_fstat_r>
 8011270:	2800      	cmp	r0, #0
 8011272:	dbf2      	blt.n	801125a <__swhatbuf_r+0x12>
 8011274:	9a01      	ldr	r2, [sp, #4]
 8011276:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801127a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801127e:	425a      	negs	r2, r3
 8011280:	415a      	adcs	r2, r3
 8011282:	602a      	str	r2, [r5, #0]
 8011284:	e7ee      	b.n	8011264 <__swhatbuf_r+0x1c>
 8011286:	2340      	movs	r3, #64	; 0x40
 8011288:	2000      	movs	r0, #0
 801128a:	6023      	str	r3, [r4, #0]
 801128c:	b016      	add	sp, #88	; 0x58
 801128e:	bd70      	pop	{r4, r5, r6, pc}

08011290 <__smakebuf_r>:
 8011290:	898b      	ldrh	r3, [r1, #12]
 8011292:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011294:	079d      	lsls	r5, r3, #30
 8011296:	4606      	mov	r6, r0
 8011298:	460c      	mov	r4, r1
 801129a:	d507      	bpl.n	80112ac <__smakebuf_r+0x1c>
 801129c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80112a0:	6023      	str	r3, [r4, #0]
 80112a2:	6123      	str	r3, [r4, #16]
 80112a4:	2301      	movs	r3, #1
 80112a6:	6163      	str	r3, [r4, #20]
 80112a8:	b002      	add	sp, #8
 80112aa:	bd70      	pop	{r4, r5, r6, pc}
 80112ac:	ab01      	add	r3, sp, #4
 80112ae:	466a      	mov	r2, sp
 80112b0:	f7ff ffca 	bl	8011248 <__swhatbuf_r>
 80112b4:	9900      	ldr	r1, [sp, #0]
 80112b6:	4605      	mov	r5, r0
 80112b8:	4630      	mov	r0, r6
 80112ba:	f7ff faab 	bl	8010814 <_malloc_r>
 80112be:	b948      	cbnz	r0, 80112d4 <__smakebuf_r+0x44>
 80112c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112c4:	059a      	lsls	r2, r3, #22
 80112c6:	d4ef      	bmi.n	80112a8 <__smakebuf_r+0x18>
 80112c8:	f023 0303 	bic.w	r3, r3, #3
 80112cc:	f043 0302 	orr.w	r3, r3, #2
 80112d0:	81a3      	strh	r3, [r4, #12]
 80112d2:	e7e3      	b.n	801129c <__smakebuf_r+0xc>
 80112d4:	4b0d      	ldr	r3, [pc, #52]	; (801130c <__smakebuf_r+0x7c>)
 80112d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80112d8:	89a3      	ldrh	r3, [r4, #12]
 80112da:	6020      	str	r0, [r4, #0]
 80112dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112e0:	81a3      	strh	r3, [r4, #12]
 80112e2:	9b00      	ldr	r3, [sp, #0]
 80112e4:	6163      	str	r3, [r4, #20]
 80112e6:	9b01      	ldr	r3, [sp, #4]
 80112e8:	6120      	str	r0, [r4, #16]
 80112ea:	b15b      	cbz	r3, 8011304 <__smakebuf_r+0x74>
 80112ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80112f0:	4630      	mov	r0, r6
 80112f2:	f000 f881 	bl	80113f8 <_isatty_r>
 80112f6:	b128      	cbz	r0, 8011304 <__smakebuf_r+0x74>
 80112f8:	89a3      	ldrh	r3, [r4, #12]
 80112fa:	f023 0303 	bic.w	r3, r3, #3
 80112fe:	f043 0301 	orr.w	r3, r3, #1
 8011302:	81a3      	strh	r3, [r4, #12]
 8011304:	89a3      	ldrh	r3, [r4, #12]
 8011306:	431d      	orrs	r5, r3
 8011308:	81a5      	strh	r5, [r4, #12]
 801130a:	e7cd      	b.n	80112a8 <__smakebuf_r+0x18>
 801130c:	080106c9 	.word	0x080106c9

08011310 <__malloc_lock>:
 8011310:	4770      	bx	lr

08011312 <__malloc_unlock>:
 8011312:	4770      	bx	lr

08011314 <_free_r>:
 8011314:	b538      	push	{r3, r4, r5, lr}
 8011316:	4605      	mov	r5, r0
 8011318:	2900      	cmp	r1, #0
 801131a:	d045      	beq.n	80113a8 <_free_r+0x94>
 801131c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011320:	1f0c      	subs	r4, r1, #4
 8011322:	2b00      	cmp	r3, #0
 8011324:	bfb8      	it	lt
 8011326:	18e4      	addlt	r4, r4, r3
 8011328:	f7ff fff2 	bl	8011310 <__malloc_lock>
 801132c:	4a1f      	ldr	r2, [pc, #124]	; (80113ac <_free_r+0x98>)
 801132e:	6813      	ldr	r3, [r2, #0]
 8011330:	4610      	mov	r0, r2
 8011332:	b933      	cbnz	r3, 8011342 <_free_r+0x2e>
 8011334:	6063      	str	r3, [r4, #4]
 8011336:	6014      	str	r4, [r2, #0]
 8011338:	4628      	mov	r0, r5
 801133a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801133e:	f7ff bfe8 	b.w	8011312 <__malloc_unlock>
 8011342:	42a3      	cmp	r3, r4
 8011344:	d90c      	bls.n	8011360 <_free_r+0x4c>
 8011346:	6821      	ldr	r1, [r4, #0]
 8011348:	1862      	adds	r2, r4, r1
 801134a:	4293      	cmp	r3, r2
 801134c:	bf04      	itt	eq
 801134e:	681a      	ldreq	r2, [r3, #0]
 8011350:	685b      	ldreq	r3, [r3, #4]
 8011352:	6063      	str	r3, [r4, #4]
 8011354:	bf04      	itt	eq
 8011356:	1852      	addeq	r2, r2, r1
 8011358:	6022      	streq	r2, [r4, #0]
 801135a:	6004      	str	r4, [r0, #0]
 801135c:	e7ec      	b.n	8011338 <_free_r+0x24>
 801135e:	4613      	mov	r3, r2
 8011360:	685a      	ldr	r2, [r3, #4]
 8011362:	b10a      	cbz	r2, 8011368 <_free_r+0x54>
 8011364:	42a2      	cmp	r2, r4
 8011366:	d9fa      	bls.n	801135e <_free_r+0x4a>
 8011368:	6819      	ldr	r1, [r3, #0]
 801136a:	1858      	adds	r0, r3, r1
 801136c:	42a0      	cmp	r0, r4
 801136e:	d10b      	bne.n	8011388 <_free_r+0x74>
 8011370:	6820      	ldr	r0, [r4, #0]
 8011372:	4401      	add	r1, r0
 8011374:	1858      	adds	r0, r3, r1
 8011376:	4282      	cmp	r2, r0
 8011378:	6019      	str	r1, [r3, #0]
 801137a:	d1dd      	bne.n	8011338 <_free_r+0x24>
 801137c:	6810      	ldr	r0, [r2, #0]
 801137e:	6852      	ldr	r2, [r2, #4]
 8011380:	605a      	str	r2, [r3, #4]
 8011382:	4401      	add	r1, r0
 8011384:	6019      	str	r1, [r3, #0]
 8011386:	e7d7      	b.n	8011338 <_free_r+0x24>
 8011388:	d902      	bls.n	8011390 <_free_r+0x7c>
 801138a:	230c      	movs	r3, #12
 801138c:	602b      	str	r3, [r5, #0]
 801138e:	e7d3      	b.n	8011338 <_free_r+0x24>
 8011390:	6820      	ldr	r0, [r4, #0]
 8011392:	1821      	adds	r1, r4, r0
 8011394:	428a      	cmp	r2, r1
 8011396:	bf04      	itt	eq
 8011398:	6811      	ldreq	r1, [r2, #0]
 801139a:	6852      	ldreq	r2, [r2, #4]
 801139c:	6062      	str	r2, [r4, #4]
 801139e:	bf04      	itt	eq
 80113a0:	1809      	addeq	r1, r1, r0
 80113a2:	6021      	streq	r1, [r4, #0]
 80113a4:	605c      	str	r4, [r3, #4]
 80113a6:	e7c7      	b.n	8011338 <_free_r+0x24>
 80113a8:	bd38      	pop	{r3, r4, r5, pc}
 80113aa:	bf00      	nop
 80113ac:	24004188 	.word	0x24004188

080113b0 <_read_r>:
 80113b0:	b538      	push	{r3, r4, r5, lr}
 80113b2:	4c07      	ldr	r4, [pc, #28]	; (80113d0 <_read_r+0x20>)
 80113b4:	4605      	mov	r5, r0
 80113b6:	4608      	mov	r0, r1
 80113b8:	4611      	mov	r1, r2
 80113ba:	2200      	movs	r2, #0
 80113bc:	6022      	str	r2, [r4, #0]
 80113be:	461a      	mov	r2, r3
 80113c0:	f7fe ffc8 	bl	8010354 <_read>
 80113c4:	1c43      	adds	r3, r0, #1
 80113c6:	d102      	bne.n	80113ce <_read_r+0x1e>
 80113c8:	6823      	ldr	r3, [r4, #0]
 80113ca:	b103      	cbz	r3, 80113ce <_read_r+0x1e>
 80113cc:	602b      	str	r3, [r5, #0]
 80113ce:	bd38      	pop	{r3, r4, r5, pc}
 80113d0:	2400acf0 	.word	0x2400acf0

080113d4 <_fstat_r>:
 80113d4:	b538      	push	{r3, r4, r5, lr}
 80113d6:	4c07      	ldr	r4, [pc, #28]	; (80113f4 <_fstat_r+0x20>)
 80113d8:	2300      	movs	r3, #0
 80113da:	4605      	mov	r5, r0
 80113dc:	4608      	mov	r0, r1
 80113de:	4611      	mov	r1, r2
 80113e0:	6023      	str	r3, [r4, #0]
 80113e2:	f7fe fffc 	bl	80103de <_fstat>
 80113e6:	1c43      	adds	r3, r0, #1
 80113e8:	d102      	bne.n	80113f0 <_fstat_r+0x1c>
 80113ea:	6823      	ldr	r3, [r4, #0]
 80113ec:	b103      	cbz	r3, 80113f0 <_fstat_r+0x1c>
 80113ee:	602b      	str	r3, [r5, #0]
 80113f0:	bd38      	pop	{r3, r4, r5, pc}
 80113f2:	bf00      	nop
 80113f4:	2400acf0 	.word	0x2400acf0

080113f8 <_isatty_r>:
 80113f8:	b538      	push	{r3, r4, r5, lr}
 80113fa:	4c06      	ldr	r4, [pc, #24]	; (8011414 <_isatty_r+0x1c>)
 80113fc:	2300      	movs	r3, #0
 80113fe:	4605      	mov	r5, r0
 8011400:	4608      	mov	r0, r1
 8011402:	6023      	str	r3, [r4, #0]
 8011404:	f7fe fffb 	bl	80103fe <_isatty>
 8011408:	1c43      	adds	r3, r0, #1
 801140a:	d102      	bne.n	8011412 <_isatty_r+0x1a>
 801140c:	6823      	ldr	r3, [r4, #0]
 801140e:	b103      	cbz	r3, 8011412 <_isatty_r+0x1a>
 8011410:	602b      	str	r3, [r5, #0]
 8011412:	bd38      	pop	{r3, r4, r5, pc}
 8011414:	2400acf0 	.word	0x2400acf0

08011418 <_init>:
 8011418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801141a:	bf00      	nop
 801141c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801141e:	bc08      	pop	{r3}
 8011420:	469e      	mov	lr, r3
 8011422:	4770      	bx	lr

08011424 <_fini>:
 8011424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011426:	bf00      	nop
 8011428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801142a:	bc08      	pop	{r3}
 801142c:	469e      	mov	lr, r3
 801142e:	4770      	bx	lr
