// Seed: 1577035434
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_10, id_11,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    output uwire id_8
);
  id_12(
      .id_0(1 && id_1), .id_1(id_6)
  );
  assign module_1.type_4 = 0;
  wire id_13;
endmodule
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input supply1 module_1,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5
);
  assign id_1 = id_3;
  nor primCall (id_4, id_0, id_5, id_3);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_0,
      id_5,
      id_4
  );
  wire id_7;
endmodule
