$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 25 # instr [31:7] $end
  $var wire 2 $ immsrc [1:0] $end
  $var wire 32 % immext [31:0] $end
 $upscope $end
 $scope module extend $end
  $var wire 32 ) OUTWIDTH [31:0] $end
  $var wire 25 & instr [31:7] $end
  $var wire 2 ' immsrc [1:0] $end
  $var wire 32 ( immext [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b1111111000000000000000000 #
b00 $
b11111111111111111111111111100000 %
b1111111000000000000000000 &
b00 '
b11111111111111111111111111100000 (
b00000000000000000000000000100000 )
#50000
