// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer4_out_dout;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [255:0] layer5_out_din;
input  [8:0] layer5_out_num_data_valid;
input  [8:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_2602;
reg   [0:0] icmp_ln191_reg_2602_pp0_iter1_reg;
reg   [0:0] and_ln191_3_reg_2624;
reg    ap_predicate_op381_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_288_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
reg   [31:0] sX_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer5_out_blk_n;
reg   [0:0] icmp_ln241_reg_2598;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_304_p2;
wire   [0:0] icmp_ln191_8_fu_318_p2;
reg   [0:0] icmp_ln191_8_reg_2606;
wire   [0:0] icmp_ln191_9_fu_324_p2;
reg   [0:0] icmp_ln191_9_reg_2611;
wire   [0:0] icmp_ln212_fu_336_p2;
reg   [0:0] icmp_ln212_reg_2616;
wire   [0:0] icmp_ln216_fu_390_p2;
reg   [0:0] icmp_ln216_reg_2620;
wire   [0:0] and_ln191_3_fu_1061_p2;
wire   [9:0] pool_window_V_fu_1067_p3;
reg   [9:0] pool_window_V_reg_2628;
wire   [9:0] pool_window_V_159_fu_1075_p3;
reg   [9:0] pool_window_V_159_reg_2633;
wire   [0:0] icmp_ln1651_fu_1099_p2;
reg   [0:0] icmp_ln1651_reg_2638;
wire   [9:0] select_ln65_127_fu_1117_p3;
reg   [9:0] select_ln65_127_reg_2643;
wire   [9:0] pool_window_V_162_fu_1125_p3;
reg   [9:0] pool_window_V_162_reg_2649;
wire   [9:0] pool_window_V_163_fu_1133_p3;
reg   [9:0] pool_window_V_163_reg_2654;
wire   [0:0] icmp_ln1651_129_fu_1157_p2;
reg   [0:0] icmp_ln1651_129_reg_2659;
wire   [9:0] select_ln65_130_fu_1175_p3;
reg   [9:0] select_ln65_130_reg_2664;
wire   [9:0] pool_window_V_166_fu_1183_p3;
reg   [9:0] pool_window_V_166_reg_2670;
wire   [9:0] pool_window_V_167_fu_1191_p3;
reg   [9:0] pool_window_V_167_reg_2675;
wire   [0:0] icmp_ln1651_132_fu_1215_p2;
reg   [0:0] icmp_ln1651_132_reg_2680;
wire   [9:0] select_ln65_133_fu_1233_p3;
reg   [9:0] select_ln65_133_reg_2685;
wire   [9:0] pool_window_V_170_fu_1241_p3;
reg   [9:0] pool_window_V_170_reg_2691;
wire   [9:0] pool_window_V_171_fu_1249_p3;
reg   [9:0] pool_window_V_171_reg_2696;
wire   [0:0] icmp_ln1651_135_fu_1273_p2;
reg   [0:0] icmp_ln1651_135_reg_2701;
wire   [9:0] select_ln65_136_fu_1291_p3;
reg   [9:0] select_ln65_136_reg_2706;
wire   [9:0] pool_window_V_174_fu_1299_p3;
reg   [9:0] pool_window_V_174_reg_2712;
wire   [9:0] pool_window_V_175_fu_1307_p3;
reg   [9:0] pool_window_V_175_reg_2717;
wire   [0:0] icmp_ln1651_138_fu_1331_p2;
reg   [0:0] icmp_ln1651_138_reg_2722;
wire   [9:0] select_ln65_139_fu_1349_p3;
reg   [9:0] select_ln65_139_reg_2727;
wire   [9:0] pool_window_V_178_fu_1357_p3;
reg   [9:0] pool_window_V_178_reg_2733;
wire   [9:0] pool_window_V_179_fu_1365_p3;
reg   [9:0] pool_window_V_179_reg_2738;
wire   [0:0] icmp_ln1651_141_fu_1389_p2;
reg   [0:0] icmp_ln1651_141_reg_2743;
wire   [9:0] select_ln65_142_fu_1407_p3;
reg   [9:0] select_ln65_142_reg_2748;
wire   [9:0] pool_window_V_182_fu_1415_p3;
reg   [9:0] pool_window_V_182_reg_2754;
wire   [9:0] pool_window_V_183_fu_1423_p3;
reg   [9:0] pool_window_V_183_reg_2759;
wire   [0:0] icmp_ln1651_144_fu_1447_p2;
reg   [0:0] icmp_ln1651_144_reg_2764;
wire   [9:0] select_ln65_145_fu_1465_p3;
reg   [9:0] select_ln65_145_reg_2769;
wire   [9:0] pool_window_V_186_fu_1473_p3;
reg   [9:0] pool_window_V_186_reg_2775;
wire   [9:0] pool_window_V_187_fu_1481_p3;
reg   [9:0] pool_window_V_187_reg_2780;
wire   [0:0] icmp_ln1651_147_fu_1505_p2;
reg   [0:0] icmp_ln1651_147_reg_2785;
wire   [9:0] select_ln65_148_fu_1523_p3;
reg   [9:0] select_ln65_148_reg_2790;
wire   [9:0] pool_window_V_190_fu_1531_p3;
reg   [9:0] pool_window_V_190_reg_2796;
wire   [9:0] pool_window_V_191_fu_1539_p3;
reg   [9:0] pool_window_V_191_reg_2801;
wire   [0:0] icmp_ln1651_150_fu_1563_p2;
reg   [0:0] icmp_ln1651_150_reg_2806;
wire   [9:0] select_ln65_151_fu_1581_p3;
reg   [9:0] select_ln65_151_reg_2811;
wire   [9:0] pool_window_V_194_fu_1589_p3;
reg   [9:0] pool_window_V_194_reg_2817;
wire   [9:0] pool_window_V_195_fu_1597_p3;
reg   [9:0] pool_window_V_195_reg_2822;
wire   [0:0] icmp_ln1651_153_fu_1621_p2;
reg   [0:0] icmp_ln1651_153_reg_2827;
wire   [9:0] select_ln65_154_fu_1639_p3;
reg   [9:0] select_ln65_154_reg_2832;
wire   [9:0] pool_window_V_198_fu_1647_p3;
reg   [9:0] pool_window_V_198_reg_2838;
wire   [9:0] pool_window_V_199_fu_1655_p3;
reg   [9:0] pool_window_V_199_reg_2843;
wire   [0:0] icmp_ln1651_156_fu_1679_p2;
reg   [0:0] icmp_ln1651_156_reg_2848;
wire   [9:0] select_ln65_157_fu_1697_p3;
reg   [9:0] select_ln65_157_reg_2853;
wire   [9:0] pool_window_V_202_fu_1705_p3;
reg   [9:0] pool_window_V_202_reg_2859;
wire   [9:0] pool_window_V_203_fu_1713_p3;
reg   [9:0] pool_window_V_203_reg_2864;
wire   [0:0] icmp_ln1651_159_fu_1737_p2;
reg   [0:0] icmp_ln1651_159_reg_2869;
wire   [9:0] select_ln65_160_fu_1755_p3;
reg   [9:0] select_ln65_160_reg_2874;
wire   [9:0] pool_window_V_206_fu_1763_p3;
reg   [9:0] pool_window_V_206_reg_2880;
wire   [9:0] pool_window_V_207_fu_1771_p3;
reg   [9:0] pool_window_V_207_reg_2885;
wire   [0:0] icmp_ln1651_162_fu_1795_p2;
reg   [0:0] icmp_ln1651_162_reg_2890;
wire   [9:0] select_ln65_163_fu_1813_p3;
reg   [9:0] select_ln65_163_reg_2895;
wire   [9:0] pool_window_V_210_fu_1821_p3;
reg   [9:0] pool_window_V_210_reg_2901;
wire   [9:0] pool_window_V_211_fu_1829_p3;
reg   [9:0] pool_window_V_211_reg_2906;
wire   [0:0] icmp_ln1651_165_fu_1853_p2;
reg   [0:0] icmp_ln1651_165_reg_2911;
wire   [9:0] select_ln65_166_fu_1871_p3;
reg   [9:0] select_ln65_166_reg_2916;
wire   [9:0] pool_window_V_214_fu_1879_p3;
reg   [9:0] pool_window_V_214_reg_2922;
wire   [9:0] pool_window_V_215_fu_1887_p3;
reg   [9:0] pool_window_V_215_reg_2927;
wire   [0:0] icmp_ln1651_168_fu_1911_p2;
reg   [0:0] icmp_ln1651_168_reg_2932;
wire   [9:0] select_ln65_169_fu_1929_p3;
reg   [9:0] select_ln65_169_reg_2937;
wire   [9:0] pool_window_V_218_fu_1937_p3;
reg   [9:0] pool_window_V_218_reg_2943;
wire   [9:0] pool_window_V_219_fu_1945_p3;
reg   [9:0] pool_window_V_219_reg_2948;
wire   [0:0] icmp_ln1651_171_fu_1969_p2;
reg   [0:0] icmp_ln1651_171_reg_2953;
wire   [9:0] select_ln65_172_fu_1987_p3;
reg   [9:0] select_ln65_172_reg_2958;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_273_p4;
wire   [31:0] add_ln222_fu_2013_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
wire   [31:0] add_ln216_fu_384_p2;
wire   [31:0] add_ln212_fu_330_p2;
wire   [31:0] add_ln227_fu_356_p2;
wire   [5:0] trunc_ln247_fu_413_p1;
wire   [5:0] trunc_ln247_38_fu_437_p4;
wire   [5:0] trunc_ln247_39_fu_447_p4;
wire   [5:0] trunc_ln247_40_fu_457_p4;
wire   [5:0] trunc_ln247_41_fu_467_p4;
wire   [5:0] trunc_ln247_42_fu_477_p4;
wire   [5:0] trunc_ln247_43_fu_487_p4;
wire   [5:0] trunc_ln247_44_fu_497_p4;
wire   [5:0] trunc_ln247_45_fu_507_p4;
wire   [5:0] trunc_ln247_46_fu_517_p4;
wire   [5:0] trunc_ln247_47_fu_527_p4;
wire   [5:0] trunc_ln247_48_fu_537_p4;
wire   [5:0] trunc_ln247_49_fu_547_p4;
wire   [5:0] trunc_ln247_50_fu_557_p4;
wire   [5:0] trunc_ln247_s_fu_417_p4;
wire   [5:0] trunc_ln247_37_fu_427_p4;
reg   [9:0] indvar_flatten_fu_252;
wire   [9:0] add_ln241_fu_294_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_348_p3;
wire   [0:0] and_ln191_fu_1057_p2;
wire   [0:0] icmp_ln191_7_fu_1051_p2;
wire   [9:0] pool_window_V_160_fu_1083_p3;
wire   [9:0] pool_window_V_161_fu_1091_p3;
wire   [0:0] icmp_ln1651_127_fu_1105_p2;
wire   [0:0] xor_ln1651_127_fu_1111_p2;
wire   [9:0] pool_window_V_164_fu_1141_p3;
wire   [9:0] pool_window_V_165_fu_1149_p3;
wire   [0:0] icmp_ln1651_130_fu_1163_p2;
wire   [0:0] xor_ln1651_130_fu_1169_p2;
wire   [9:0] pool_window_V_168_fu_1199_p3;
wire   [9:0] pool_window_V_169_fu_1207_p3;
wire   [0:0] icmp_ln1651_133_fu_1221_p2;
wire   [0:0] xor_ln1651_133_fu_1227_p2;
wire   [9:0] pool_window_V_172_fu_1257_p3;
wire   [9:0] pool_window_V_173_fu_1265_p3;
wire   [0:0] icmp_ln1651_136_fu_1279_p2;
wire   [0:0] xor_ln1651_136_fu_1285_p2;
wire   [9:0] pool_window_V_176_fu_1315_p3;
wire   [9:0] pool_window_V_177_fu_1323_p3;
wire   [0:0] icmp_ln1651_139_fu_1337_p2;
wire   [0:0] xor_ln1651_139_fu_1343_p2;
wire   [9:0] pool_window_V_180_fu_1373_p3;
wire   [9:0] pool_window_V_181_fu_1381_p3;
wire   [0:0] icmp_ln1651_142_fu_1395_p2;
wire   [0:0] xor_ln1651_142_fu_1401_p2;
wire   [9:0] pool_window_V_184_fu_1431_p3;
wire   [9:0] pool_window_V_185_fu_1439_p3;
wire   [0:0] icmp_ln1651_145_fu_1453_p2;
wire   [0:0] xor_ln1651_145_fu_1459_p2;
wire   [9:0] pool_window_V_188_fu_1489_p3;
wire   [9:0] pool_window_V_189_fu_1497_p3;
wire   [0:0] icmp_ln1651_148_fu_1511_p2;
wire   [0:0] xor_ln1651_148_fu_1517_p2;
wire   [9:0] pool_window_V_192_fu_1547_p3;
wire   [9:0] pool_window_V_193_fu_1555_p3;
wire   [0:0] icmp_ln1651_151_fu_1569_p2;
wire   [0:0] xor_ln1651_151_fu_1575_p2;
wire   [9:0] pool_window_V_196_fu_1605_p3;
wire   [9:0] pool_window_V_197_fu_1613_p3;
wire   [0:0] icmp_ln1651_154_fu_1627_p2;
wire   [0:0] xor_ln1651_154_fu_1633_p2;
wire   [9:0] pool_window_V_200_fu_1663_p3;
wire   [9:0] pool_window_V_201_fu_1671_p3;
wire   [0:0] icmp_ln1651_157_fu_1685_p2;
wire   [0:0] xor_ln1651_157_fu_1691_p2;
wire   [9:0] pool_window_V_204_fu_1721_p3;
wire   [9:0] pool_window_V_205_fu_1729_p3;
wire   [0:0] icmp_ln1651_160_fu_1743_p2;
wire   [0:0] xor_ln1651_160_fu_1749_p2;
wire   [9:0] pool_window_V_208_fu_1779_p3;
wire   [9:0] pool_window_V_209_fu_1787_p3;
wire   [0:0] icmp_ln1651_163_fu_1801_p2;
wire   [0:0] xor_ln1651_163_fu_1807_p2;
wire   [9:0] pool_window_V_212_fu_1837_p3;
wire   [9:0] pool_window_V_213_fu_1845_p3;
wire   [0:0] icmp_ln1651_166_fu_1859_p2;
wire   [0:0] xor_ln1651_166_fu_1865_p2;
wire   [9:0] pool_window_V_216_fu_1895_p3;
wire   [9:0] pool_window_V_217_fu_1903_p3;
wire   [0:0] icmp_ln1651_169_fu_1917_p2;
wire   [0:0] xor_ln1651_169_fu_1923_p2;
wire   [9:0] pool_window_V_220_fu_1953_p3;
wire   [9:0] pool_window_V_221_fu_1961_p3;
wire   [0:0] icmp_ln1651_172_fu_1975_p2;
wire   [0:0] xor_ln1651_172_fu_1981_p2;
wire   [0:0] icmp_ln222_fu_1999_p2;
wire   [31:0] select_ln222_fu_2005_p3;
wire   [0:0] xor_ln1651_fu_2026_p2;
wire   [9:0] select_ln65_fu_2031_p3;
wire   [0:0] icmp_ln1651_128_fu_2037_p2;
wire   [0:0] xor_ln1651_128_fu_2042_p2;
wire   [9:0] res_pack_data_fu_2048_p3;
wire   [0:0] xor_ln1651_129_fu_2059_p2;
wire   [9:0] select_ln65_129_fu_2064_p3;
wire   [0:0] icmp_ln1651_131_fu_2070_p2;
wire   [0:0] xor_ln1651_131_fu_2075_p2;
wire   [9:0] res_pack_data_7_fu_2081_p3;
wire   [0:0] xor_ln1651_132_fu_2092_p2;
wire   [9:0] select_ln65_132_fu_2097_p3;
wire   [0:0] icmp_ln1651_134_fu_2103_p2;
wire   [0:0] xor_ln1651_134_fu_2108_p2;
wire   [9:0] res_pack_data_8_fu_2114_p3;
wire   [0:0] xor_ln1651_135_fu_2125_p2;
wire   [9:0] select_ln65_135_fu_2130_p3;
wire   [0:0] icmp_ln1651_137_fu_2136_p2;
wire   [0:0] xor_ln1651_137_fu_2141_p2;
wire   [9:0] res_pack_data_9_fu_2147_p3;
wire   [0:0] xor_ln1651_138_fu_2158_p2;
wire   [9:0] select_ln65_138_fu_2163_p3;
wire   [0:0] icmp_ln1651_140_fu_2169_p2;
wire   [0:0] xor_ln1651_140_fu_2174_p2;
wire   [9:0] select_ln65_140_fu_2180_p3;
wire   [0:0] xor_ln1651_141_fu_2191_p2;
wire   [9:0] select_ln65_141_fu_2196_p3;
wire   [0:0] icmp_ln1651_143_fu_2202_p2;
wire   [0:0] xor_ln1651_143_fu_2207_p2;
wire   [9:0] select_ln65_143_fu_2213_p3;
wire   [0:0] xor_ln1651_144_fu_2224_p2;
wire   [9:0] select_ln65_144_fu_2229_p3;
wire   [0:0] icmp_ln1651_146_fu_2235_p2;
wire   [0:0] xor_ln1651_146_fu_2240_p2;
wire   [9:0] select_ln65_146_fu_2246_p3;
wire   [0:0] xor_ln1651_147_fu_2257_p2;
wire   [9:0] select_ln65_147_fu_2262_p3;
wire   [0:0] icmp_ln1651_149_fu_2268_p2;
wire   [0:0] xor_ln1651_149_fu_2273_p2;
wire   [9:0] select_ln65_149_fu_2279_p3;
wire   [0:0] xor_ln1651_150_fu_2290_p2;
wire   [9:0] select_ln65_150_fu_2295_p3;
wire   [0:0] icmp_ln1651_152_fu_2301_p2;
wire   [0:0] xor_ln1651_152_fu_2306_p2;
wire   [9:0] select_ln65_152_fu_2312_p3;
wire   [0:0] xor_ln1651_153_fu_2323_p2;
wire   [9:0] select_ln65_153_fu_2328_p3;
wire   [0:0] icmp_ln1651_155_fu_2334_p2;
wire   [0:0] xor_ln1651_155_fu_2339_p2;
wire   [9:0] select_ln65_155_fu_2345_p3;
wire   [0:0] xor_ln1651_156_fu_2356_p2;
wire   [9:0] select_ln65_156_fu_2361_p3;
wire   [0:0] icmp_ln1651_158_fu_2367_p2;
wire   [0:0] xor_ln1651_158_fu_2372_p2;
wire   [9:0] select_ln65_158_fu_2378_p3;
wire   [0:0] xor_ln1651_159_fu_2389_p2;
wire   [9:0] select_ln65_159_fu_2394_p3;
wire   [0:0] icmp_ln1651_161_fu_2400_p2;
wire   [0:0] xor_ln1651_161_fu_2405_p2;
wire   [9:0] select_ln65_161_fu_2411_p3;
wire   [0:0] xor_ln1651_162_fu_2422_p2;
wire   [9:0] select_ln65_162_fu_2427_p3;
wire   [0:0] icmp_ln1651_164_fu_2433_p2;
wire   [0:0] xor_ln1651_164_fu_2438_p2;
wire   [9:0] select_ln65_164_fu_2444_p3;
wire   [0:0] xor_ln1651_165_fu_2455_p2;
wire   [9:0] select_ln65_165_fu_2460_p3;
wire   [0:0] icmp_ln1651_167_fu_2466_p2;
wire   [0:0] xor_ln1651_167_fu_2471_p2;
wire   [9:0] select_ln65_167_fu_2477_p3;
wire   [0:0] xor_ln1651_168_fu_2488_p2;
wire   [9:0] select_ln65_168_fu_2493_p3;
wire   [0:0] icmp_ln1651_170_fu_2499_p2;
wire   [0:0] xor_ln1651_170_fu_2504_p2;
wire   [9:0] select_ln65_170_fu_2510_p3;
wire   [0:0] xor_ln1651_171_fu_2521_p2;
wire   [9:0] select_ln65_171_fu_2526_p3;
wire   [0:0] icmp_ln1651_173_fu_2532_p2;
wire   [0:0] xor_ln1651_173_fu_2537_p2;
wire   [9:0] select_ln65_173_fu_2543_p3;
wire   [15:0] zext_ln837_38_fu_2517_p1;
wire   [15:0] zext_ln837_37_fu_2484_p1;
wire   [15:0] zext_ln837_36_fu_2451_p1;
wire   [15:0] zext_ln837_35_fu_2418_p1;
wire   [15:0] zext_ln837_34_fu_2385_p1;
wire   [15:0] zext_ln837_33_fu_2352_p1;
wire   [15:0] zext_ln837_32_fu_2319_p1;
wire   [15:0] zext_ln837_31_fu_2286_p1;
wire   [15:0] zext_ln837_30_fu_2253_p1;
wire   [15:0] zext_ln837_29_fu_2220_p1;
wire   [15:0] zext_ln837_fu_2187_p1;
wire   [15:0] zext_ln184_9_fu_2154_p1;
wire   [15:0] zext_ln184_8_fu_2121_p1;
wire   [15:0] zext_ln184_7_fu_2088_p1;
wire   [15:0] zext_ln184_fu_2055_p1;
wire   [249:0] or_ln208_s_fu_2550_p17;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_456;
reg    ap_condition_454;
reg    ap_condition_593;
reg    ap_condition_480;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 sX_2 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0),
    .d0(trunc_ln247_fu_413_p1),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((1'b1 == ap_condition_456)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((icmp_ln241_fu_288_p2 == 1'd0)) begin
            indvar_flatten_fu_252 <= add_ln241_fu_294_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_252 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln212_fu_336_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln212_fu_336_p2 == 1'd0)) begin
            pX_2 <= add_ln212_fu_330_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_480)) begin
        if ((icmp_ln216_fu_390_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln216_fu_390_p2 == 1'd0)) begin
            pY_2 <= add_ln216_fu_384_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln212_fu_336_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln212_fu_336_p2 == 1'd0)) begin
            sX_2 <= add_ln227_fu_356_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_2602 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_3_reg_2624 <= and_ln191_3_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_2602_pp0_iter1_reg <= icmp_ln191_reg_2602;
        icmp_ln241_reg_2598 <= icmp_ln241_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_3_fu_1061_p2) & (icmp_ln191_reg_2602 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_129_reg_2659 <= icmp_ln1651_129_fu_1157_p2;
        icmp_ln1651_132_reg_2680 <= icmp_ln1651_132_fu_1215_p2;
        icmp_ln1651_135_reg_2701 <= icmp_ln1651_135_fu_1273_p2;
        icmp_ln1651_138_reg_2722 <= icmp_ln1651_138_fu_1331_p2;
        icmp_ln1651_141_reg_2743 <= icmp_ln1651_141_fu_1389_p2;
        icmp_ln1651_144_reg_2764 <= icmp_ln1651_144_fu_1447_p2;
        icmp_ln1651_147_reg_2785 <= icmp_ln1651_147_fu_1505_p2;
        icmp_ln1651_150_reg_2806 <= icmp_ln1651_150_fu_1563_p2;
        icmp_ln1651_153_reg_2827 <= icmp_ln1651_153_fu_1621_p2;
        icmp_ln1651_156_reg_2848 <= icmp_ln1651_156_fu_1679_p2;
        icmp_ln1651_159_reg_2869 <= icmp_ln1651_159_fu_1737_p2;
        icmp_ln1651_162_reg_2890 <= icmp_ln1651_162_fu_1795_p2;
        icmp_ln1651_165_reg_2911 <= icmp_ln1651_165_fu_1853_p2;
        icmp_ln1651_168_reg_2932 <= icmp_ln1651_168_fu_1911_p2;
        icmp_ln1651_171_reg_2953 <= icmp_ln1651_171_fu_1969_p2;
        icmp_ln1651_reg_2638 <= icmp_ln1651_fu_1099_p2;
        pool_window_V_159_reg_2633[9 : 4] <= pool_window_V_159_fu_1075_p3[9 : 4];
        pool_window_V_162_reg_2649[9 : 4] <= pool_window_V_162_fu_1125_p3[9 : 4];
        pool_window_V_163_reg_2654[9 : 4] <= pool_window_V_163_fu_1133_p3[9 : 4];
        pool_window_V_166_reg_2670[9 : 4] <= pool_window_V_166_fu_1183_p3[9 : 4];
        pool_window_V_167_reg_2675[9 : 4] <= pool_window_V_167_fu_1191_p3[9 : 4];
        pool_window_V_170_reg_2691[9 : 4] <= pool_window_V_170_fu_1241_p3[9 : 4];
        pool_window_V_171_reg_2696[9 : 4] <= pool_window_V_171_fu_1249_p3[9 : 4];
        pool_window_V_174_reg_2712[9 : 4] <= pool_window_V_174_fu_1299_p3[9 : 4];
        pool_window_V_175_reg_2717[9 : 4] <= pool_window_V_175_fu_1307_p3[9 : 4];
        pool_window_V_178_reg_2733[9 : 4] <= pool_window_V_178_fu_1357_p3[9 : 4];
        pool_window_V_179_reg_2738[9 : 4] <= pool_window_V_179_fu_1365_p3[9 : 4];
        pool_window_V_182_reg_2754[9 : 4] <= pool_window_V_182_fu_1415_p3[9 : 4];
        pool_window_V_183_reg_2759[9 : 4] <= pool_window_V_183_fu_1423_p3[9 : 4];
        pool_window_V_186_reg_2775[9 : 4] <= pool_window_V_186_fu_1473_p3[9 : 4];
        pool_window_V_187_reg_2780[9 : 4] <= pool_window_V_187_fu_1481_p3[9 : 4];
        pool_window_V_190_reg_2796[9 : 4] <= pool_window_V_190_fu_1531_p3[9 : 4];
        pool_window_V_191_reg_2801[9 : 4] <= pool_window_V_191_fu_1539_p3[9 : 4];
        pool_window_V_194_reg_2817[9 : 4] <= pool_window_V_194_fu_1589_p3[9 : 4];
        pool_window_V_195_reg_2822[9 : 4] <= pool_window_V_195_fu_1597_p3[9 : 4];
        pool_window_V_198_reg_2838[9 : 4] <= pool_window_V_198_fu_1647_p3[9 : 4];
        pool_window_V_199_reg_2843[9 : 4] <= pool_window_V_199_fu_1655_p3[9 : 4];
        pool_window_V_202_reg_2859[9 : 4] <= pool_window_V_202_fu_1705_p3[9 : 4];
        pool_window_V_203_reg_2864[9 : 4] <= pool_window_V_203_fu_1713_p3[9 : 4];
        pool_window_V_206_reg_2880[9 : 4] <= pool_window_V_206_fu_1763_p3[9 : 4];
        pool_window_V_207_reg_2885[9 : 4] <= pool_window_V_207_fu_1771_p3[9 : 4];
        pool_window_V_210_reg_2901[9 : 4] <= pool_window_V_210_fu_1821_p3[9 : 4];
        pool_window_V_211_reg_2906[9 : 4] <= pool_window_V_211_fu_1829_p3[9 : 4];
        pool_window_V_214_reg_2922[9 : 4] <= pool_window_V_214_fu_1879_p3[9 : 4];
        pool_window_V_215_reg_2927[9 : 4] <= pool_window_V_215_fu_1887_p3[9 : 4];
        pool_window_V_218_reg_2943[9 : 4] <= pool_window_V_218_fu_1937_p3[9 : 4];
        pool_window_V_219_reg_2948[9 : 4] <= pool_window_V_219_fu_1945_p3[9 : 4];
        pool_window_V_reg_2628[9 : 4] <= pool_window_V_fu_1067_p3[9 : 4];
        select_ln65_127_reg_2643[9 : 4] <= select_ln65_127_fu_1117_p3[9 : 4];
        select_ln65_130_reg_2664[9 : 4] <= select_ln65_130_fu_1175_p3[9 : 4];
        select_ln65_133_reg_2685[9 : 4] <= select_ln65_133_fu_1233_p3[9 : 4];
        select_ln65_136_reg_2706[9 : 4] <= select_ln65_136_fu_1291_p3[9 : 4];
        select_ln65_139_reg_2727[9 : 4] <= select_ln65_139_fu_1349_p3[9 : 4];
        select_ln65_142_reg_2748[9 : 4] <= select_ln65_142_fu_1407_p3[9 : 4];
        select_ln65_145_reg_2769[9 : 4] <= select_ln65_145_fu_1465_p3[9 : 4];
        select_ln65_148_reg_2790[9 : 4] <= select_ln65_148_fu_1523_p3[9 : 4];
        select_ln65_151_reg_2811[9 : 4] <= select_ln65_151_fu_1581_p3[9 : 4];
        select_ln65_154_reg_2832[9 : 4] <= select_ln65_154_fu_1639_p3[9 : 4];
        select_ln65_157_reg_2853[9 : 4] <= select_ln65_157_fu_1697_p3[9 : 4];
        select_ln65_160_reg_2874[9 : 4] <= select_ln65_160_fu_1755_p3[9 : 4];
        select_ln65_163_reg_2895[9 : 4] <= select_ln65_163_fu_1813_p3[9 : 4];
        select_ln65_166_reg_2916[9 : 4] <= select_ln65_166_fu_1871_p3[9 : 4];
        select_ln65_169_reg_2937[9 : 4] <= select_ln65_169_fu_1929_p3[9 : 4];
        select_ln65_172_reg_2958[9 : 4] <= select_ln65_172_fu_1987_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_8_reg_2606 <= icmp_ln191_8_fu_318_p2;
        icmp_ln191_9_reg_2611 <= icmp_ln191_9_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_2602 <= icmp_ln191_fu_304_p2;
        icmp_ln212_reg_2616 <= icmp_ln212_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_2620 <= icmp_ln216_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= {{layer4_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= {{layer4_out_dout[89:84]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= {{layer4_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= {{layer4_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= {{layer4_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= {{layer4_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= {{layer4_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= {{layer4_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= {{layer4_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= {{layer4_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= {{layer4_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= {{layer4_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= {{layer4_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= {{layer4_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= {{layer4_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln247_fu_413_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln212_reg_2616 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_2 <= ap_phi_mux_storemerge_i_phi_fu_273_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_288_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_2620 == 1'd0) & (icmp_ln212_reg_2616 == 1'd1) & (icmp_ln241_reg_2598 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_273_p4 = add_ln222_fu_2013_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_330_p2 = (pX_2 + 32'd1);

assign add_ln216_fu_384_p2 = (pY_2 + 32'd1);

assign add_ln222_fu_2013_p2 = (sY_2 + select_ln222_fu_2005_p3);

assign add_ln227_fu_356_p2 = (sX_2 + select_ln227_fu_348_p3);

assign add_ln241_fu_294_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign and_ln191_3_fu_1061_p2 = (icmp_ln191_7_fu_1051_p2 & and_ln191_fu_1057_p2);

assign and_ln191_fu_1057_p2 = (icmp_ln191_9_reg_2611 & icmp_ln191_8_reg_2606);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer4_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_454 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_456 = ((icmp_ln241_fu_288_p2 == 1'd0) & (icmp_ln216_fu_390_p2 == 1'd1) & (icmp_ln212_fu_336_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_336_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_593 = ((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_269 = 'bx;

always @ (*) begin
    ap_predicate_op381_write_state3 = ((1'd1 == and_ln191_3_reg_2624) & (icmp_ln191_reg_2602_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_127_fu_1105_p2 = ((pool_window_V_160_fu_1083_p3 < pool_window_V_161_fu_1091_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_128_fu_2037_p2 = ((select_ln65_fu_2031_p3 < select_ln65_127_reg_2643) ? 1'b1 : 1'b0);

assign icmp_ln1651_129_fu_1157_p2 = ((pool_window_V_162_fu_1125_p3 < pool_window_V_163_fu_1133_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_130_fu_1163_p2 = ((pool_window_V_164_fu_1141_p3 < pool_window_V_165_fu_1149_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_131_fu_2070_p2 = ((select_ln65_129_fu_2064_p3 < select_ln65_130_reg_2664) ? 1'b1 : 1'b0);

assign icmp_ln1651_132_fu_1215_p2 = ((pool_window_V_166_fu_1183_p3 < pool_window_V_167_fu_1191_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_133_fu_1221_p2 = ((pool_window_V_168_fu_1199_p3 < pool_window_V_169_fu_1207_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_134_fu_2103_p2 = ((select_ln65_132_fu_2097_p3 < select_ln65_133_reg_2685) ? 1'b1 : 1'b0);

assign icmp_ln1651_135_fu_1273_p2 = ((pool_window_V_170_fu_1241_p3 < pool_window_V_171_fu_1249_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_136_fu_1279_p2 = ((pool_window_V_172_fu_1257_p3 < pool_window_V_173_fu_1265_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_137_fu_2136_p2 = ((select_ln65_135_fu_2130_p3 < select_ln65_136_reg_2706) ? 1'b1 : 1'b0);

assign icmp_ln1651_138_fu_1331_p2 = ((pool_window_V_174_fu_1299_p3 < pool_window_V_175_fu_1307_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_139_fu_1337_p2 = ((pool_window_V_176_fu_1315_p3 < pool_window_V_177_fu_1323_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_140_fu_2169_p2 = ((select_ln65_138_fu_2163_p3 < select_ln65_139_reg_2727) ? 1'b1 : 1'b0);

assign icmp_ln1651_141_fu_1389_p2 = ((pool_window_V_178_fu_1357_p3 < pool_window_V_179_fu_1365_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_142_fu_1395_p2 = ((pool_window_V_180_fu_1373_p3 < pool_window_V_181_fu_1381_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_143_fu_2202_p2 = ((select_ln65_141_fu_2196_p3 < select_ln65_142_reg_2748) ? 1'b1 : 1'b0);

assign icmp_ln1651_144_fu_1447_p2 = ((pool_window_V_182_fu_1415_p3 < pool_window_V_183_fu_1423_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_145_fu_1453_p2 = ((pool_window_V_184_fu_1431_p3 < pool_window_V_185_fu_1439_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_146_fu_2235_p2 = ((select_ln65_144_fu_2229_p3 < select_ln65_145_reg_2769) ? 1'b1 : 1'b0);

assign icmp_ln1651_147_fu_1505_p2 = ((pool_window_V_186_fu_1473_p3 < pool_window_V_187_fu_1481_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_148_fu_1511_p2 = ((pool_window_V_188_fu_1489_p3 < pool_window_V_189_fu_1497_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_149_fu_2268_p2 = ((select_ln65_147_fu_2262_p3 < select_ln65_148_reg_2790) ? 1'b1 : 1'b0);

assign icmp_ln1651_150_fu_1563_p2 = ((pool_window_V_190_fu_1531_p3 < pool_window_V_191_fu_1539_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_151_fu_1569_p2 = ((pool_window_V_192_fu_1547_p3 < pool_window_V_193_fu_1555_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_152_fu_2301_p2 = ((select_ln65_150_fu_2295_p3 < select_ln65_151_reg_2811) ? 1'b1 : 1'b0);

assign icmp_ln1651_153_fu_1621_p2 = ((pool_window_V_194_fu_1589_p3 < pool_window_V_195_fu_1597_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_154_fu_1627_p2 = ((pool_window_V_196_fu_1605_p3 < pool_window_V_197_fu_1613_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_155_fu_2334_p2 = ((select_ln65_153_fu_2328_p3 < select_ln65_154_reg_2832) ? 1'b1 : 1'b0);

assign icmp_ln1651_156_fu_1679_p2 = ((pool_window_V_198_fu_1647_p3 < pool_window_V_199_fu_1655_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_157_fu_1685_p2 = ((pool_window_V_200_fu_1663_p3 < pool_window_V_201_fu_1671_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_158_fu_2367_p2 = ((select_ln65_156_fu_2361_p3 < select_ln65_157_reg_2853) ? 1'b1 : 1'b0);

assign icmp_ln1651_159_fu_1737_p2 = ((pool_window_V_202_fu_1705_p3 < pool_window_V_203_fu_1713_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_160_fu_1743_p2 = ((pool_window_V_204_fu_1721_p3 < pool_window_V_205_fu_1729_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_161_fu_2400_p2 = ((select_ln65_159_fu_2394_p3 < select_ln65_160_reg_2874) ? 1'b1 : 1'b0);

assign icmp_ln1651_162_fu_1795_p2 = ((pool_window_V_206_fu_1763_p3 < pool_window_V_207_fu_1771_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_163_fu_1801_p2 = ((pool_window_V_208_fu_1779_p3 < pool_window_V_209_fu_1787_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_164_fu_2433_p2 = ((select_ln65_162_fu_2427_p3 < select_ln65_163_reg_2895) ? 1'b1 : 1'b0);

assign icmp_ln1651_165_fu_1853_p2 = ((pool_window_V_210_fu_1821_p3 < pool_window_V_211_fu_1829_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_166_fu_1859_p2 = ((pool_window_V_212_fu_1837_p3 < pool_window_V_213_fu_1845_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_167_fu_2466_p2 = ((select_ln65_165_fu_2460_p3 < select_ln65_166_reg_2916) ? 1'b1 : 1'b0);

assign icmp_ln1651_168_fu_1911_p2 = ((pool_window_V_214_fu_1879_p3 < pool_window_V_215_fu_1887_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_169_fu_1917_p2 = ((pool_window_V_216_fu_1895_p3 < pool_window_V_217_fu_1903_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_170_fu_2499_p2 = ((select_ln65_168_fu_2493_p3 < select_ln65_169_reg_2937) ? 1'b1 : 1'b0);

assign icmp_ln1651_171_fu_1969_p2 = ((pool_window_V_218_fu_1937_p3 < pool_window_V_219_fu_1945_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_172_fu_1975_p2 = ((pool_window_V_220_fu_1953_p3 < pool_window_V_221_fu_1961_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_173_fu_2532_p2 = ((select_ln65_171_fu_2526_p3 < select_ln65_172_reg_2958) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1099_p2 = ((pool_window_V_fu_1067_p3 < pool_window_V_159_fu_1075_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_7_fu_1051_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_8_fu_318_p2 = (($signed(pY_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_9_fu_324_p2 = (($signed(pX_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_304_p2 = ((sX_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_336_p2 = ((add_ln212_fu_330_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_390_p2 = ((add_ln216_fu_384_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_1999_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_288_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd900) ? 1'b1 : 1'b0);

assign layer5_out_din = or_ln208_s_fu_2550_p17;

assign or_ln208_s_fu_2550_p17 = {{{{{{{{{{{{{{{{select_ln65_173_fu_2543_p3}, {zext_ln837_38_fu_2517_p1}}, {zext_ln837_37_fu_2484_p1}}, {zext_ln837_36_fu_2451_p1}}, {zext_ln837_35_fu_2418_p1}}, {zext_ln837_34_fu_2385_p1}}, {zext_ln837_33_fu_2352_p1}}, {zext_ln837_32_fu_2319_p1}}, {zext_ln837_31_fu_2286_p1}}, {zext_ln837_30_fu_2253_p1}}, {zext_ln837_29_fu_2220_p1}}, {zext_ln837_fu_2187_p1}}, {zext_ln184_9_fu_2154_p1}}, {zext_ln184_8_fu_2121_p1}}, {zext_ln184_7_fu_2088_p1}}, {zext_ln184_fu_2055_p1}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 = {{layer4_out_dout[95:90]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 = {{layer4_out_dout[89:84]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 = {{layer4_out_dout[83:78]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 = {{layer4_out_dout[77:72]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 = {{layer4_out_dout[71:66]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 = {{layer4_out_dout[65:60]}};

assign pool_window_V_159_fu_1075_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0}, {4'd0}};

assign pool_window_V_160_fu_1083_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95}, {4'd0}};

assign pool_window_V_161_fu_1091_p3 = {{trunc_ln247_fu_413_p1}, {4'd0}};

assign pool_window_V_162_fu_1125_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112}, {4'd0}};

assign pool_window_V_163_fu_1133_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0}, {4'd0}};

assign pool_window_V_164_fu_1141_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94}, {4'd0}};

assign pool_window_V_165_fu_1149_p3 = {{trunc_ln247_38_fu_437_p4}, {4'd0}};

assign pool_window_V_166_fu_1183_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113}, {4'd0}};

assign pool_window_V_167_fu_1191_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0}, {4'd0}};

assign pool_window_V_168_fu_1199_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93}, {4'd0}};

assign pool_window_V_169_fu_1207_p3 = {{trunc_ln247_39_fu_447_p4}, {4'd0}};

assign pool_window_V_170_fu_1241_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114}, {4'd0}};

assign pool_window_V_171_fu_1249_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0}, {4'd0}};

assign pool_window_V_172_fu_1257_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92}, {4'd0}};

assign pool_window_V_173_fu_1265_p3 = {{trunc_ln247_40_fu_457_p4}, {4'd0}};

assign pool_window_V_174_fu_1299_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115}, {4'd0}};

assign pool_window_V_175_fu_1307_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0}, {4'd0}};

assign pool_window_V_176_fu_1315_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91}, {4'd0}};

assign pool_window_V_177_fu_1323_p3 = {{trunc_ln247_41_fu_467_p4}, {4'd0}};

assign pool_window_V_178_fu_1357_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116}, {4'd0}};

assign pool_window_V_179_fu_1365_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0}, {4'd0}};

assign pool_window_V_180_fu_1373_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90}, {4'd0}};

assign pool_window_V_181_fu_1381_p3 = {{trunc_ln247_42_fu_477_p4}, {4'd0}};

assign pool_window_V_182_fu_1415_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117}, {4'd0}};

assign pool_window_V_183_fu_1423_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0}, {4'd0}};

assign pool_window_V_184_fu_1431_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89}, {4'd0}};

assign pool_window_V_185_fu_1439_p3 = {{trunc_ln247_43_fu_487_p4}, {4'd0}};

assign pool_window_V_186_fu_1473_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118}, {4'd0}};

assign pool_window_V_187_fu_1481_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0}, {4'd0}};

assign pool_window_V_188_fu_1489_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88}, {4'd0}};

assign pool_window_V_189_fu_1497_p3 = {{trunc_ln247_44_fu_497_p4}, {4'd0}};

assign pool_window_V_190_fu_1531_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119}, {4'd0}};

assign pool_window_V_191_fu_1539_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0}, {4'd0}};

assign pool_window_V_192_fu_1547_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87}, {4'd0}};

assign pool_window_V_193_fu_1555_p3 = {{trunc_ln247_45_fu_507_p4}, {4'd0}};

assign pool_window_V_194_fu_1589_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120}, {4'd0}};

assign pool_window_V_195_fu_1597_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0}, {4'd0}};

assign pool_window_V_196_fu_1605_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86}, {4'd0}};

assign pool_window_V_197_fu_1613_p3 = {{trunc_ln247_46_fu_517_p4}, {4'd0}};

assign pool_window_V_198_fu_1647_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121}, {4'd0}};

assign pool_window_V_199_fu_1655_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0}, {4'd0}};

assign pool_window_V_200_fu_1663_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85}, {4'd0}};

assign pool_window_V_201_fu_1671_p3 = {{trunc_ln247_47_fu_527_p4}, {4'd0}};

assign pool_window_V_202_fu_1705_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122}, {4'd0}};

assign pool_window_V_203_fu_1713_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0}, {4'd0}};

assign pool_window_V_204_fu_1721_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84}, {4'd0}};

assign pool_window_V_205_fu_1729_p3 = {{trunc_ln247_48_fu_537_p4}, {4'd0}};

assign pool_window_V_206_fu_1763_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99}, {4'd0}};

assign pool_window_V_207_fu_1771_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0}, {4'd0}};

assign pool_window_V_208_fu_1779_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83}, {4'd0}};

assign pool_window_V_209_fu_1787_p3 = {{trunc_ln247_49_fu_547_p4}, {4'd0}};

assign pool_window_V_210_fu_1821_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98}, {4'd0}};

assign pool_window_V_211_fu_1829_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0}, {4'd0}};

assign pool_window_V_212_fu_1837_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82}, {4'd0}};

assign pool_window_V_213_fu_1845_p3 = {{trunc_ln247_50_fu_557_p4}, {4'd0}};

assign pool_window_V_214_fu_1879_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97}, {4'd0}};

assign pool_window_V_215_fu_1887_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0}, {4'd0}};

assign pool_window_V_216_fu_1895_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81}, {4'd0}};

assign pool_window_V_217_fu_1903_p3 = {{trunc_ln247_s_fu_417_p4}, {4'd0}};

assign pool_window_V_218_fu_1937_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96}, {4'd0}};

assign pool_window_V_219_fu_1945_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0}, {4'd0}};

assign pool_window_V_220_fu_1953_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80}, {4'd0}};

assign pool_window_V_221_fu_1961_p3 = {{trunc_ln247_37_fu_427_p4}, {4'd0}};

assign pool_window_V_fu_1067_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111}, {4'd0}};

assign res_pack_data_7_fu_2081_p3 = ((xor_ln1651_131_fu_2075_p2[0:0] == 1'b1) ? select_ln65_129_fu_2064_p3 : select_ln65_130_reg_2664);

assign res_pack_data_8_fu_2114_p3 = ((xor_ln1651_134_fu_2108_p2[0:0] == 1'b1) ? select_ln65_132_fu_2097_p3 : select_ln65_133_reg_2685);

assign res_pack_data_9_fu_2147_p3 = ((xor_ln1651_137_fu_2141_p2[0:0] == 1'b1) ? select_ln65_135_fu_2130_p3 : select_ln65_136_reg_2706);

assign res_pack_data_fu_2048_p3 = ((xor_ln1651_128_fu_2042_p2[0:0] == 1'b1) ? select_ln65_fu_2031_p3 : select_ln65_127_reg_2643);

assign select_ln222_fu_2005_p3 = ((icmp_ln222_fu_1999_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_348_p3 = ((icmp_ln191_fu_304_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_127_fu_1117_p3 = ((xor_ln1651_127_fu_1111_p2[0:0] == 1'b1) ? pool_window_V_160_fu_1083_p3 : pool_window_V_161_fu_1091_p3);

assign select_ln65_129_fu_2064_p3 = ((xor_ln1651_129_fu_2059_p2[0:0] == 1'b1) ? pool_window_V_162_reg_2649 : pool_window_V_163_reg_2654);

assign select_ln65_130_fu_1175_p3 = ((xor_ln1651_130_fu_1169_p2[0:0] == 1'b1) ? pool_window_V_164_fu_1141_p3 : pool_window_V_165_fu_1149_p3);

assign select_ln65_132_fu_2097_p3 = ((xor_ln1651_132_fu_2092_p2[0:0] == 1'b1) ? pool_window_V_166_reg_2670 : pool_window_V_167_reg_2675);

assign select_ln65_133_fu_1233_p3 = ((xor_ln1651_133_fu_1227_p2[0:0] == 1'b1) ? pool_window_V_168_fu_1199_p3 : pool_window_V_169_fu_1207_p3);

assign select_ln65_135_fu_2130_p3 = ((xor_ln1651_135_fu_2125_p2[0:0] == 1'b1) ? pool_window_V_170_reg_2691 : pool_window_V_171_reg_2696);

assign select_ln65_136_fu_1291_p3 = ((xor_ln1651_136_fu_1285_p2[0:0] == 1'b1) ? pool_window_V_172_fu_1257_p3 : pool_window_V_173_fu_1265_p3);

assign select_ln65_138_fu_2163_p3 = ((xor_ln1651_138_fu_2158_p2[0:0] == 1'b1) ? pool_window_V_174_reg_2712 : pool_window_V_175_reg_2717);

assign select_ln65_139_fu_1349_p3 = ((xor_ln1651_139_fu_1343_p2[0:0] == 1'b1) ? pool_window_V_176_fu_1315_p3 : pool_window_V_177_fu_1323_p3);

assign select_ln65_140_fu_2180_p3 = ((xor_ln1651_140_fu_2174_p2[0:0] == 1'b1) ? select_ln65_138_fu_2163_p3 : select_ln65_139_reg_2727);

assign select_ln65_141_fu_2196_p3 = ((xor_ln1651_141_fu_2191_p2[0:0] == 1'b1) ? pool_window_V_178_reg_2733 : pool_window_V_179_reg_2738);

assign select_ln65_142_fu_1407_p3 = ((xor_ln1651_142_fu_1401_p2[0:0] == 1'b1) ? pool_window_V_180_fu_1373_p3 : pool_window_V_181_fu_1381_p3);

assign select_ln65_143_fu_2213_p3 = ((xor_ln1651_143_fu_2207_p2[0:0] == 1'b1) ? select_ln65_141_fu_2196_p3 : select_ln65_142_reg_2748);

assign select_ln65_144_fu_2229_p3 = ((xor_ln1651_144_fu_2224_p2[0:0] == 1'b1) ? pool_window_V_182_reg_2754 : pool_window_V_183_reg_2759);

assign select_ln65_145_fu_1465_p3 = ((xor_ln1651_145_fu_1459_p2[0:0] == 1'b1) ? pool_window_V_184_fu_1431_p3 : pool_window_V_185_fu_1439_p3);

assign select_ln65_146_fu_2246_p3 = ((xor_ln1651_146_fu_2240_p2[0:0] == 1'b1) ? select_ln65_144_fu_2229_p3 : select_ln65_145_reg_2769);

assign select_ln65_147_fu_2262_p3 = ((xor_ln1651_147_fu_2257_p2[0:0] == 1'b1) ? pool_window_V_186_reg_2775 : pool_window_V_187_reg_2780);

assign select_ln65_148_fu_1523_p3 = ((xor_ln1651_148_fu_1517_p2[0:0] == 1'b1) ? pool_window_V_188_fu_1489_p3 : pool_window_V_189_fu_1497_p3);

assign select_ln65_149_fu_2279_p3 = ((xor_ln1651_149_fu_2273_p2[0:0] == 1'b1) ? select_ln65_147_fu_2262_p3 : select_ln65_148_reg_2790);

assign select_ln65_150_fu_2295_p3 = ((xor_ln1651_150_fu_2290_p2[0:0] == 1'b1) ? pool_window_V_190_reg_2796 : pool_window_V_191_reg_2801);

assign select_ln65_151_fu_1581_p3 = ((xor_ln1651_151_fu_1575_p2[0:0] == 1'b1) ? pool_window_V_192_fu_1547_p3 : pool_window_V_193_fu_1555_p3);

assign select_ln65_152_fu_2312_p3 = ((xor_ln1651_152_fu_2306_p2[0:0] == 1'b1) ? select_ln65_150_fu_2295_p3 : select_ln65_151_reg_2811);

assign select_ln65_153_fu_2328_p3 = ((xor_ln1651_153_fu_2323_p2[0:0] == 1'b1) ? pool_window_V_194_reg_2817 : pool_window_V_195_reg_2822);

assign select_ln65_154_fu_1639_p3 = ((xor_ln1651_154_fu_1633_p2[0:0] == 1'b1) ? pool_window_V_196_fu_1605_p3 : pool_window_V_197_fu_1613_p3);

assign select_ln65_155_fu_2345_p3 = ((xor_ln1651_155_fu_2339_p2[0:0] == 1'b1) ? select_ln65_153_fu_2328_p3 : select_ln65_154_reg_2832);

assign select_ln65_156_fu_2361_p3 = ((xor_ln1651_156_fu_2356_p2[0:0] == 1'b1) ? pool_window_V_198_reg_2838 : pool_window_V_199_reg_2843);

assign select_ln65_157_fu_1697_p3 = ((xor_ln1651_157_fu_1691_p2[0:0] == 1'b1) ? pool_window_V_200_fu_1663_p3 : pool_window_V_201_fu_1671_p3);

assign select_ln65_158_fu_2378_p3 = ((xor_ln1651_158_fu_2372_p2[0:0] == 1'b1) ? select_ln65_156_fu_2361_p3 : select_ln65_157_reg_2853);

assign select_ln65_159_fu_2394_p3 = ((xor_ln1651_159_fu_2389_p2[0:0] == 1'b1) ? pool_window_V_202_reg_2859 : pool_window_V_203_reg_2864);

assign select_ln65_160_fu_1755_p3 = ((xor_ln1651_160_fu_1749_p2[0:0] == 1'b1) ? pool_window_V_204_fu_1721_p3 : pool_window_V_205_fu_1729_p3);

assign select_ln65_161_fu_2411_p3 = ((xor_ln1651_161_fu_2405_p2[0:0] == 1'b1) ? select_ln65_159_fu_2394_p3 : select_ln65_160_reg_2874);

assign select_ln65_162_fu_2427_p3 = ((xor_ln1651_162_fu_2422_p2[0:0] == 1'b1) ? pool_window_V_206_reg_2880 : pool_window_V_207_reg_2885);

assign select_ln65_163_fu_1813_p3 = ((xor_ln1651_163_fu_1807_p2[0:0] == 1'b1) ? pool_window_V_208_fu_1779_p3 : pool_window_V_209_fu_1787_p3);

assign select_ln65_164_fu_2444_p3 = ((xor_ln1651_164_fu_2438_p2[0:0] == 1'b1) ? select_ln65_162_fu_2427_p3 : select_ln65_163_reg_2895);

assign select_ln65_165_fu_2460_p3 = ((xor_ln1651_165_fu_2455_p2[0:0] == 1'b1) ? pool_window_V_210_reg_2901 : pool_window_V_211_reg_2906);

assign select_ln65_166_fu_1871_p3 = ((xor_ln1651_166_fu_1865_p2[0:0] == 1'b1) ? pool_window_V_212_fu_1837_p3 : pool_window_V_213_fu_1845_p3);

assign select_ln65_167_fu_2477_p3 = ((xor_ln1651_167_fu_2471_p2[0:0] == 1'b1) ? select_ln65_165_fu_2460_p3 : select_ln65_166_reg_2916);

assign select_ln65_168_fu_2493_p3 = ((xor_ln1651_168_fu_2488_p2[0:0] == 1'b1) ? pool_window_V_214_reg_2922 : pool_window_V_215_reg_2927);

assign select_ln65_169_fu_1929_p3 = ((xor_ln1651_169_fu_1923_p2[0:0] == 1'b1) ? pool_window_V_216_fu_1895_p3 : pool_window_V_217_fu_1903_p3);

assign select_ln65_170_fu_2510_p3 = ((xor_ln1651_170_fu_2504_p2[0:0] == 1'b1) ? select_ln65_168_fu_2493_p3 : select_ln65_169_reg_2937);

assign select_ln65_171_fu_2526_p3 = ((xor_ln1651_171_fu_2521_p2[0:0] == 1'b1) ? pool_window_V_218_reg_2943 : pool_window_V_219_reg_2948);

assign select_ln65_172_fu_1987_p3 = ((xor_ln1651_172_fu_1981_p2[0:0] == 1'b1) ? pool_window_V_220_fu_1953_p3 : pool_window_V_221_fu_1961_p3);

assign select_ln65_173_fu_2543_p3 = ((xor_ln1651_173_fu_2537_p2[0:0] == 1'b1) ? select_ln65_171_fu_2526_p3 : select_ln65_172_reg_2958);

assign select_ln65_fu_2031_p3 = ((xor_ln1651_fu_2026_p2[0:0] == 1'b1) ? pool_window_V_reg_2628 : pool_window_V_159_reg_2633);

assign start_out = real_start;

assign trunc_ln247_37_fu_427_p4 = {{layer4_out_dout[95:90]}};

assign trunc_ln247_38_fu_437_p4 = {{layer4_out_dout[11:6]}};

assign trunc_ln247_39_fu_447_p4 = {{layer4_out_dout[17:12]}};

assign trunc_ln247_40_fu_457_p4 = {{layer4_out_dout[23:18]}};

assign trunc_ln247_41_fu_467_p4 = {{layer4_out_dout[29:24]}};

assign trunc_ln247_42_fu_477_p4 = {{layer4_out_dout[35:30]}};

assign trunc_ln247_43_fu_487_p4 = {{layer4_out_dout[41:36]}};

assign trunc_ln247_44_fu_497_p4 = {{layer4_out_dout[47:42]}};

assign trunc_ln247_45_fu_507_p4 = {{layer4_out_dout[53:48]}};

assign trunc_ln247_46_fu_517_p4 = {{layer4_out_dout[59:54]}};

assign trunc_ln247_47_fu_527_p4 = {{layer4_out_dout[65:60]}};

assign trunc_ln247_48_fu_537_p4 = {{layer4_out_dout[71:66]}};

assign trunc_ln247_49_fu_547_p4 = {{layer4_out_dout[77:72]}};

assign trunc_ln247_50_fu_557_p4 = {{layer4_out_dout[83:78]}};

assign trunc_ln247_fu_413_p1 = layer4_out_dout[5:0];

assign trunc_ln247_s_fu_417_p4 = {{layer4_out_dout[89:84]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 = {{layer4_out_dout[59:54]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 = {{layer4_out_dout[53:48]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 = {{layer4_out_dout[47:42]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 = {{layer4_out_dout[41:36]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 = {{layer4_out_dout[35:30]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 = {{layer4_out_dout[29:24]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 = {{layer4_out_dout[23:18]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 = {{layer4_out_dout[17:12]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 = {{layer4_out_dout[11:6]}};

assign xor_ln1651_127_fu_1111_p2 = (icmp_ln1651_127_fu_1105_p2 ^ 1'd1);

assign xor_ln1651_128_fu_2042_p2 = (icmp_ln1651_128_fu_2037_p2 ^ 1'd1);

assign xor_ln1651_129_fu_2059_p2 = (icmp_ln1651_129_reg_2659 ^ 1'd1);

assign xor_ln1651_130_fu_1169_p2 = (icmp_ln1651_130_fu_1163_p2 ^ 1'd1);

assign xor_ln1651_131_fu_2075_p2 = (icmp_ln1651_131_fu_2070_p2 ^ 1'd1);

assign xor_ln1651_132_fu_2092_p2 = (icmp_ln1651_132_reg_2680 ^ 1'd1);

assign xor_ln1651_133_fu_1227_p2 = (icmp_ln1651_133_fu_1221_p2 ^ 1'd1);

assign xor_ln1651_134_fu_2108_p2 = (icmp_ln1651_134_fu_2103_p2 ^ 1'd1);

assign xor_ln1651_135_fu_2125_p2 = (icmp_ln1651_135_reg_2701 ^ 1'd1);

assign xor_ln1651_136_fu_1285_p2 = (icmp_ln1651_136_fu_1279_p2 ^ 1'd1);

assign xor_ln1651_137_fu_2141_p2 = (icmp_ln1651_137_fu_2136_p2 ^ 1'd1);

assign xor_ln1651_138_fu_2158_p2 = (icmp_ln1651_138_reg_2722 ^ 1'd1);

assign xor_ln1651_139_fu_1343_p2 = (icmp_ln1651_139_fu_1337_p2 ^ 1'd1);

assign xor_ln1651_140_fu_2174_p2 = (icmp_ln1651_140_fu_2169_p2 ^ 1'd1);

assign xor_ln1651_141_fu_2191_p2 = (icmp_ln1651_141_reg_2743 ^ 1'd1);

assign xor_ln1651_142_fu_1401_p2 = (icmp_ln1651_142_fu_1395_p2 ^ 1'd1);

assign xor_ln1651_143_fu_2207_p2 = (icmp_ln1651_143_fu_2202_p2 ^ 1'd1);

assign xor_ln1651_144_fu_2224_p2 = (icmp_ln1651_144_reg_2764 ^ 1'd1);

assign xor_ln1651_145_fu_1459_p2 = (icmp_ln1651_145_fu_1453_p2 ^ 1'd1);

assign xor_ln1651_146_fu_2240_p2 = (icmp_ln1651_146_fu_2235_p2 ^ 1'd1);

assign xor_ln1651_147_fu_2257_p2 = (icmp_ln1651_147_reg_2785 ^ 1'd1);

assign xor_ln1651_148_fu_1517_p2 = (icmp_ln1651_148_fu_1511_p2 ^ 1'd1);

assign xor_ln1651_149_fu_2273_p2 = (icmp_ln1651_149_fu_2268_p2 ^ 1'd1);

assign xor_ln1651_150_fu_2290_p2 = (icmp_ln1651_150_reg_2806 ^ 1'd1);

assign xor_ln1651_151_fu_1575_p2 = (icmp_ln1651_151_fu_1569_p2 ^ 1'd1);

assign xor_ln1651_152_fu_2306_p2 = (icmp_ln1651_152_fu_2301_p2 ^ 1'd1);

assign xor_ln1651_153_fu_2323_p2 = (icmp_ln1651_153_reg_2827 ^ 1'd1);

assign xor_ln1651_154_fu_1633_p2 = (icmp_ln1651_154_fu_1627_p2 ^ 1'd1);

assign xor_ln1651_155_fu_2339_p2 = (icmp_ln1651_155_fu_2334_p2 ^ 1'd1);

assign xor_ln1651_156_fu_2356_p2 = (icmp_ln1651_156_reg_2848 ^ 1'd1);

assign xor_ln1651_157_fu_1691_p2 = (icmp_ln1651_157_fu_1685_p2 ^ 1'd1);

assign xor_ln1651_158_fu_2372_p2 = (icmp_ln1651_158_fu_2367_p2 ^ 1'd1);

assign xor_ln1651_159_fu_2389_p2 = (icmp_ln1651_159_reg_2869 ^ 1'd1);

assign xor_ln1651_160_fu_1749_p2 = (icmp_ln1651_160_fu_1743_p2 ^ 1'd1);

assign xor_ln1651_161_fu_2405_p2 = (icmp_ln1651_161_fu_2400_p2 ^ 1'd1);

assign xor_ln1651_162_fu_2422_p2 = (icmp_ln1651_162_reg_2890 ^ 1'd1);

assign xor_ln1651_163_fu_1807_p2 = (icmp_ln1651_163_fu_1801_p2 ^ 1'd1);

assign xor_ln1651_164_fu_2438_p2 = (icmp_ln1651_164_fu_2433_p2 ^ 1'd1);

assign xor_ln1651_165_fu_2455_p2 = (icmp_ln1651_165_reg_2911 ^ 1'd1);

assign xor_ln1651_166_fu_1865_p2 = (icmp_ln1651_166_fu_1859_p2 ^ 1'd1);

assign xor_ln1651_167_fu_2471_p2 = (icmp_ln1651_167_fu_2466_p2 ^ 1'd1);

assign xor_ln1651_168_fu_2488_p2 = (icmp_ln1651_168_reg_2932 ^ 1'd1);

assign xor_ln1651_169_fu_1923_p2 = (icmp_ln1651_169_fu_1917_p2 ^ 1'd1);

assign xor_ln1651_170_fu_2504_p2 = (icmp_ln1651_170_fu_2499_p2 ^ 1'd1);

assign xor_ln1651_171_fu_2521_p2 = (icmp_ln1651_171_reg_2953 ^ 1'd1);

assign xor_ln1651_172_fu_1981_p2 = (icmp_ln1651_172_fu_1975_p2 ^ 1'd1);

assign xor_ln1651_173_fu_2537_p2 = (icmp_ln1651_173_fu_2532_p2 ^ 1'd1);

assign xor_ln1651_fu_2026_p2 = (icmp_ln1651_reg_2638 ^ 1'd1);

assign zext_ln184_7_fu_2088_p1 = res_pack_data_7_fu_2081_p3;

assign zext_ln184_8_fu_2121_p1 = res_pack_data_8_fu_2114_p3;

assign zext_ln184_9_fu_2154_p1 = res_pack_data_9_fu_2147_p3;

assign zext_ln184_fu_2055_p1 = res_pack_data_fu_2048_p3;

assign zext_ln837_29_fu_2220_p1 = select_ln65_143_fu_2213_p3;

assign zext_ln837_30_fu_2253_p1 = select_ln65_146_fu_2246_p3;

assign zext_ln837_31_fu_2286_p1 = select_ln65_149_fu_2279_p3;

assign zext_ln837_32_fu_2319_p1 = select_ln65_152_fu_2312_p3;

assign zext_ln837_33_fu_2352_p1 = select_ln65_155_fu_2345_p3;

assign zext_ln837_34_fu_2385_p1 = select_ln65_158_fu_2378_p3;

assign zext_ln837_35_fu_2418_p1 = select_ln65_161_fu_2411_p3;

assign zext_ln837_36_fu_2451_p1 = select_ln65_164_fu_2444_p3;

assign zext_ln837_37_fu_2484_p1 = select_ln65_167_fu_2477_p3;

assign zext_ln837_38_fu_2517_p1 = select_ln65_170_fu_2510_p3;

assign zext_ln837_fu_2187_p1 = select_ln65_140_fu_2180_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_2628[3:0] <= 4'b0000;
    pool_window_V_159_reg_2633[3:0] <= 4'b0000;
    select_ln65_127_reg_2643[3:0] <= 4'b0000;
    pool_window_V_162_reg_2649[3:0] <= 4'b0000;
    pool_window_V_163_reg_2654[3:0] <= 4'b0000;
    select_ln65_130_reg_2664[3:0] <= 4'b0000;
    pool_window_V_166_reg_2670[3:0] <= 4'b0000;
    pool_window_V_167_reg_2675[3:0] <= 4'b0000;
    select_ln65_133_reg_2685[3:0] <= 4'b0000;
    pool_window_V_170_reg_2691[3:0] <= 4'b0000;
    pool_window_V_171_reg_2696[3:0] <= 4'b0000;
    select_ln65_136_reg_2706[3:0] <= 4'b0000;
    pool_window_V_174_reg_2712[3:0] <= 4'b0000;
    pool_window_V_175_reg_2717[3:0] <= 4'b0000;
    select_ln65_139_reg_2727[3:0] <= 4'b0000;
    pool_window_V_178_reg_2733[3:0] <= 4'b0000;
    pool_window_V_179_reg_2738[3:0] <= 4'b0000;
    select_ln65_142_reg_2748[3:0] <= 4'b0000;
    pool_window_V_182_reg_2754[3:0] <= 4'b0000;
    pool_window_V_183_reg_2759[3:0] <= 4'b0000;
    select_ln65_145_reg_2769[3:0] <= 4'b0000;
    pool_window_V_186_reg_2775[3:0] <= 4'b0000;
    pool_window_V_187_reg_2780[3:0] <= 4'b0000;
    select_ln65_148_reg_2790[3:0] <= 4'b0000;
    pool_window_V_190_reg_2796[3:0] <= 4'b0000;
    pool_window_V_191_reg_2801[3:0] <= 4'b0000;
    select_ln65_151_reg_2811[3:0] <= 4'b0000;
    pool_window_V_194_reg_2817[3:0] <= 4'b0000;
    pool_window_V_195_reg_2822[3:0] <= 4'b0000;
    select_ln65_154_reg_2832[3:0] <= 4'b0000;
    pool_window_V_198_reg_2838[3:0] <= 4'b0000;
    pool_window_V_199_reg_2843[3:0] <= 4'b0000;
    select_ln65_157_reg_2853[3:0] <= 4'b0000;
    pool_window_V_202_reg_2859[3:0] <= 4'b0000;
    pool_window_V_203_reg_2864[3:0] <= 4'b0000;
    select_ln65_160_reg_2874[3:0] <= 4'b0000;
    pool_window_V_206_reg_2880[3:0] <= 4'b0000;
    pool_window_V_207_reg_2885[3:0] <= 4'b0000;
    select_ln65_163_reg_2895[3:0] <= 4'b0000;
    pool_window_V_210_reg_2901[3:0] <= 4'b0000;
    pool_window_V_211_reg_2906[3:0] <= 4'b0000;
    select_ln65_166_reg_2916[3:0] <= 4'b0000;
    pool_window_V_214_reg_2922[3:0] <= 4'b0000;
    pool_window_V_215_reg_2927[3:0] <= 4'b0000;
    select_ln65_169_reg_2937[3:0] <= 4'b0000;
    pool_window_V_218_reg_2943[3:0] <= 4'b0000;
    pool_window_V_219_reg_2948[3:0] <= 4'b0000;
    select_ln65_172_reg_2958[3:0] <= 4'b0000;
end

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
