#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 09 10:34:45 2017
# Process ID: 12964
# Log file: G:/1-/cpu-run2/vivado.log
# Journal file: G:/1-/cpu-run2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/1-/cpu-run2/cpu2.xpr
INFO: [Project 1-313] Project file moved from 'G:/1-/cpu-run-sim' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_SDK_2015.2_0626_1/new/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 740.625 ; gain = 84.641
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 09 10:35:57 2017] Launched synth_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/synth_1/runme.log
[Thu Mar 09 10:35:57 2017] Launched impl_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 09 10:36:42 2017] Launched synth_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/synth_1/runme.log
[Thu Mar 09 10:36:42 2017] Launched impl_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/impl_1/runme.log
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 09 10:44:54 2017] Launched impl_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/impl_1/runme.log
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292747398A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292747398A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747398A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 09 10:45:19 2017] Launched impl_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/1-/cpu-run2/cpu2.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 09 10:50:47 2017] Launched synth_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/synth_1/runme.log
[Thu Mar 09 10:50:47 2017] Launched impl_1...
Run output will be captured here: G:/1-/cpu-run2/cpu2.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292747398A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292747398A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747398A
set_property PROGRAM.FILE {G:/1-/cpu-run2/cpu2.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/1-/cpu-run2/cpu2.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/1-/cpu-run2/cpu2.srcs/constrs_1/new/cpu_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [G:/1-/cpu-run2/cpu2.srcs/constrs_1/new/cpu_xdc.xdc:1]
Finished Parsing XDC File [G:/1-/cpu-run2/cpu2.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.742 ; gain = 508.934
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/maintb_time_synth.v"
write_verilog: Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1811.973 ; gain = 432.926
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/maintb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1845.371 ; gain = 33.398
INFO: [USF-XSim-34] Netlist generated:G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/maintb_time_synth.v
INFO: [USF-XSim-35] SDF generated:G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/maintb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'maintb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'g:/1-/cpu-run2/cpu2.srcs/sources_1/ip/Rom_Trap/Rom_Trap.mif'
INFO: [USF-XSim-66] Exported 'g:/1-/cpu-run2/111/trap3.coe'
INFO: [USF-XSim-66] Exported 'g:/1-/cpu-run2/cpu2.srcs/sources_1/ip/Rom_User/Rom_User.mif'
INFO: [USF-XSim-66] Exported 'g:/1-/cpu-run2/111/benchmark.coe'
INFO: [USF-XSim-66] Exported 'g:/1-/cpu-run2/cpu2.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.mif'
INFO: [USF-XSim-66] Exported 'G:/1-/cpu-run2/111/branch.coe'
INFO: [USF-XSim-66] Exported 'G:/1-/cpu-run2/111/jump.coe'
INFO: [USF-XSim-66] Exported 'G:/1-/cpu-run2/111/shift.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj maintb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/maintb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Adder_0
INFO: [VRFC 10-311] analyzing module CLK_1s
INFO: [VRFC 10-311] analyzing module CountUp
INFO: [VRFC 10-311] analyzing module CountUp__parameterized0
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module EX_Mem
INFO: [VRFC 10-311] analyzing module Equal
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Interrupt
INFO: [VRFC 10-311] analyzing module Mem_WB
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux4_1
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module Register_9
INFO: [VRFC 10-311] analyzing module Rom_Trap
INFO: [VRFC 10-311] analyzing module Rom_User
INFO: [VRFC 10-311] analyzing module clockdivider
INFO: [VRFC 10-311] analyzing module clockdivider__parameterized0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0__parameterized1
INFO: [VRFC 10-311] analyzing module ir_handle
INFO: [VRFC 10-311] analyzing module ir_handle_16
INFO: [VRFC 10-311] analyzing module ir_handle_17
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module mux2_1width_32
INFO: [VRFC 10-311] analyzing module mux2_1width_32_1
INFO: [VRFC 10-311] analyzing module mux2_1width_32_2
INFO: [VRFC 10-311] analyzing module mux2_1width_32_3
INFO: [VRFC 10-311] analyzing module mux2_1width_32_4
INFO: [VRFC 10-311] analyzing module mux2_1width_32_5
INFO: [VRFC 10-311] analyzing module mux2_1width_32_6
INFO: [VRFC 10-311] analyzing module mux2_1width_5
INFO: [VRFC 10-311] analyzing module mux4_1width_5
INFO: [VRFC 10-311] analyzing module register_32
INFO: [VRFC 10-311] analyzing module register_32_10
INFO: [VRFC 10-311] analyzing module register_32_11
INFO: [VRFC 10-311] analyzing module register_32_12
INFO: [VRFC 10-311] analyzing module register_32_13
INFO: [VRFC 10-311] analyzing module register_32_14
INFO: [VRFC 10-311] analyzing module register_32_15
INFO: [VRFC 10-311] analyzing module register_32_18
INFO: [VRFC 10-311] analyzing module register_32_19
INFO: [VRFC 10-311] analyzing module register_32_20
INFO: [VRFC 10-311] analyzing module register_32_21
INFO: [VRFC 10-311] analyzing module register_32_22
INFO: [VRFC 10-311] analyzing module register_32_23
INFO: [VRFC 10-311] analyzing module register_32_24
INFO: [VRFC 10-311] analyzing module register_32_25
INFO: [VRFC 10-311] analyzing module register_32_26
INFO: [VRFC 10-311] analyzing module register_32_27
INFO: [VRFC 10-311] analyzing module register_32_28
INFO: [VRFC 10-311] analyzing module register_32_29
INFO: [VRFC 10-311] analyzing module register_32_30
INFO: [VRFC 10-311] analyzing module register_32_31
INFO: [VRFC 10-311] analyzing module register_32_7
INFO: [VRFC 10-311] analyzing module register_32_8
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu-run2/cpu2.srcs/sim_1/new/maintb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maintb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.371 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/new/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 82101b162a07433c9a04dfe4e121ee89 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot maintb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.maintb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] main expects 16 arguments [G:/1-/cpu-run2/cpu2.srcs/sim_1/new/maintb.v:37]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port ir3 [G:/1-/cpu-run2/cpu2.srcs/sim_1/new/maintb.v:38]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port led3 [G:/1-/cpu-run2/cpu2.srcs/sim_1/new/maintb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1845.371 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/1-/cpu-run2/cpu2.sim/sim_1/synth/timing/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:03:03 ; elapsed = 00:02:54 . Memory (MB): peak = 1845.371 ; gain = 985.563
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292747398A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210292747398A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 11:35:04 2017...
