Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Dec 20 15:16:48 2024
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.211        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.139        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        6 |       --- |             --- |
| Slice Logic             |     0.004 |     3243 |       --- |             --- |
|   LUT as Logic          |     0.004 |     1539 |     20800 |            7.40 |
|   CARRY4                |    <0.001 |      199 |      8150 |            2.44 |
|   Register              |    <0.001 |     1055 |     41600 |            2.54 |
|   F7/F8 Muxes           |    <0.001 |        3 |     32600 |           <0.01 |
|   Others                |     0.000 |      117 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |      9600 |            0.02 |
| Signals                 |     0.003 |     2250 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |    <0.001 |        2 |        90 |            2.22 |
| I/O                     |     0.017 |       59 |       210 |           28.10 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.211 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.016 |      0.010 |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------+----------------------------------------------------------+-----------------+
| Clock                                          | Domain                                                   | Constraint (ns) |
+------------------------------------------------+----------------------------------------------------------+-----------------+
| bluetooth0/clk_gen_i0/clk_core_i0/inst/clk_in1 | clk_IBUF_BUFG                                            |            10.0 |
| clk_out1_clk_core                              | bluetooth0/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |            10.0 |
| clk_out2_clk_core                              | bluetooth0/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |            10.0 |
| clkfbout_clk_core                              | bluetooth0/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |            10.0 |
+------------------------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| Top                                                                                   |     0.139 |
|   audio                                                                               |     0.002 |
|   bluetooth0                                                                          |     0.114 |
|     char_fifo_i0                                                                      |     0.003 |
|       U0                                                                              |     0.003 |
|         inst_fifo_gen                                                                 |     0.003 |
|           gconvfifo.rf                                                                |     0.003 |
|             grf.rf                                                                    |     0.003 |
|               gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                     |    <0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                   inst_blk_mem_gen                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                       valid.cstr                                                      |    <0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     clk_gen_i0                                                                        |     0.107 |
|       clk_core_i0                                                                     |     0.107 |
|         inst                                                                          |     0.107 |
|     cmd_parse_i0                                                                      |    <0.001 |
|     lb_ctl_i0                                                                         |    <0.001 |
|       debouncer_i0                                                                    |    <0.001 |
|         meta_harden_signal_in_i0                                                      |    <0.001 |
|       meta_harden_rxd_i0                                                              |    <0.001 |
|     resp_gen_i0                                                                       |     0.001 |
|     rst_gen_i0                                                                        |    <0.001 |
|       reset_bridge_clk_rx_i0                                                          |    <0.001 |
|       reset_bridge_clk_tx_i0                                                          |    <0.001 |
|     uart_rx_i0                                                                        |    <0.001 |
|       meta_harden_rxd_i0                                                              |    <0.001 |
|       uart_baud_gen_rx_i0                                                             |    <0.001 |
|       uart_rx_ctl_i0                                                                  |    <0.001 |
|     uart_tx_i0                                                                        |    <0.001 |
|       uart_baud_gen_tx_i0                                                             |    <0.001 |
|       uart_tx_ctl_i0                                                                  |    <0.001 |
|   bot0                                                                                |    <0.001 |
|   bot1                                                                                |    <0.001 |
|   bot2                                                                                |    <0.001 |
|   bot3                                                                                |    <0.001 |
|   bot4                                                                                |    <0.001 |
|   clean_mode_counter0                                                                 |    <0.001 |
|     c1                                                                                |    <0.001 |
|   clock0                                                                              |    <0.001 |
|   d0                                                                                  |    <0.001 |
|   d1                                                                                  |    <0.001 |
|   d2                                                                                  |    <0.001 |
|   d3                                                                                  |    <0.001 |
|   d4                                                                                  |    <0.001 |
|   gesture_control_off0                                                                |    <0.001 |
|   gesture_control_on0                                                                 |    <0.001 |
|   mode0                                                                               |    <0.001 |
|     oo1                                                                               |    <0.001 |
|   reminder0                                                                           |    <0.001 |
|   set_gesture_time0                                                                   |    <0.001 |
|   set_reminder0                                                                       |    <0.001 |
|   show_number0                                                                        |    <0.001 |
|   three_Counter0                                                                      |    <0.001 |
|     c2                                                                                |    <0.001 |
|   three_return_Counter0                                                               |    <0.001 |
|     c2                                                                                |    <0.001 |
+---------------------------------------------------------------------------------------+-----------+


