/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_1A */
.set Pin_1A__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_1A__0__MASK, 0x80
.set Pin_1A__0__PC, CYREG_PRT1_PC7
.set Pin_1A__0__PORT, 1
.set Pin_1A__0__SHIFT, 7
.set Pin_1A__AG, CYREG_PRT1_AG
.set Pin_1A__AMUX, CYREG_PRT1_AMUX
.set Pin_1A__BIE, CYREG_PRT1_BIE
.set Pin_1A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1A__BYP, CYREG_PRT1_BYP
.set Pin_1A__CTL, CYREG_PRT1_CTL
.set Pin_1A__DM0, CYREG_PRT1_DM0
.set Pin_1A__DM1, CYREG_PRT1_DM1
.set Pin_1A__DM2, CYREG_PRT1_DM2
.set Pin_1A__DR, CYREG_PRT1_DR
.set Pin_1A__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1A__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1A__MASK, 0x80
.set Pin_1A__PORT, 1
.set Pin_1A__PRT, CYREG_PRT1_PRT
.set Pin_1A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1A__PS, CYREG_PRT1_PS
.set Pin_1A__SHIFT, 7
.set Pin_1A__SLW, CYREG_PRT1_SLW

/* Pin_1B */
.set Pin_1B__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_1B__0__MASK, 0x40
.set Pin_1B__0__PC, CYREG_PRT1_PC6
.set Pin_1B__0__PORT, 1
.set Pin_1B__0__SHIFT, 6
.set Pin_1B__AG, CYREG_PRT1_AG
.set Pin_1B__AMUX, CYREG_PRT1_AMUX
.set Pin_1B__BIE, CYREG_PRT1_BIE
.set Pin_1B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1B__BYP, CYREG_PRT1_BYP
.set Pin_1B__CTL, CYREG_PRT1_CTL
.set Pin_1B__DM0, CYREG_PRT1_DM0
.set Pin_1B__DM1, CYREG_PRT1_DM1
.set Pin_1B__DM2, CYREG_PRT1_DM2
.set Pin_1B__DR, CYREG_PRT1_DR
.set Pin_1B__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1B__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1B__MASK, 0x40
.set Pin_1B__PORT, 1
.set Pin_1B__PRT, CYREG_PRT1_PRT
.set Pin_1B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1B__PS, CYREG_PRT1_PS
.set Pin_1B__SHIFT, 6
.set Pin_1B__SLW, CYREG_PRT1_SLW

/* Pin_1C */
.set Pin_1C__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_1C__0__MASK, 0x20
.set Pin_1C__0__PC, CYREG_PRT1_PC5
.set Pin_1C__0__PORT, 1
.set Pin_1C__0__SHIFT, 5
.set Pin_1C__AG, CYREG_PRT1_AG
.set Pin_1C__AMUX, CYREG_PRT1_AMUX
.set Pin_1C__BIE, CYREG_PRT1_BIE
.set Pin_1C__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1C__BYP, CYREG_PRT1_BYP
.set Pin_1C__CTL, CYREG_PRT1_CTL
.set Pin_1C__DM0, CYREG_PRT1_DM0
.set Pin_1C__DM1, CYREG_PRT1_DM1
.set Pin_1C__DM2, CYREG_PRT1_DM2
.set Pin_1C__DR, CYREG_PRT1_DR
.set Pin_1C__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1C__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1C__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1C__MASK, 0x20
.set Pin_1C__PORT, 1
.set Pin_1C__PRT, CYREG_PRT1_PRT
.set Pin_1C__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1C__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1C__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1C__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1C__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1C__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1C__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1C__PS, CYREG_PRT1_PS
.set Pin_1C__SHIFT, 5
.set Pin_1C__SLW, CYREG_PRT1_SLW

/* Pin_1D */
.set Pin_1D__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_1D__0__MASK, 0x10
.set Pin_1D__0__PC, CYREG_PRT1_PC4
.set Pin_1D__0__PORT, 1
.set Pin_1D__0__SHIFT, 4
.set Pin_1D__AG, CYREG_PRT1_AG
.set Pin_1D__AMUX, CYREG_PRT1_AMUX
.set Pin_1D__BIE, CYREG_PRT1_BIE
.set Pin_1D__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1D__BYP, CYREG_PRT1_BYP
.set Pin_1D__CTL, CYREG_PRT1_CTL
.set Pin_1D__DM0, CYREG_PRT1_DM0
.set Pin_1D__DM1, CYREG_PRT1_DM1
.set Pin_1D__DM2, CYREG_PRT1_DM2
.set Pin_1D__DR, CYREG_PRT1_DR
.set Pin_1D__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1D__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1D__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1D__MASK, 0x10
.set Pin_1D__PORT, 1
.set Pin_1D__PRT, CYREG_PRT1_PRT
.set Pin_1D__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1D__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1D__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1D__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1D__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1D__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1D__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1D__PS, CYREG_PRT1_PS
.set Pin_1D__SHIFT, 4
.set Pin_1D__SLW, CYREG_PRT1_SLW

/* Pin_1E */
.set Pin_1E__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set Pin_1E__0__MASK, 0x08
.set Pin_1E__0__PC, CYREG_PRT1_PC3
.set Pin_1E__0__PORT, 1
.set Pin_1E__0__SHIFT, 3
.set Pin_1E__AG, CYREG_PRT1_AG
.set Pin_1E__AMUX, CYREG_PRT1_AMUX
.set Pin_1E__BIE, CYREG_PRT1_BIE
.set Pin_1E__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1E__BYP, CYREG_PRT1_BYP
.set Pin_1E__CTL, CYREG_PRT1_CTL
.set Pin_1E__DM0, CYREG_PRT1_DM0
.set Pin_1E__DM1, CYREG_PRT1_DM1
.set Pin_1E__DM2, CYREG_PRT1_DM2
.set Pin_1E__DR, CYREG_PRT1_DR
.set Pin_1E__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1E__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1E__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1E__MASK, 0x08
.set Pin_1E__PORT, 1
.set Pin_1E__PRT, CYREG_PRT1_PRT
.set Pin_1E__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1E__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1E__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1E__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1E__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1E__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1E__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1E__PS, CYREG_PRT1_PS
.set Pin_1E__SHIFT, 3
.set Pin_1E__SLW, CYREG_PRT1_SLW

/* Pin_1F */
.set Pin_1F__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_1F__0__MASK, 0x04
.set Pin_1F__0__PC, CYREG_PRT1_PC2
.set Pin_1F__0__PORT, 1
.set Pin_1F__0__SHIFT, 2
.set Pin_1F__AG, CYREG_PRT1_AG
.set Pin_1F__AMUX, CYREG_PRT1_AMUX
.set Pin_1F__BIE, CYREG_PRT1_BIE
.set Pin_1F__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1F__BYP, CYREG_PRT1_BYP
.set Pin_1F__CTL, CYREG_PRT1_CTL
.set Pin_1F__DM0, CYREG_PRT1_DM0
.set Pin_1F__DM1, CYREG_PRT1_DM1
.set Pin_1F__DM2, CYREG_PRT1_DM2
.set Pin_1F__DR, CYREG_PRT1_DR
.set Pin_1F__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1F__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1F__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1F__MASK, 0x04
.set Pin_1F__PORT, 1
.set Pin_1F__PRT, CYREG_PRT1_PRT
.set Pin_1F__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1F__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1F__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1F__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1F__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1F__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1F__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1F__PS, CYREG_PRT1_PS
.set Pin_1F__SHIFT, 2
.set Pin_1F__SLW, CYREG_PRT1_SLW

/* Pin_1G */
.set Pin_1G__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set Pin_1G__0__MASK, 0x02
.set Pin_1G__0__PC, CYREG_PRT1_PC1
.set Pin_1G__0__PORT, 1
.set Pin_1G__0__SHIFT, 1
.set Pin_1G__AG, CYREG_PRT1_AG
.set Pin_1G__AMUX, CYREG_PRT1_AMUX
.set Pin_1G__BIE, CYREG_PRT1_BIE
.set Pin_1G__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1G__BYP, CYREG_PRT1_BYP
.set Pin_1G__CTL, CYREG_PRT1_CTL
.set Pin_1G__DM0, CYREG_PRT1_DM0
.set Pin_1G__DM1, CYREG_PRT1_DM1
.set Pin_1G__DM2, CYREG_PRT1_DM2
.set Pin_1G__DR, CYREG_PRT1_DR
.set Pin_1G__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1G__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1G__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1G__MASK, 0x02
.set Pin_1G__PORT, 1
.set Pin_1G__PRT, CYREG_PRT1_PRT
.set Pin_1G__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1G__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1G__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1G__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1G__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1G__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1G__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1G__PS, CYREG_PRT1_PS
.set Pin_1G__SHIFT, 1
.set Pin_1G__SLW, CYREG_PRT1_SLW

/* Pin_1DP */
.set Pin_1DP__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set Pin_1DP__0__MASK, 0x01
.set Pin_1DP__0__PC, CYREG_PRT1_PC0
.set Pin_1DP__0__PORT, 1
.set Pin_1DP__0__SHIFT, 0
.set Pin_1DP__AG, CYREG_PRT1_AG
.set Pin_1DP__AMUX, CYREG_PRT1_AMUX
.set Pin_1DP__BIE, CYREG_PRT1_BIE
.set Pin_1DP__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1DP__BYP, CYREG_PRT1_BYP
.set Pin_1DP__CTL, CYREG_PRT1_CTL
.set Pin_1DP__DM0, CYREG_PRT1_DM0
.set Pin_1DP__DM1, CYREG_PRT1_DM1
.set Pin_1DP__DM2, CYREG_PRT1_DM2
.set Pin_1DP__DR, CYREG_PRT1_DR
.set Pin_1DP__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1DP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1DP__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1DP__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1DP__MASK, 0x01
.set Pin_1DP__PORT, 1
.set Pin_1DP__PRT, CYREG_PRT1_PRT
.set Pin_1DP__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1DP__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1DP__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1DP__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1DP__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1DP__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1DP__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1DP__PS, CYREG_PRT1_PS
.set Pin_1DP__SHIFT, 0
.set Pin_1DP__SLW, CYREG_PRT1_SLW

/* RGB_Red */
.set RGB_Red__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set RGB_Red__0__MASK, 0x20
.set RGB_Red__0__PC, CYREG_PRT2_PC5
.set RGB_Red__0__PORT, 2
.set RGB_Red__0__SHIFT, 5
.set RGB_Red__AG, CYREG_PRT2_AG
.set RGB_Red__AMUX, CYREG_PRT2_AMUX
.set RGB_Red__BIE, CYREG_PRT2_BIE
.set RGB_Red__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_Red__BYP, CYREG_PRT2_BYP
.set RGB_Red__CTL, CYREG_PRT2_CTL
.set RGB_Red__DM0, CYREG_PRT2_DM0
.set RGB_Red__DM1, CYREG_PRT2_DM1
.set RGB_Red__DM2, CYREG_PRT2_DM2
.set RGB_Red__DR, CYREG_PRT2_DR
.set RGB_Red__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_Red__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_Red__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_Red__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_Red__MASK, 0x20
.set RGB_Red__PORT, 2
.set RGB_Red__PRT, CYREG_PRT2_PRT
.set RGB_Red__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_Red__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_Red__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_Red__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_Red__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_Red__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_Red__PS, CYREG_PRT2_PS
.set RGB_Red__SHIFT, 5
.set RGB_Red__SLW, CYREG_PRT2_SLW

/* BUTTON_1 */
.set BUTTON_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set BUTTON_1__0__MASK, 0x08
.set BUTTON_1__0__PC, CYREG_PRT0_PC3
.set BUTTON_1__0__PORT, 0
.set BUTTON_1__0__SHIFT, 3
.set BUTTON_1__AG, CYREG_PRT0_AG
.set BUTTON_1__AMUX, CYREG_PRT0_AMUX
.set BUTTON_1__BIE, CYREG_PRT0_BIE
.set BUTTON_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_1__BYP, CYREG_PRT0_BYP
.set BUTTON_1__CTL, CYREG_PRT0_CTL
.set BUTTON_1__DM0, CYREG_PRT0_DM0
.set BUTTON_1__DM1, CYREG_PRT0_DM1
.set BUTTON_1__DM2, CYREG_PRT0_DM2
.set BUTTON_1__DR, CYREG_PRT0_DR
.set BUTTON_1__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_1__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_1__MASK, 0x08
.set BUTTON_1__PORT, 0
.set BUTTON_1__PRT, CYREG_PRT0_PRT
.set BUTTON_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_1__PS, CYREG_PRT0_PS
.set BUTTON_1__SHIFT, 3
.set BUTTON_1__SLW, CYREG_PRT0_SLW

/* BUTTON_2 */
.set BUTTON_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set BUTTON_2__0__MASK, 0x10
.set BUTTON_2__0__PC, CYREG_PRT0_PC4
.set BUTTON_2__0__PORT, 0
.set BUTTON_2__0__SHIFT, 4
.set BUTTON_2__AG, CYREG_PRT0_AG
.set BUTTON_2__AMUX, CYREG_PRT0_AMUX
.set BUTTON_2__BIE, CYREG_PRT0_BIE
.set BUTTON_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_2__BYP, CYREG_PRT0_BYP
.set BUTTON_2__CTL, CYREG_PRT0_CTL
.set BUTTON_2__DM0, CYREG_PRT0_DM0
.set BUTTON_2__DM1, CYREG_PRT0_DM1
.set BUTTON_2__DM2, CYREG_PRT0_DM2
.set BUTTON_2__DR, CYREG_PRT0_DR
.set BUTTON_2__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_2__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_2__MASK, 0x10
.set BUTTON_2__PORT, 0
.set BUTTON_2__PRT, CYREG_PRT0_PRT
.set BUTTON_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_2__PS, CYREG_PRT0_PS
.set BUTTON_2__SHIFT, 4
.set BUTTON_2__SLW, CYREG_PRT0_SLW

/* RGB_Blue */
.set RGB_Blue__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set RGB_Blue__0__MASK, 0x08
.set RGB_Blue__0__PC, CYREG_PRT2_PC3
.set RGB_Blue__0__PORT, 2
.set RGB_Blue__0__SHIFT, 3
.set RGB_Blue__AG, CYREG_PRT2_AG
.set RGB_Blue__AMUX, CYREG_PRT2_AMUX
.set RGB_Blue__BIE, CYREG_PRT2_BIE
.set RGB_Blue__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_Blue__BYP, CYREG_PRT2_BYP
.set RGB_Blue__CTL, CYREG_PRT2_CTL
.set RGB_Blue__DM0, CYREG_PRT2_DM0
.set RGB_Blue__DM1, CYREG_PRT2_DM1
.set RGB_Blue__DM2, CYREG_PRT2_DM2
.set RGB_Blue__DR, CYREG_PRT2_DR
.set RGB_Blue__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_Blue__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_Blue__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_Blue__MASK, 0x08
.set RGB_Blue__PORT, 2
.set RGB_Blue__PRT, CYREG_PRT2_PRT
.set RGB_Blue__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_Blue__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_Blue__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_Blue__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_Blue__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_Blue__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_Blue__PS, CYREG_PRT2_PS
.set RGB_Blue__SHIFT, 3
.set RGB_Blue__SLW, CYREG_PRT2_SLW

/* UART_LOG */
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_LOG_IntClock__INDEX, 0x00
.set UART_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_LOG_IntClock__PM_ACT_MSK, 0x01
.set UART_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_LOG_IntClock__PM_STBY_MSK, 0x01

/* Clock_PWM */
.set Clock_PWM__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_PWM__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_PWM__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_PWM__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM__INDEX, 0x01
.set Clock_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM__PM_ACT_MSK, 0x02
.set Clock_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM__PM_STBY_MSK, 0x02

/* RGB_Green */
.set RGB_Green__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set RGB_Green__0__MASK, 0x10
.set RGB_Green__0__PC, CYREG_PRT2_PC4
.set RGB_Green__0__PORT, 2
.set RGB_Green__0__SHIFT, 4
.set RGB_Green__AG, CYREG_PRT2_AG
.set RGB_Green__AMUX, CYREG_PRT2_AMUX
.set RGB_Green__BIE, CYREG_PRT2_BIE
.set RGB_Green__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_Green__BYP, CYREG_PRT2_BYP
.set RGB_Green__CTL, CYREG_PRT2_CTL
.set RGB_Green__DM0, CYREG_PRT2_DM0
.set RGB_Green__DM1, CYREG_PRT2_DM1
.set RGB_Green__DM2, CYREG_PRT2_DM2
.set RGB_Green__DR, CYREG_PRT2_DR
.set RGB_Green__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_Green__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_Green__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_Green__MASK, 0x10
.set RGB_Green__PORT, 2
.set RGB_Green__PRT, CYREG_PRT2_PRT
.set RGB_Green__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_Green__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_Green__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_Green__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_Green__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_Green__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_Green__PS, CYREG_PRT2_PS
.set RGB_Green__SHIFT, 4
.set RGB_Green__SLW, CYREG_PRT2_SLW

/* Rx_UARTLOG */
.set Rx_UARTLOG__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_UARTLOG__0__MASK, 0x40
.set Rx_UARTLOG__0__PC, CYREG_PRT12_PC6
.set Rx_UARTLOG__0__PORT, 12
.set Rx_UARTLOG__0__SHIFT, 6
.set Rx_UARTLOG__AG, CYREG_PRT12_AG
.set Rx_UARTLOG__BIE, CYREG_PRT12_BIE
.set Rx_UARTLOG__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_UARTLOG__BYP, CYREG_PRT12_BYP
.set Rx_UARTLOG__DM0, CYREG_PRT12_DM0
.set Rx_UARTLOG__DM1, CYREG_PRT12_DM1
.set Rx_UARTLOG__DM2, CYREG_PRT12_DM2
.set Rx_UARTLOG__DR, CYREG_PRT12_DR
.set Rx_UARTLOG__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_UARTLOG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_UARTLOG__MASK, 0x40
.set Rx_UARTLOG__PORT, 12
.set Rx_UARTLOG__PRT, CYREG_PRT12_PRT
.set Rx_UARTLOG__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_UARTLOG__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_UARTLOG__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_UARTLOG__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_UARTLOG__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_UARTLOG__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_UARTLOG__PS, CYREG_PRT12_PS
.set Rx_UARTLOG__SHIFT, 6
.set Rx_UARTLOG__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_UARTLOG__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_UARTLOG__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_UARTLOG__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_UARTLOG__SLW, CYREG_PRT12_SLW

/* isr_button */
.set isr_button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button__INTC_MASK, 0x02
.set isr_button__INTC_NUMBER, 1
.set isr_button__INTC_PRIOR_NUM, 7
.set isr_button__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Led_Red */
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Led_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Pin_Red_Led */
.set Pin_Red_Led__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_Red_Led__0__MASK, 0x40
.set Pin_Red_Led__0__PC, CYREG_PRT0_PC6
.set Pin_Red_Led__0__PORT, 0
.set Pin_Red_Led__0__SHIFT, 6
.set Pin_Red_Led__AG, CYREG_PRT0_AG
.set Pin_Red_Led__AMUX, CYREG_PRT0_AMUX
.set Pin_Red_Led__BIE, CYREG_PRT0_BIE
.set Pin_Red_Led__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Red_Led__BYP, CYREG_PRT0_BYP
.set Pin_Red_Led__CTL, CYREG_PRT0_CTL
.set Pin_Red_Led__DM0, CYREG_PRT0_DM0
.set Pin_Red_Led__DM1, CYREG_PRT0_DM1
.set Pin_Red_Led__DM2, CYREG_PRT0_DM2
.set Pin_Red_Led__DR, CYREG_PRT0_DR
.set Pin_Red_Led__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Red_Led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Red_Led__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Red_Led__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Red_Led__MASK, 0x40
.set Pin_Red_Led__PORT, 0
.set Pin_Red_Led__PRT, CYREG_PRT0_PRT
.set Pin_Red_Led__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Red_Led__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Red_Led__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Red_Led__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Red_Led__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Red_Led__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Red_Led__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Red_Led__PS, CYREG_PRT0_PS
.set Pin_Red_Led__SHIFT, 6
.set Pin_Red_Led__SLW, CYREG_PRT0_SLW

/* TX_DEBUGLOG */
.set TX_DEBUGLOG__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set TX_DEBUGLOG__0__MASK, 0x80
.set TX_DEBUGLOG__0__PC, CYREG_PRT12_PC7
.set TX_DEBUGLOG__0__PORT, 12
.set TX_DEBUGLOG__0__SHIFT, 7
.set TX_DEBUGLOG__AG, CYREG_PRT12_AG
.set TX_DEBUGLOG__BIE, CYREG_PRT12_BIE
.set TX_DEBUGLOG__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_DEBUGLOG__BYP, CYREG_PRT12_BYP
.set TX_DEBUGLOG__DM0, CYREG_PRT12_DM0
.set TX_DEBUGLOG__DM1, CYREG_PRT12_DM1
.set TX_DEBUGLOG__DM2, CYREG_PRT12_DM2
.set TX_DEBUGLOG__DR, CYREG_PRT12_DR
.set TX_DEBUGLOG__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_DEBUGLOG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_DEBUGLOG__MASK, 0x80
.set TX_DEBUGLOG__PORT, 12
.set TX_DEBUGLOG__PRT, CYREG_PRT12_PRT
.set TX_DEBUGLOG__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_DEBUGLOG__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_DEBUGLOG__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_DEBUGLOG__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_DEBUGLOG__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_DEBUGLOG__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_DEBUGLOG__PS, CYREG_PRT12_PS
.set TX_DEBUGLOG__SHIFT, 7
.set TX_DEBUGLOG__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_DEBUGLOG__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_DEBUGLOG__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_DEBUGLOG__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_DEBUGLOG__SLW, CYREG_PRT12_SLW

/* SEVEN_Select */
.set SEVEN_Select__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SEVEN_Select__0__MASK, 0x20
.set SEVEN_Select__0__PC, CYREG_PRT3_PC5
.set SEVEN_Select__0__PORT, 3
.set SEVEN_Select__0__SHIFT, 5
.set SEVEN_Select__AG, CYREG_PRT3_AG
.set SEVEN_Select__AMUX, CYREG_PRT3_AMUX
.set SEVEN_Select__BIE, CYREG_PRT3_BIE
.set SEVEN_Select__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SEVEN_Select__BYP, CYREG_PRT3_BYP
.set SEVEN_Select__CTL, CYREG_PRT3_CTL
.set SEVEN_Select__DM0, CYREG_PRT3_DM0
.set SEVEN_Select__DM1, CYREG_PRT3_DM1
.set SEVEN_Select__DM2, CYREG_PRT3_DM2
.set SEVEN_Select__DR, CYREG_PRT3_DR
.set SEVEN_Select__INP_DIS, CYREG_PRT3_INP_DIS
.set SEVEN_Select__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SEVEN_Select__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SEVEN_Select__LCD_EN, CYREG_PRT3_LCD_EN
.set SEVEN_Select__MASK, 0x20
.set SEVEN_Select__PORT, 3
.set SEVEN_Select__PRT, CYREG_PRT3_PRT
.set SEVEN_Select__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SEVEN_Select__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SEVEN_Select__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SEVEN_Select__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SEVEN_Select__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SEVEN_Select__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SEVEN_Select__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SEVEN_Select__PS, CYREG_PRT3_PS
.set SEVEN_Select__SHIFT, 5
.set SEVEN_Select__SLW, CYREG_PRT3_SLW

/* PWM_Led_Green */
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Led_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* Pin_Green_Led */
.set Pin_Green_Led__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_Green_Led__0__MASK, 0x80
.set Pin_Green_Led__0__PC, CYREG_PRT0_PC7
.set Pin_Green_Led__0__PORT, 0
.set Pin_Green_Led__0__SHIFT, 7
.set Pin_Green_Led__AG, CYREG_PRT0_AG
.set Pin_Green_Led__AMUX, CYREG_PRT0_AMUX
.set Pin_Green_Led__BIE, CYREG_PRT0_BIE
.set Pin_Green_Led__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Green_Led__BYP, CYREG_PRT0_BYP
.set Pin_Green_Led__CTL, CYREG_PRT0_CTL
.set Pin_Green_Led__DM0, CYREG_PRT0_DM0
.set Pin_Green_Led__DM1, CYREG_PRT0_DM1
.set Pin_Green_Led__DM2, CYREG_PRT0_DM2
.set Pin_Green_Led__DR, CYREG_PRT0_DR
.set Pin_Green_Led__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Green_Led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Green_Led__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Green_Led__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Green_Led__MASK, 0x80
.set Pin_Green_Led__PORT, 0
.set Pin_Green_Led__PRT, CYREG_PRT0_PRT
.set Pin_Green_Led__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Green_Led__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Green_Led__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Green_Led__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Green_Led__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Green_Led__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Green_Led__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Green_Led__PS, CYREG_PRT0_PS
.set Pin_Green_Led__SHIFT, 7
.set Pin_Green_Led__SLW, CYREG_PRT0_SLW

/* PWM_Led_Yellow */
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Pin_Yellow_Led */
.set Pin_Yellow_Led__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_Yellow_Led__0__MASK, 0x01
.set Pin_Yellow_Led__0__PC, CYREG_PRT2_PC0
.set Pin_Yellow_Led__0__PORT, 2
.set Pin_Yellow_Led__0__SHIFT, 0
.set Pin_Yellow_Led__AG, CYREG_PRT2_AG
.set Pin_Yellow_Led__AMUX, CYREG_PRT2_AMUX
.set Pin_Yellow_Led__BIE, CYREG_PRT2_BIE
.set Pin_Yellow_Led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Yellow_Led__BYP, CYREG_PRT2_BYP
.set Pin_Yellow_Led__CTL, CYREG_PRT2_CTL
.set Pin_Yellow_Led__DM0, CYREG_PRT2_DM0
.set Pin_Yellow_Led__DM1, CYREG_PRT2_DM1
.set Pin_Yellow_Led__DM2, CYREG_PRT2_DM2
.set Pin_Yellow_Led__DR, CYREG_PRT2_DR
.set Pin_Yellow_Led__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Yellow_Led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Yellow_Led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Yellow_Led__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Yellow_Led__MASK, 0x01
.set Pin_Yellow_Led__PORT, 2
.set Pin_Yellow_Led__PRT, CYREG_PRT2_PRT
.set Pin_Yellow_Led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Yellow_Led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Yellow_Led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Yellow_Led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Yellow_Led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Yellow_Led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Yellow_Led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Yellow_Led__PS, CYREG_PRT2_PS
.set Pin_Yellow_Led__SHIFT, 0
.set Pin_Yellow_Led__SLW, CYREG_PRT2_SLW

/* isr_UARTLOG_RX */
.set isr_UARTLOG_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UARTLOG_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UARTLOG_RX__INTC_MASK, 0x01
.set isr_UARTLOG_RX__INTC_NUMBER, 0
.set isr_UARTLOG_RX__INTC_PRIOR_NUM, 7
.set isr_UARTLOG_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_UARTLOG_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UARTLOG_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Seven_Segment_Register */
.set Seven_Segment_Register_Sync_ctrl_reg__0__MASK, 0x01
.set Seven_Segment_Register_Sync_ctrl_reg__0__POS, 0
.set Seven_Segment_Register_Sync_ctrl_reg__1__MASK, 0x02
.set Seven_Segment_Register_Sync_ctrl_reg__1__POS, 1
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Seven_Segment_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Seven_Segment_Register_Sync_ctrl_reg__2__MASK, 0x04
.set Seven_Segment_Register_Sync_ctrl_reg__2__POS, 2
.set Seven_Segment_Register_Sync_ctrl_reg__3__MASK, 0x08
.set Seven_Segment_Register_Sync_ctrl_reg__3__POS, 3
.set Seven_Segment_Register_Sync_ctrl_reg__4__MASK, 0x10
.set Seven_Segment_Register_Sync_ctrl_reg__4__POS, 4
.set Seven_Segment_Register_Sync_ctrl_reg__5__MASK, 0x20
.set Seven_Segment_Register_Sync_ctrl_reg__5__POS, 5
.set Seven_Segment_Register_Sync_ctrl_reg__6__MASK, 0x40
.set Seven_Segment_Register_Sync_ctrl_reg__6__POS, 6
.set Seven_Segment_Register_Sync_ctrl_reg__7__MASK, 0x80
.set Seven_Segment_Register_Sync_ctrl_reg__7__POS, 7
.set Seven_Segment_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Seven_Segment_Register_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Seven_Segment_Register_Sync_ctrl_reg__MASK, 0xFF
.set Seven_Segment_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Seven_Segment_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Seven_Segment_Register_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
