<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <name preferredWidth="206" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="544" />
   <clocksource preferredWidth="543" />
   <frequency preferredWidth="537" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Library,Library/University Program/Generic IO,Project" />
 <window width="1366" height="728" x="1358" y="-8" />
 <hdlexample language="VHDL" />
</preferences>
