{"design__instance__count": 485, "design__instance__area": 4817.12, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 6.67489e-05, "power__switching__total": 1.89035e-05, "power__leakage__total": 2.44257e-09, "power__total": 8.56548e-05, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.32953, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.32697, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.125583, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.42673, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.125583, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.42673, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -1.32953, "clock__skew__worst_setup": -1.32697, "timing__hold__ws": 0.125583, "timing__setup__ws": 1.42673, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.125583, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.42673, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 108.26 118.98", "design__core__bbox": "5.52 10.88 102.58 106.08", "design__io": 19, "design__die__area": 12880.8, "design__core__area": 9240.11, "design__instance__count__stdcell": 485, "design__instance__area__stdcell": 4817.12, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.521327, "design__instance__utilization__stdcell": 0.521327, "floorplan__design__io": 17, "design__io__hpwl": 753874, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 85.658, "design__instance__displacement__mean": 0.154, "design__instance__displacement__max": 5.44, "route__wirelength__estimated": 5269.73, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 20, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0}