[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CD74HCT4052M96 production of TEXAS INSTRUMENTS from the text:TG\nTG\nTG\nTG\nTG\nTG\nTG3A\nCOMMO N\nOUT/INBINARY\nTO\n1 OF 8\nDECODER\nWITH\nENABLE11\n10\n9\n6ES2S1S0\nLOGIC\nLEVEL\nCONVERSION\n8 7\nGND V EE16VCC\n13 14 15 12 1 5 2 4A A A A A A A A7 6 5 4 3 2 1 0CHANNEL IN/OUT\nTG\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nCDx4HC405x, CDx4HCT405x High-Speed CMOS LogicAnalog\nMultiplexers andDemultiplexers\n11Features\n1•Wide Analog Input Voltage Range: ±5-VMaximum\n•Low ON-Resistance\n–70-ΩTypical (VCC–VEE=4.5V)\n–40-ΩTypical (VCC–VEE=9V)\n•Low Crosstalk Between Switches\n•Fast Switching andPropagation Speeds\n•Break-Before-Make Switching\n•Wide Operating Temperature Range:\n–55°Cto+125 °C\n•CD54HC andCD74HC Types\n–Operation Control Voltage: 2Vto6V\n–Switch Voltage: 0Vto10V\n•CD54HCT andCD74HCT Types\n–Operation Control Voltage: 4.5Vto5.5V\n–Switch Voltage: 0Vto10V\n–Direct LSTTL Input Logic Compatibility\nVIL=0.8-V Max, VIH=2-VMin\n–CMOS Input Compatibility\nII≤1µAatVOL,VOH\n•OnProducts Compliant toMIL-PRF-38535,\nAllParameters AreTested Unless Otherwise\nNoted. OnAllOther Products, Production\nProcessing Does NotNecessarily Include Testing\nofAllParameters.\n2Applications\n•Digital Radio\n•Signal Gating\n•Factory Automation\n•Televisions\n•Appliances\n•Programmable Logic Circuits\n•Sensors3Description\nThe CDx4HC405x and CDx4HCT405x devices are\ndigitally controlled analog switches that use silicon\ngate CMOS technology toachieve operating speeds\nsimilar toLSTTL with thelow-power consumption of\nstandard CMOS integrated circuits.\nThese analog multiplexers anddemultiplexers control\nanalog voltages that may vary across thevoltage\nsupply range (for example, VCCtoVEE).They are\nbidirectional switches that allow any analog input to\nbeused asanoutput and vice versa. The switches\nhave lowONresistance and lowOFF leakages. In\naddition, allthese devices have anenable control\nthat, when high, disables allswitches totheir OFF\nstate.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nCD54HCx405xF CDIP (16) 19.56 mm×6.92 mm\nCD74HCx405xE PDIP (16) 19.30 mm×6.35 mm\nCD74HCx405xM SOIC (16) 9.90 mm×3.91 mm\nCD74HCx405xNS SOP (16) 10.30 mm×5.30 mm\nCD74HCx405xPW TSSOP (16) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFunctional Diagram ofHC4051 andHCT4051\n2CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings ............................................................ 6\n6.3 Recommended Operating Conditions ...................... 6\n6.4 Thermal Information .................................................. 7\n6.5 Electrical Characteristics: HCDevices ...................... 7\n6.6 Electrical Characteristics: HCT Devices ................. 10\n6.7 Switching Characteristics, VCC=5V...................... 12\n6.8 Switching Characteristics, CL=50pF.................... 13\n6.9 Analog Channel Specifications ............................... 16\n6.10 Typical Characteristics .......................................... 17\n7Parameter Measurement Information ................ 18\n8Detailed Description ............................................ 20\n8.1 Overview ................................................................. 208.2 Functional Block Diagrams ..................................... 20\n8.3 Feature Description ................................................. 22\n8.4 Device Functional Modes ........................................ 22\n9Application andImplementation ........................ 23\n9.1 Application Information ............................................ 23\n9.2 Typical Application ................................................. 23\n10Power Supply Recommendations ..................... 24\n11Layout ................................................................... 25\n11.1 Layout Guidelines ................................................. 25\n11.2 Layout Example .................................................... 25\n12Device andDocumentation Support ................. 26\n12.1 Documentation Support ........................................ 26\n12.2 Related Links ........................................................ 26\n12.3 Receiving Notification ofDocumentation Updates 26\n12.4 Community Resources .......................................... 26\n12.5 Trademarks ........................................................... 26\n12.6 Electrostatic Discharge Caution ............................ 26\n12.7 Glossary ................................................................ 27\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 27\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision L(February 2017) toRevision M Page\n•Changed Feature From: 7-ΩTypical To:70-ΩTypical ......................................................................................................... 1\nChanges from Revision K(September 2015) toRevision L Page\n•Changed Charged device model (CDM) value from: ±1000 Vto:±200V............................................................................. 6\n•Added Receiving Notification ofDocumentation Updates section ...................................................................................... 26\nChanges from Revision J(February 2011) toRevision K Page\n•Removed Ordering Information table. .................................................................................................................................... 1\n•Added Device Information table, PinFunctions table, ESD Ratings table, Thermal Information table, Detailed\nDescription section, Applications andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information section ......1\n•Added Military Disclaimer toFeatures list.............................................................................................................................. 1\n141516\n913\n12\n11\n101\n2\n3\n4\n5\n76\n8A4\nA6\nA\nA7\nA5\nE\nGNDVEEVCC\nA1\nA0\nA3\nS0\nS1\nS2A2\nCHANNEL\nIN/OUTCHANNEL\nIN/OUT\nCHANNEL\nIN/OUTCOM OUT/IN\nADDRESS\nSELECT\n3CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nCD54HC4051, CD54HCT4051, CD74HC4051, CD74HCT4051 J,N,D,NS,PWPackages\n16-Pin CDIP, PDIP, SOIC, SO,TSSOP\nTopView\nPinFunctions forCDx4HCx4051B\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 CHA4IN/OUT I/O Channel 4in/out\n2 CHA6IN/OUT I/O Channel 6in/out\n3 COM OUT/IN I/O Common out/in\n4 CHA7IN/OUT I/O Channel 7in/out\n5 CHA5IN/OUT I/O Channel 5in/out\n6 E I Enable Channels (Active Low). See Table 1.\n7 VEE — Negative power input\n8 GND — Ground\n9 S2 I Channel select 2.See Table 1.\n10 S1 I Channel select 1.See Table 1.\n11 S0 I Channel select 0.See Table 1.\n12 CHA3IN/OUT I/O Channel 3in/out\n13 CHA0IN/OUT I/O Channel 0in/out\n14 CHA1IN/OUT I/O Channel 1in/out\n15 CHA2IN/OUT I/O Channel 2in/out\n16 VCC — Positive power input\n141516\n913\n12\n11\n101\n2\n3\n4\n5\n76\n8B0\nB2\nBN\nB3\nB1\nE\nGNDVEEVCC\nA1\nAN\nA0\nA3\nS0\nS1A2CHANNEL\nIN/OUTCHANNEL\nIN/OUT\nCHANNEL\nIN/OUTCOM OUT/IN\nCHANNEL\nIN/OUTCOM OUT/IN\n4CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedCD54HC4052, CD74HC4052, CD74HCT4052 J,N,D,NS,PWPackages\n16-Pin CDIP, PDIP, SOIC, SO,TSSOP\nTopView\nPinFunctions forCDx4HCx4052B\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 CHB0IN/OUT I/O Channel B0in/out\n2 CHB2IN/OUT I/O Channel B2in/out\n3 COM BOUT/IN I/O Bcommon out/in\n4 CHB3IN/OUT I/O Channel B3in/out\n5 CHB1IN/OUT I/O Channel B1in/out\n6 E I Enable channels (Active Low). See Table 2.\n7 VEE — Negative power input\n8 GND — Ground\n9 S1 I Channel select 1.See Table 2.\n10 S0 I Channel select 0.See Table 2.\n11 CHA3IN/OUT I/O Channel A3in/out\n12 CHA0IN/OUT I/O Channel A0in/out\n13 COM AIN/OUT I/O Acommon out/in\n14 CHA1IN/OUT I/O Channel A1in/out\n15 CHA2IN/OUT I/O Channel A2in/out\n16 VCC — Positive power input\n141516\n913\n12\n11\n101\n2\n3\n4\n5\n76\n8B1\nB0\nC1\nCN\nC0\nE\nGNDVEEVCC\nAN\nA1\nA0\nS0\nS1\nS2BNCHANNEL\nIN/OUT\nIN/OUTCOM OUT/INCHANNEL\nIN/OUTCOM OUT/INCOM OUT/IN\n5CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedCD54HC4053 CD74HC4053 CD74HCT4053 J,N,D,NS,PWPackages\n16-Pin CDIP, PDIP, SOIC, SOP, TSSOP\nTOP VIEW\nPinFunctions CDx4HCx4053B\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 B1IN/OUT I/O Bchannel Yin/out\n2 B0IN/OUT I/O Bchannel Xin/out\n3 C1IN/OUT I/O Cchannel Yin/out\n4 COM COUT/IN I/O Ccommon out/in\n5 C0IN/OUT I/O Cchannel Xin/out\n6 E I Enable channels (Active Low). See Table 3.\n7 VEE — Negative power input\n8 GND — Ground\n9 S2 I Channel select 2.See Table 3.\n10 S1 I Channel select 1.See Table 3.\n11 S0 I Channel select 0.See Table 3.\n12 A0IN/OUT I/O Achannel Xin/out\n13 A1IN/OUT I/O Achannel Yin/out\n14 COM AOUT/IN I/O Acommon out/in\n15 COM BOUT/IN I/O Bcommon out/in\n16 VCC — Positive power input\n6CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages referenced toGND unless otherwise specified.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC–VEEDCsupply voltage –0.5 10.5 V\nVCC DCsupply voltage –0.5 7 V\nVEE DCsupply voltage 0.5 –7 V\nIIK DCinput diode current VI<–0.5VorVI>VCC+0.5V ±20 mA\nIOK DCswitch diode current VI<VEE–0.5VorVI>VCC+0.5V ±20 mA\nDCswitch current(2)VI>VEE–0.5VorVI<VCC+0.5V ±25 mA\nICC DCVCCorground current ±50 mA\nIEE DCVEEcurrent –20 mA\nTJMAX Maximum junction temperature 150 °C\nTLMAX Maximum lead temperature Soldering 10s 300 °C\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±500\nV Charged device model (CDM), perJEDEC specification JESD22-C101 or\nANSI/ESDA/JEDEC JS-002(2) ±200\n(1) Formaximum reliability, nominal operating conditions must beselected sothatoperation isalways within theranges specified inthe\nRecommended Operating Conditions table.\n(2) Allvoltages referenced toGND unless otherwise specified.\n(3) Incertain applications, theexternal load resistor current may include both VCCandsignal linecomponents. Toavoid drawing VCC\ncurrent when switch current flows intothetransmission gate inputs, thevoltage drop across thebidirectional switch must notexceed\n0.6V(calculated from rONvalues shown inElectrical Characteristics: HCDevices andElectrical Characteristics: HCT Devices tables).\nNoVCCcurrent willflow through RLiftheswitch current flows intoterminal 3ontheHCandHCT4051; terminals 3and13ontheHC\nandHCT4052; terminals 4,14,and15ontheHCandHCT4053.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN NOM MAX UNIT\nVCCSupply voltage range\n(TA=fullpackage temperature\nrange)(2)CD54 and74HC types 2 6\nV\nCD54 and74HCT types 4.5 5.5\nVCC–\nVEESupply voltage range\n(TA=fullpackage temperature range)CD54 and74HC types, CD54 and74HCT\ntypes (see Figure 1)2 10 V\nVEESupply voltage range\n(TA=fullpackage temperature\nrange)(3)CD54 and74HC types, CD54 and74HCT\ntypes (see Figure 2)0 –6 V\nVI DCinput control voltage GND VCC V\nVIS Analog switch I/Ovoltage VEE VCC V\nTA Operating temperature –55 125 °C\ntr,tf Input riseandfalltimes2V 0 1000\nns 4.5V 0 500\n6V 0 400\n7CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)CD74HC4051\nUNIT N(PDIP) NS(SO) PW(TSSOP)\n16PINS 16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 49.0 83.0 107.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 36.3 41.2 42.4 °C/W\nRθJB Junction-to-board thermal resistance 29.0 43.3 52.8 °C/W\nψJT Junction-to-top characterization parameter 21.2 9.2 4.2 °C/W\nψJB Junction-to-board characterization parameter 28.9 43.0 52.2 °C/W\n6.5 Electrical Characteristics: HCDevices\nPARAMETERSTEST CONDITIONS\nMIN TYP MAX UNITVIS\n(V)VI\n(V)VEE\n(V)VCC\n(V)TA\nVIH High-level input voltage225°C 1.5\nV–40°Cto\n+85°C1.5\n–55°Cto\n+125 °C1.5\n4.525°C 3.15\n–40°Cto\n+85°C3.15\n–55°Cto\n+125 °C3.15\n625°C 4.2\n–40°Cto\n+85°C4.2\n–55°Cto\n+125 °C4.2\nVIL Low-level input voltage225°C 0.5\nV–40°Cto\n+85°C0.5\n–55°Cto\n+125 °C0.5\n4.525°C 1.35\n–40°Cto\n+85°C1.35\n–55°Cto\n+125 °C1.35\n625°C 1.8\n–40°Cto\n+85°C1.8\n–55°Cto\n+125 °C1.8\n8CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedElectrical Characteristics: HCDevices (continued)\nPARAMETERSTEST CONDITIONS\nMIN TYP MAX UNIT VIS\n(V)VI\n(V)VEE\n(V)VCC\n(V)TA\nrONON\nresistanceIO=1mA\nSee Figure 21VCCorVEE\nVIL\nor\nVIH0 4.525°C 70 160\nΩ–40°Cto\n+85°C200\n–55°Cto\n+125 °C240\n0 625°C 60 140\n–40°Cto\n+85°C175\n–55°Cto\n+125 °C210\n–4.5 4.525°C 40 120\n–40°Cto\n+85°C150\n–55°Cto\n+125 °C180\nVCCtoVEE0 4.525°C 90 180\n–40°Cto\n+85°C225\n–55°Cto\n+125 °C270\n0 625°C 80 160\n–40°Cto\n+85°C200\n–55°Cto\n+125 °C240\n–4.5 4.525°C 45 130\n–40°Cto\n+85°C162\n–55°Cto\n+125 °C195\nΔrONMaximum ONresistance\nbetween anytwochannels0 4.5 25°C 10\nΩ 0 6 25°C 8.5\n–4.5 4.5 25°C 5\n9CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedElectrical Characteristics: HCDevices (continued)\nPARAMETERSTEST CONDITIONS\nMIN TYP MAX UNIT VIS\n(V)VI\n(V)VEE\n(V)VCC\n(V)TA\nIIZSwitch\nON/OFF\nleakage\ncurrent1and2\nchannels\nForswitch OFF:\nWhen VIS=VCC,\nVOS=VEE;\nWhen VIS=VEE,\nVOS=VCC,\nForswitch ON:\nAllapplicable\ncombinations of\nVISandVOS\nvoltage levelsVIL\nor\nVIH0 625°C ±0.1\nµA–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4053 –5 525°C ±0.1\n–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4channels 0 625°C ±0.1\n–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4052 –5 525°C ±0.2\n–40°Cto\n+85°C±2\n–55°Cto\n+125 °C±2\n8channels 0 625°C ±0.2\n–40°Cto\n+85°C±2\n–55°Cto\n+125 °C±2\n4051 –5 525°C ±0.4\n–40°Cto\n+85°C±4\n–55°Cto\n+125 °C±4\nIIL Control input leakage currentVCC\nor\nGND0 625°C ±0.1\nµA–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\nICCQuiescent\ndevice\ncurrentIO=0When VIS=VEE,\nVOS=VCC\nVCC\nor\nGND0 625°C 8\nµA–40°Cto\n+85°C80\n–55°Cto\n+125 °C160\nWhen VIS=VCC,\nVOS=VEE–5 525°C 16\n–40°Cto\n+85°C160\n–55°Cto\n+125 °C320\n10CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated6.6 Electrical Characteristics: HCT Devices\nPARAMETERTEST CONDITIONS\nMIN TYP MAX UNITVIS\n(V)VI\n(V)VEE\n(V)VCC\n(V)TA\nVIH High-level input voltage4.5\nto\n5.525°C 2\nV–40°Cto\n+85°C2\n–55°Cto\n+125 °C2\nVIL Low-level input voltage4.5\nto\n5.525°C 0.8\nV–40°Cto\n+85°C0.8\n–55°Cto\n+125 °C0.8\nrON ONresistanceIO=1mA\nSee Figure 6VCCorVEE\nVIL\nor\nVIH0 4.525°C 70 160\nΩ–40°Cto\n+85°C200\n–55°Cto\n+125 °C240\n–4.5 4.525°C 40 120\n–40°Cto\n+85°C150\n–55°Cto\n+125 °C180\nVCCtoVEE0 4.525°C 90 180\n–40°Cto\n+85°C225\n–55°Cto\n+125 °C270\n–4.5 4.525°C 45 130\n–40°Cto\n+85°C162\n–55°Cto\n+125 °C195\nΔrONMaximum ONresistance\nbetween anytwochannels0 4.5 25°C 10\nΩ\n–4.5 4.5 25°C 5\n11CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedElectrical Characteristics: HCT Devices (continued)\nPARAMETERTEST CONDITIONS\nMIN TYP MAX UNIT VIS\n(V)VI\n(V)VEE\n(V)VCC\n(V)TA\n(1) Anyvoltage between VCCandGND.\n(2) Fordual-supply systems, theoretical worst-case (VI=2.4V,VCC=5.5V)specification is1.8mA.IIZSwitch\nON/OFF\nleakage\ncurrent1and2\nchannels\nForswitch OFF:\nWhen VIS=VCC,\nVOS=VEE;\nWhen VIS=VEE,\nVOS=VCC\nForswitch ON:\nAllapplicable\ncombinations of\nVISandVOS\nvoltage levelsVIL\nor\nVIH0 625°C ±0.1\nµA–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4053 –5 525°C ±0.1\n–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4channels 0 625°C ±0.1\n–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\n4052 –5 525°C ±0.2\n–40°Cto\n+85°C±2\n–55°Cto\n+125 °C±2\n8channels 0 625°C ±0.2\n–40°Cto\n+85°C±2\n–55°Cto\n+125 °C±2\n4051 –5 525°C ±0.4\n–40°Cto\n+85°C±4\n–55°Cto\n+125 °C±4\nIIL Control input leakage current See(1)5.525°C ±0.1\nµA–40°Cto\n+85°C±1\n–55°Cto\n+125 °C±1\nICCQuiescent\ndevice\ncurrentIO=0When VIS=VEE,\nVOS=VCC\nVCC\nor\nGND0 5.525°C 8\nµA–40°Cto\n+85°C80\n–55°Cto\n+125 °C160\nWhen VIS=VCC,\nVOS=VEE–4.5 5.525°C 16\nµA–40°Cto\n+85°C160\n–55°Cto\n+125 °C320\nΔICCAdditional quiescent\ndevice current perinput pin:\n1unitload(2)ΔICC(2)VCC–2.1 4.5to5.525°C 100 360\nµA–40°Cto\n+85°C450\n–55°Cto\n+125 °C490\n12CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated(1) CPDisused todetermine thedynamic power consumption, perpackage. PD=CPDVCC2fI+∑(CL+CS)VCC2fO,fO=output frequency,\nfI=input frequency, CL=output load capacitance, CS=switch capacitance, VCC=supply voltage6.7 Switching Characteristics, VCC=5V\nVCC=5V,TA=25°C,input tr,tf=6ns\nPARAMETER TEST CONDITIONSCL\n(pF)MIN TYP MAX UNIT\ntPHL,tPLH\nPropagation delaySwitch INtoOUTCDx4HC4051\n154\nnsCDx4HCT4051 4\nCDx4HC4052 4\nCDx4HCT4052 4\nCDx4HC4053 4\nCDx4HCT4053 4\ntPHZ,tPLZ Switch turn-off (SorE)CDx4HC4051\n1519\nnsCDx4HCT4051 19\nCDx4HC4052 21\nCDx4HCT4052 21\nCDx4HC4053 18\nCDx4HCT4053 18\ntPZH,tPZL Switch turn-on (SorE)CDx4HC4051\n1519\nnsCDx4HCT4051 23\nCDx4HC4052 27\nCDx4HCT4052 29\nCDx4HC4053 18\nCDx4HCT4053 20\nCPDPower dissipation\ncapacitance(1)CDx4HC4051 50\npFCDx4HCT4051 52\nCDx4HC4052 74\nCDx4HCT4052 76\nCDx4HC4053 38\nCDx4HCT4053 42\n13CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated6.8 Switching Characteristics, CL=50pF\nCL=50pF,input tr,tf=6ns\nPARAMETERVEE\n(V)VCC\n(V)TEST CONDITIONS MIN MAX UNIT\ntPLH,\ntPHLPropagation delay,\nswitch intoout0 2TA=25°C HC 60\nnsTA=–40°Cto+85°C HC 75\nTA=–55°Cto+125 °C HC 90\n0 4.5TA=25°C HC,HCT 12\nTA=–40°Cto+85°C HC,HCT 15\nTA=–55°Cto+125 °C HC,HCT 18\n0 6TA=25°C HC 10\nTA=–40°Cto+85°C HC 13\nTA=–55°Cto+125 °C HC 15\n–4.5 4.5TA=25°C HC,HCT 8\nTA=–40°Cto+85°C HC,HCT 10\nTA=–55°Cto+125 °C HC,HCT 12\ntPHZ,\ntPLZMaximum\nswitch turn\nOFF delay\nfrom SorE\ntoswitch output40510 2TA=25°C HC 225\nnsTA=–40°Cto+85°C HC 280\nTA=–55°Cto+125 °C HC 340\n0 4.5TA=25°C HC,HCT 45\nTA=–40°Cto+85°C HC,HCT 56\nTA=–55°Cto+125 °C HC,HCT 68\n0 6TA=25°C HC 38\nTA=–40°Cto+85°C HC 48\nTA=–55°Cto+125 °C HC 57\n–4.5 4.5TA=25°C HC,HCT 32\nTA=–40°Cto+85°C HC,HCT 40\nTA=–55°Cto+125 °C HC,HCT 48\ntPHZ,\ntPLZMaximum\nswitch turn\nOFF delay\nfrom SorE\ntoswitch output40520 2TA=25°C HC 250\nnsTA=–40°Cto+85°C HC 315\nTA=–55°Cto+125 °C HC 375\n0 4.5TA=25°C HC,HCT 50\nTA=–40°Cto+85°C HC,HCT 63\nTA=–55°Cto+125 °C HC,HCT 75\n0 6TA=25°C HC 43\nTA=–40°Cto+85°C HC 54\nTA=–55°Cto+125 °C HC 65\n–4.5 4.5TA=25°CHC 38\nHCT 38\nTA=–40°Cto+85°CHC 48\nHCT 48\nTA=–55°Cto+125 °CHC 57\nHCT 57\n14CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedSwitching Characteristics, CL=50pF(continued)\nCL=50pF,input tr,tf=6ns\nPARAMETERVEE\n(V)VCC\n(V)TEST CONDITIONS MIN MAX UNIT\ntPHZ,\ntPLZMaximum\nswitch turn\nOFF delay\nfrom SorE\ntoswitch output40530 2TA=25°C HC 210\nnsTA=–40°Cto+85°C HC 265\nTA=–55°Cto+125 °C HC 315\n0 4.5TA=25°CHC 42\nHCT 44\nTA=–40°Cto+85°CHC 53\nHCT 53\nTA=–55°Cto+125 °CHC 63\nHCT 66\n0 6TA=25°C HC 36\nTA=–40°Cto+85°C HC 45\nTA=–55°Cto+125 °C HC 54\n–4.5 4.5TA=25°CHC 29\nHCT 31\nTA=–40°Cto+85°CHC 36\nHCT 39\nTA=–55°Cto+125 °CHC 44\nHCT 47\ntPZL,\ntPZHMaximum\nswitch turn\nONdelay\nfrom SorE\ntoswitch output40510 2TA=25°C HC 225\nnsTA=–40°Cto+85°C HC 280\nTA=–55°Cto+125 °C HC 340\n0 4.5TA=25°CHC 45\nHCT 55\nTA=–40°Cto+85°CHC 56\nHCT 69\nTA=–55°Cto+125 °CHC 68\nHCT 83\n0 6TA=25°C HC 38\nTA=–40°Cto+85°C HC 48\nTA=–55°Cto+125 °C HC 57\n–4.5 4.5TA=25°CHC 32\nHCT 39\nTA=–40°Cto+85°CHC 40\nHCT 49\nTA=–55°Cto+125 °CHC 48\nHCT 59\n15CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedSwitching Characteristics, CL=50pF(continued)\nCL=50pF,input tr,tf=6ns\nPARAMETERVEE\n(V)VCC\n(V)TEST CONDITIONS MIN MAX UNIT\ntPZL,\ntPZHMaximum\nswitch turn\nONdelay\nfrom SorE\ntoswitch output40520 2TA=25°C HC 325\nnsTA=–40°Cto+85°C HC 405\nTA=–55°Cto+125 °C HC 490\n0 4.5TA=25°CHC 65\nHCT 70\nTA=–40°Cto+85°CHC 81\nHCT 68\nTA=–55°Cto+125 °CHC 98\nHCT 105\n0 6TA=25°C HC 55\nTA=–40°Cto+85°C HC 69\nTA=–55°Cto+125 °C HC 83\n–4.5 4.5TA=25°CHC 46\nHCT 48\nTA=–40°Cto+85°CHC 58\nHCT 60\nTA=–55°Cto+125 °CHC 69\nHCT 72\ntPZL,\ntPZHMaximum\nswitch turn\nONdelay\nfrom SorE\ntoswitch output40530 2TA=25°C HC 220\nnsTA=–40°Cto+85°C HC 275\nTA=–55°Cto+125 °C HC 330\n0 4.5TA=25°CHC 44\nHCT 48\nTA=–40°Cto+85°CHC 55\nHCT 60\nTA=–55°Cto+125 °CHC 66\nHCT 72\n0 6TA=25°C HC 37\nTA=–40°Cto+85°C HC 47\nTA=–55°Cto+125 °C HC 56\n–4.5 4.5TA=25°CHC 31\nHCT 34\nTA=–40°Cto+85°CHC 39\nHCT 43\nTA=–55°Cto+125 °CHC 47\nHCT 51\nCIInput (control)\ncapacitanceTA=25°C HC,HCT 10\npF TA=–40°Cto+85°C HC,HCT 10\nTA=–55°Cto+125 °C HC,HCT 10\nHCT\nVCC− GND (V)\nVEE− GND (V)8\n6\n4\n2\n00 −2 −4 −6 −8HC\nHCT\nVCC− GND (V)\nVCC− VEE(V)8\n6\n4\n2\n00 2 4 6 8 10 1 2HC\n16CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated(1) Adjust input voltage toobtain 0dBm atVOSforfIN=1MHz.\n(2) VISiscentered at(VCC–VEE)/2.\n(3) Adjust input for0dBm.6.9 Analog Channel Specifications\nTypical values atTA=25°C\nPARAMETER TEST CONDITIONS HC,HCT TYPESVEE\n(V)VCC\n(V)TYP UNIT\nCI Switch input capacitance All 5 pF\nCCOM Common output capacitance4051 25\npF 4052 12\n4053 8\nfMAXMinimum switch frequency\nresponse at–3dB\n(see Figure 3,Figure 5,and\nFigure 7)See Figure 10(1)(2)4051\n–2.25 2.25145\nMHz4052 165\n4053 200\n4051\n–4.5 4.5180\n4052 185\n4053 200\nSine-wave distortion See Figure 12All –2.25% 2.25% 0.035%\nAll –4.5% 4.5% 0.018%\nSwitch OFF signal feedthrough\n(see Figure 4,Figure 6,and\nFigure 8)See Figure 14(2)(3)4051 –2.25 2.25 –73\ndB4052 –65\n4053 –64\n4051 –4.5 4.5 –75\n4052 –67\n4053 –66\nFigure 1.Recommended Operating Area asaFunction of(VCC–VEE)\nFigure 2.Recommended Operating Area asaFunction of(VEE–GND)\nFREQUENCY (Hz)10K 100K 1M 10M 100M−80\n−100VCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 5 TO 40\n−40\n−60−20\nVCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5 V\nRL= 50 Ω\nPIN 5 TO 4dB\ndB0\n−1\n−2\n−3\n−4\nFREQUENCY (Hz)10K 100K 1M 10M 100MVCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 5 TO 4VCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5 V\nRL= 50 Ω\nPIN 5 TO 4\nFREQUENCY (Hz)10K 100K 1M 10M 100MdB\n−10−20\n−4\n−6\n−8VCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5 V\nRL= 50 Ω\nPIN 4 TO 3\nVCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 4 TO 3\nFREQUENCY (Hz)10K 100K 1M 10M 100MdB\n−80\n−100VCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5V\nRL= 50 Ω\nPIN 4 TO 3VCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 4 TO 3−200\n−40\n−60\nFREQUENCY (Hz)10K 100K 1M 10M 100MdB\nVCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5 V\nRL= 50 Ω\nPIN 12 TO 3VCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 12 TO 3\n−80\n−100−200\n−40\n−60\nFREQUENCY (Hz)10K 100K 1M 10M 100MdB−4\n−6\n−8\n−10−20\nVCC= 4.5 V\nGND = −4.5 V\nVEE= −4.5 V\nRL= 50 Ω\nPIN 12 TO 3\nVCC= 2.25 V\nGND = −2.25 V\nVEE= −2.25 V\nRL= 50 Ω\nPIN 12 TO 3\n17CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated6.10 Typical Characteristics\nFigure 3.Channel ONBandwidth\n(HCandHCT4051)Figure 4.Channel OFF Feedthrough\n(HCandHCT4051)\nFigure 5.Channel ONBandwidth\n(HCandHCT4052)Figure 6.Channel OFF Feedthrough\n(HCandHCT4052)\nFigure 7.Channel ONBandwidth\n(HCandHCT4053)Figure 8.Channel OFF Feedthrough\n(HCandHCT4053)\nVIS\n0.1µFVCC\nVCC/2CVOS1SWITCH\nONR\nR\nfIS= 1MHz SINEWAVE\nR = 50Ω\nC = 10pF\nVCC\nR\nVCC/2CSWITCH\nOFFRINPUT\nVCC/2VOS2\ndB\nMETER\nVIS\n0.1μFVCC\n50Ω\nVCC/210pFVOSSWITCH\nON\ndB\nMETER\n(FIGURE A)\n(FIGURE B) HC TYPES (FIGURE C) HCT TYPES50%\n10%90%VCC\nSWITCH INPUTtr= 6ns tf= 6ns\ntPHL tPLH VEE\n50%\n10%90%\nSWITCH OUTPUT\n50%10%90%\nGNDVCC\n10%\n90%\n50%50%E OR Sn\nOUTPUT LOW\nTO OFF\nOUTPUT HIGH\nTO OFF\nSWITCH ON6ns 6ns\ntPZH tPHZtPZL tPLZ\nSWITCH ON SWITCH OFF1.3\n0.32.7\nGND3V\n10%\n90%\n50%50%E OR Sn\nOUTPUT LOW\nTO OFF\nOUTPUT HIGH\nTO OFF\nSWITCH ON6ns 6ns\ntPZH tPHZtPZL tPLZ\nSWITCH ON SWITCH OFFtr tf\n18CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 9.Switch Propagation Delay, Turn-On, Turn-Off Times\nFigure 10.Frequency Response Test Circuit Figure 11.Crosstalk Between Two Switches\nTest Circuit\nOUT\n50pFTG IN\nOUTVCCFOR\nVEEFORRL= 1kΩ\nCL\n50pFTGVEEFOR\nVCCFOR INtPLZAND t PZL\ntPHZAND t PZHtPLZAND t PZL\ntPHZAND t PZH\nVIS0.1µFVCC\nR\nVCC/2CVOSSWITCH\nOFF\ndB\nMETERR\nVCC/2VC= VILfIS≥1MHz SINEWAVE\nR = 50 Ω\nC = 10pF\nVCC\n600ΩVCC/250pFSWITCH\nALTERNATING\nSCOPEVOS600Ω\nVCC/2ON AND OFF\ntr, tf≤6ns\nfCONT = 1MHz\n50% DUTY\nCYCLEVOSVP−PE\nVIS10µFVCC\n10kΩ\nVCC/250pFVOSSWITCH\nON\nDISTORTION\nMETERSINE −\nWAVEVI= VIH VIS\nfIS= 1kHz TO 10kHz\n19CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedFigure 12.¼Sine-Wave Distortion Test Circuit Figure 13.Control toSwitch Feedthrough Noise\nTest Circuit\nFigure 14.Switch OFF Signal Feedthrough\nFigure 15.Switch ON/OFF\nPropagation Delay Test Circuit\nFigure 16.Switch IntoSwitch Out\nPropagation Delay Test Circuit\nTG\nTG\nTG\nTG\nTG\nTG\nTG3A\nCOMMO N\nOUT/INBINARY\nTO\n1 OF 8\nDECODER\nWITH\nENABLE11\n10\n9\n6ES2S1S0\nLOGIC\nLEVEL\nCONVERSION\n8 7\nGND V EE16VCC\n13 14 15 12 1 5 2 4A A A A A A A A7 6 5 4 3 2 1 0CHANNEL IN/OUT\nTG\n20CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe CDx4HCx4051 devices areasingle 8-channel multiplexer having three binary control inputs, S0,S1,andS2\nandanENABLE input. The three binary signals select 1of8channels tobeturned on,andconnect oneofthe8\ninputs totheoutput.\nThe CDx4HCx4052 devices areadifferential 4-channel multiplexer having twobinary control inputs, S0and S1,\nandanENABLE input. The twobinary input signals select 1of4pairs ofchannels tobeturned onandconnect\ntheanalog inputs totheoutputs.\nThe CDx4HCx4053 devices areatriple 2-channel multiplexer having three separate digital control inputs, S0,S1,\nandS2andanENABLE input. Each control input selects oneofapairofchannels thatareconnected inasingle-\npole, double-throw configuration.\nWhen these devices areused asdemultiplexers, theCHANNEL IN/OUT terminals aretheoutputs and the\nCOMMON OUT/IN terminals aretheinputs.\n8.2 Functional Block Diagrams\nAllinputs areprotected bystandard CMOS protection network.\nFigure 17.CDx4HCx4051 Functional Block Diagram\nTG\nTG\nTG\nTG\nTG\nTG14\n11\n10\n9\n6 ES2S1S0\n7\nGND V EE16VCC\n15\nC COMMO N\nOUT/IN4B COMMO N\nOUT/INA COMMO N\nOUT/INLOGIC LEVEL\nCONVERSIONBINARY TO\n1 OF 2\nDECODERS\nWITH ENABLE 12 13 2 1 5 3C C B B A A1 0 1 0 1 0IN/OUT\n8\nTG\nTG\nTG\nTG\nTG\nTG\nTG\nTG13COMMON A\nOUT/INBINARY\nTO\n1 OF 4\nDECODER\nWITH\nENABLE\n109\n6 ES1\nS0LOGIC\nLEVEL\nCONVERSION16VCC\n4 2 5 1\nB B B B0 1 2 3\nB CHANNELS IN/OUT3COMMON B\nOUT/IN\n8 7\nGND V EE12 14 15 11A A A A3 2 1 0A CHANNELS IN/OUT\n21CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\nAllinputs areprotected bystandard CMOS protection network.\nFigure 18.CDx4HCx4052 Functional Block Diagram\nAllinputs areprotected bystandard CMOS protection network.\nFigure 19.CDx4HCx4053 Functional Block Diagram\n22CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated(1) X=Don\'tcare8.3 Feature Description\nThe CDx4HCx405x lineofmultiplexers anddemultiplexers canaccept awide range ofanalog signal levels from\n–5to+5V.They have lowONresistance, typically 70-ΩforVCC–VEE=4.5Vand40-ΩforVC–VEE=4.5V,\nwhich allows forvery little signal loss through theswitch.\nBinary address decoding onchip makes channel selection easy. When channels arechanged, abreak-before-\nmake system eliminates channel overlap.\n8.4 Device Functional Modes\nTable 1.CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051 Function Table(1)\nINPUT STATES ON\nCHANNEL ENABLE S2 S1 S0\nL L L L A0\nL L L H A1\nL L H L A2\nL L H H A3\nL H L L A4\nL H L H A5\nL H H L A6\nL H H H A7\nH X X X None\n(1) X=Don\'tcareTable 2.CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052 Function Table(1)\nINPUT STATES ON\nCHANNELS ENABLE S1 S0\nL L L A0,B0\nL L H A1,B1\nL H L A2,B2\nL H H A3,B3\nH X X None\n(1) X=Don\'tcareTable 3.CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053 Function Table(1)\nINPUT STATES ON\nCHANNELS ENABLE S2 S1 S0\nL L L L C0,B0,A0\nL L L H C0,B0,A1\nL L H L C0,B1,A0\nL L H H C0,B1,A1\nL H L L C1,B0,A0\nL H L H C1,B0,A1\nL H H L C1,B1,A0\nL H H H C1,B1,A1\nH X X X None\nE\nS2S1S0\n0 0 0\n0 0 1\n0 1 0\n0 1 1\n1 0 0\n1 0 1\n1 1 0\n1 1 1Ch 0\nCh 1\nCh 2\nCh 3\nCh 4\nCh 5\nCh 6\nCh 7S2S1S0\nCOM\nCD74HC4051Microcontroller\nk0\nk1\nk3\nk7k5k4k2\nk6Polling Input Channel Select\n3.3V\nVEE\nGNDVCC\nPull-down resistors (10 N\x9f)\n23CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nTheCDx4HCx405x lineofmultiplexers anddemultiplexers canbeused forawide variety ofapplications.\n9.2 Typical Application\nOne application oftheCD74HC4051 device isused inconjunction with amicrocontroller topoll akeypad.\nFigure 20shows thebasic schematic forsuch apolling system. The microcontroller uses thechannel-select pins\ntocycle through thedifferent channels while reading theinput toseeifauser ispressing anyofthekeys. This is\navery robust setup thatallows forsimultaneous keypresses with very little power consumption. Italso uses very\nfewpins onthemicrocontroller. The down side ofpolling isthatthemicrocontroller must frequently scan thekeys\nforapress.\nFigure 20.CD74HC4051 Being Used toHelp Read Button Presses onaKeypad\n9.2.1 Design Requirements\nThese devices use CMOS technology and have balanced output drive. Take care toavoid bus contention\nbecause itcandrive currents thatwould exceed maximum limits. The high drive willalso create fastedges into\nlight loads, sorouting andload conditions must beconsidered toprevent ringing.\n120\n100\n80\n60\n40\n20\n1 2 3 4 5 6 7 8 9ON RESISTANCE (Ω)\nINPUT SIGNAL VOLTAGE (V)VCC− VEE= 4.5V\nVCC− VEE= 6V\nVCC− VEE= 9V\n24CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments IncorporatedTypical Application (continued)\nSee Table 4fortheinput loading details.\n(1) Unit load isΔICClimit specified inSpecifications ,forexample, 360-mA MAX at25°C.Table 4.HCT Input Loading Table\nTYPE INPUT UNIT LOADS(1)\n4051, 4053 All 0.5\n4052 All 0.4\n9.2.2 Detailed Design Procedure\n1.Recommended input conditions:\n–Forswitch time specifications, seepropagation delay times inElectrical Characteristics: HCDevices .\n–Inputs must notbepushed more than 0.5Vabove VDDorbelow VEE.\n–Forinput voltage level specifications forcontrol inputs, seeVIHand VILinElectrical Characteristics: HC\nDevices .\n2.Recommended output conditions:\n–Outputs must notbepulled above VDDorbelow VEE.\n3.Input andoutput current consideration:\n–The CDx4HCx405x series ofparts donothave internal current-drive circuitry, and thus cannot sink or\nsource current. Anycurrent willbepassed through thedevice.\n9.2.3 Application Curve\nFigure 21.Typical ONResistance vsInput Signal Voltage\n10Power Supply Recommendations\nThe power supply canbeanyvoltage between theminimum and maximum supply voltage rating located inthe\nElectrical Characteristics: HCDevices .\nEach VCCterminal must have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply, a0.1-μFbypass capacitor isrecommended. Ifthere aremultiple pins labeled VCC,then a0.01-μFor\n0.022-μFcapacitor isrecommended foreach VCCbecause theVCCpins willbetied together internally. For\ndevices with dual-supply pins operating atdifferent voltages, forexample VCCand VDD,a0.1-µFbypass\ncapacitor isrecommended foreach supply pin.Itisacceptable toparallel multiple bypass capacitors toreject\ndifferent frequencies ofnoise. A0.1-μFanda1-μFcapacitor arecommonly used inparallel. Forbest results, the\nbypass capacitor orcapacitors must beinstalled asclose aspossible tothepower terminal.\nWORST BETTER BEST\n1W min.\nW2W\n25CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nReflections and matching areclosely related toloop antenna theory, butdifferent enough towarrant their own\ndiscussion. When aPCB trace turns acorner ata90°angle, areflection canoccur. This isprimarily duetothe\nchange inwidth ofthetrace. Attheapex oftheturn, thetrace width isincreased to1.414 times itswidth. This\nchange inwidth upsets thetransmission line characteristics, especially thedistributed capacitance and self-\ninductance ofthetrace, thus resulting inthereflection. NotallPCB traces canbestraight, sothey willhave to\nturncorners. Figure 22shows progressively better techniques ofrounding corners. Only thelastexample (BEST)\nmaintains constant trace width andminimizes reflections.\n11.2 Layout Example\nFigure 22.Trace Example\n26CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nSCHS122M –NOVEMBER 1997 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nCD54HC4051 Click here Click here Click here Click here Click here\nCD74HC4051 Click here Click here Click here Click here Click here\nCD54HCT4051 Click here Click here Click here Click here Click here\nCD74HCT4051 Click here Click here Click here Click here Click here\nCD54HC4052 Click here Click here Click here Click here Click here\nCD74HC4052 Click here Click here Click here Click here Click here\nCD54HCT4052 Click here Click here Click here Click here Click here\nCD74HCT4052 Click here Click here Click here Click here Click here\nCD54HC4053 Click here Click here Click here Click here Click here\nCD74HC4053 Click here Click here Click here Click here Click here\nCD54HCT4053 Click here Click here Click here Click here Click here\nCD74HCT4053 Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n27CD54HC4051 ,CD74HC4051\nCD54HCT4051 ,CD74HCT4051 ,CD54HC4052 ,CD74HC4052 ,CD54HCT4052\nCD74HCT4052 ,CD54HC4053 ,CD74HC4053 ,CD54HCT4053 ,CD74HCT4053\nwww.ti.com SCHS122M –NOVEMBER 1997 –REVISED MAY 2019\nProduct Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052\nCD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053Submit Documentation Feedback Copyright ©1997 –2019, Texas Instruments Incorporated12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n5962-8775401EA ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-8775401EA\nCD54HC4053F3ASamples\n5962-8855601EA ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-8855601EA\nCD54HC4052F3ASamples\n5962-9065401MEA ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9065401ME\nA\nCD54HCT4051F3ASamples\nCD54HC4051F ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 CD54HC4051FSamples\nCD54HC4051F3A ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 CD54HC4051F3ASamples\nCD54HC4052F ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 CD54HC4052FSamples\nCD54HC4052F3A ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-8855601EA\nCD54HC4052F3ASamples\nCD54HC4053F ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 CD54HC4053FSamples\nCD54HC4053F3A ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-8775401EA\nCD54HC4053F3ASamples\nCD54HCT4051F3A ACTIVE CDIP J161Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9065401ME\nA\nCD54HCT4051F3ASamples\nCD74HC4051E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC4051ESamples\nCD74HC4051EE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC4051ESamples\nCD74HC4051M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051M96 ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051M96E4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051M96G3 ACTIVE SOIC D162500RoHS & Green SN Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCD74HC4051ME4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051NSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051NSRE4 ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4051MSamples\nCD74HC4051PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HJ4051Samples\nCD74HC4051PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4051Samples\nCD74HC4051PWT ACTIVE TSSOP PW16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4051Samples\nCD74HC4051PWTG4 ACTIVE TSSOP PW16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4051Samples\nCD74HC4052E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC4052ESamples\nCD74HC4052M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052M96 ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052M96E4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052NSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4052MSamples\nCD74HC4052PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4052Samples\nCD74HC4052PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HJ4052Samples\nCD74HC4052PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4052Samples\nCD74HC4052PWT ACTIVE TSSOP PW16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4052Samples\nCD74HC4053E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HC4053ESamples\nCD74HC4053M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCD74HC4053M96 ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053M96G3 ACTIVE SOIC D162500RoHS & Green SN Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053ME4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053MG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053NSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4053MSamples\nCD74HC4053PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4053Samples\nCD74HC4053PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HJ4053Samples\nCD74HC4053PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4053Samples\nCD74HC4053PWT ACTIVE TSSOP PW16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4053Samples\nCD74HCT4051E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HCT4051ESamples\nCD74HCT4051M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051M96 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051M96E4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051ME4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051MG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4051MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4051MSamples\nCD74HCT4052E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HCT4052ESamples\nCD74HCT4052M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4052MSamples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCD74HCT4052M96 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4052MSamples\nCD74HCT4052M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4052MSamples\nCD74HCT4052MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4052MSamples\nCD74HCT4053E ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 CD74HCT4053ESamples\nCD74HCT4053M ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053M96 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053M96E4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053M96G4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053ME4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053MT ACTIVE SOIC D16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4053MSamples\nCD74HCT4053PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -55 to 125 HK4053Samples\nCD74HCT4053PWRE4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HK4053Samples\nCD74HCT4053PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HK4053Samples\nCD74HCT4053PWT ACTIVE TSSOP PW16250RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HK4053Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051, CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051 :\n•Catalog : CD74HC4051 , CD74HC4052 , CD74HC4053 , CD74HCT4051\n•Automotive : CD74HC4051-Q1 , CD74HCT4051-Q1 , CD74HC4051-Q1 , CD74HCT4051-Q1\n•Enhanced Product : CD74HC4051-EP , CD74HC4051-EP\n•Military : CD54HC4051 , CD54HC4052 , CD54HC4053 , CD54HCT4051\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCD74HC4051M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4051M96 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nCD74HC4051M96G3 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nCD74HC4051M96G4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4051NSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nCD74HC4051PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4051PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4051PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4051PWT TSSOP PW16250 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4052M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4052M96 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nCD74HC4052M96G4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4052NSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nCD74HC4052PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4052PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4052PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCD74HC4052PWT TSSOP PW16250 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4053M96 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nCD74HC4053M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4053M96G3 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nCD74HC4053M96G4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HC4053NSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nCD74HC4053PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4053PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4053PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HC4053PWT TSSOP PW16250 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HCT4051M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HCT4052M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HCT4053M96 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nCD74HCT4053PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HCT4053PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HCT4053PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCD74HCT4053PWT TSSOP PW16250 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCD74HC4051M96 SOIC D 162500 340.5 336.1 32.0\nCD74HC4051M96 SOIC D 162500 364.0 364.0 27.0\nCD74HC4051M96G3 SOIC D 162500 364.0 364.0 27.0\nCD74HC4051M96G4 SOIC D 162500 340.5 336.1 32.0\nCD74HC4051NSR SO NS 162000 367.0 367.0 38.0\nCD74HC4051PWR TSSOP PW 162000 364.0 364.0 27.0\nCD74HC4051PWR TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4051PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4051PWT TSSOP PW 16250 356.0 356.0 35.0\nCD74HC4052M96 SOIC D 162500 340.5 336.1 32.0\nCD74HC4052M96 SOIC D 162500 364.0 364.0 27.0\nCD74HC4052M96G4 SOIC D 162500 340.5 336.1 32.0\nCD74HC4052NSR SO NS 162000 356.0 356.0 35.0\nCD74HC4052PWR TSSOP PW 162000 364.0 364.0 27.0\nCD74HC4052PWR TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4052PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4052PWT TSSOP PW 16250 356.0 356.0 35.0\nCD74HC4053M96 SOIC D 162500 364.0 364.0 27.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCD74HC4053M96 SOIC D 162500 340.5 336.1 32.0\nCD74HC4053M96G3 SOIC D 162500 364.0 364.0 27.0\nCD74HC4053M96G4 SOIC D 162500 340.5 336.1 32.0\nCD74HC4053NSR SO NS 162000 356.0 356.0 35.0\nCD74HC4053PWR TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4053PWR TSSOP PW 162000 364.0 364.0 27.0\nCD74HC4053PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nCD74HC4053PWT TSSOP PW 16250 356.0 356.0 35.0\nCD74HCT4051M96 SOIC D 162500 340.5 336.1 32.0\nCD74HCT4052M96 SOIC D 162500 340.5 336.1 32.0\nCD74HCT4053M96 SOIC D 162500 340.5 336.1 32.0\nCD74HCT4053PWR TSSOP PW 162000 364.0 364.0 27.0\nCD74HCT4053PWR TSSOP PW 162000 356.0 356.0 35.0\nCD74HCT4053PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nCD74HCT4053PWT TSSOP PW 16250 356.0 356.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nCD74HC4051E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4051E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4051EE4 N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4051EE4 N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4051M D SOIC 16 40 507 8 3940 4.32\nCD74HC4051ME4 D SOIC 16 40 507 8 3940 4.32\nCD74HC4052E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4052E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4052M D SOIC 16 40 507 8 3940 4.32\nCD74HC4052PW PW TSSOP 16 90 530 10.2 3600 3.5\nCD74HC4053E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4053E N PDIP 16 25 506 13.97 11230 4.32\nCD74HC4053M D SOIC 16 40 507 8 3940 4.32\nCD74HC4053ME4 D SOIC 16 40 507 8 3940 4.32\nCD74HC4053MG4 D SOIC 16 40 507 8 3940 4.32\nCD74HC4053PW PW TSSOP 16 90 530 10.2 3600 3.5\nCD74HCT4051E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4051E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4051M D SOIC 16 40 507 8 3940 4.32\nCD74HCT4051ME4 D SOIC 16 40 507 8 3940 4.32\nCD74HCT4051MG4 D SOIC 16 40 507 8 3940 4.32\nCD74HCT4052E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4052E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4052M D SOIC 16 40 507 8 3940 4.32\nCD74HCT4053E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4053E N PDIP 16 25 506 13.97 11230 4.32\nCD74HCT4053M D SOIC 16 40 507 8 3940 4.32\nCD74HCT4053ME4 D SOIC 16 40 507 8 3940 4.32\nPack Materials-Page 5\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8.2\n7.4 TYP\n14X 1.27\n16X 0.510.352X\n8.89\n0.15 TYP\n0- 100.30.12.00 MAX\n(1.25)0.25\nGAGE PLANE\n1.050.55A\n10.410.0\nNOTE 3\nB5.45.2\nNOTE 4\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.  116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 14X (1.27)\n(R0.05) TYP\n(7)16X (1.85)\n16X (0.6)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7)(R0.05) TYP16X (1.85)\n16X (0.6)\n14X (1.27)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: CD74HCT4052M96

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 4.5V to 5.5V (HCT type)
  - Analog Switch Voltage: 0V to 10V
- **Current Ratings:**
  - Maximum DC Switch Current: ±25 mA
  - Input Control Current: ±20 mA
- **Power Consumption:**
  - Quiescent Device Current: 8 µA (typical)
- **Operating Temperature Range:**
  - -55°C to +125°C
- **Package Type:**
  - SOIC (16 pins)
- **Special Features:**
  - Low ON-resistance: 40Ω (typical at VCC-VEE=9V)
  - Break-before-make switching
  - Direct LSTTL input logic compatibility
  - Low crosstalk between switches
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **CD74HCT4052M96** is a high-speed CMOS analog multiplexer/demultiplexer that allows for the selection of one of four pairs of analog inputs to be connected to a common output. It features low ON-resistance and is designed for applications requiring low power consumption while maintaining high-speed operation. The device is compatible with both LSTTL and CMOS logic levels, making it versatile for various digital control applications.

#### Typical Applications:
- **Signal Routing:** Used in applications where multiple analog signals need to be routed to a single output, such as in audio and video signal processing.
- **Data Acquisition Systems:** Ideal for multiplexing signals from sensors to a microcontroller or data acquisition system.
- **Telecommunications:** Utilized in switching applications within communication devices.
- **Consumer Electronics:** Commonly found in televisions, appliances, and programmable logic circuits for signal gating and control.

This component is particularly useful in systems where space is limited and power efficiency is critical, making it suitable for portable and battery-operated devices.