# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Test.srcs/sources_1/new/ALU.v" \
"../../../../Test.srcs/sources_1/new/ALU_Control.v" \
"../../../../Test.srcs/sources_1/new/Add_4.v" \
"../../../../Test.srcs/sources_1/new/CPU_SingleCycle.v" \
"../../../../Test.srcs/sources_1/new/Control.v" \
"../../../../Test.srcs/sources_1/new/Data_Memory.v" \
"../../../../Test.srcs/sources_1/new/InstructionMemory.v" \
"../../../../Test.srcs/sources_1/new/JAdd.v" \
"../../../../Test.srcs/sources_1/new/Mux_32bits.v" \
"../../../../Test.srcs/sources_1/new/Mux_5bits.v" \
"../../../../Test.srcs/sources_1/new/PC.v" \
"../../../../Test.srcs/sources_1/new/Register_file.v" \
"../../../../Test.srcs/sources_1/new/ShiftLeft_2.v" \
"../../../../Test.srcs/sources_1/new/ShiftLeft_26to28.v" \
"../../../../Test.srcs/sources_1/new/SignExtend.v" \
"../../../../Test.srcs/sim_1/new/CPU_SingleCycle_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
