{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417730202337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417730202338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:56:42 2014 " "Processing started: Thu Dec 04 16:56:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417730202338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417730202338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417730202338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417730203341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204032 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../../../../../../altera/Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204036 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../../../../../../altera/Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab2/sevensegmentled/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab2/sevensegmentled/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfileboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfileboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfileboard " "Found entity 1: regfileboard" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x32 " "Found entity 1: regfile32x32" {  } { { "../../../../../../altera/Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlmp.v 1 1 " "Found 1 design units, including 1 entities, in source file romlmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlmp " "Found entity 1: romlmp" {  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pccounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcCounter " "Found entity 1: pcCounter" {  } { { "pcCounter.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/pcCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeif_id.v 1 1 " "Found 1 design units, including 1 entities, in source file writeif_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeIF_ID " "Found entity 1: writeIF_ID" {  } { { "writeIF_ID.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeregister.v 1 1 " "Found 1 design units, including 1 entities, in source file writeregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeRegister " "Found entity 1: writeRegister" {  } { { "writeRegister.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeRegister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeid_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file writeid_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeID_EX " "Found entity 1: writeID_EX" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "writeEX_MEM.v(16) " "Verilog HDL information at writeEX_MEM.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "writeEX_MEM.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417730204082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file writeex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeEX_MEM " "Found entity 1: writeEX_MEM" {  } { { "writeEX_MEM.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file writemem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem_WB " "Found entity 1: writeMem_WB" {  } { { "writeMem_WB.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller1.v 0 0 " "Found 0 design units, including 0 entities, in source file controller1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(86) " "Verilog HDL Instantiation warning at regfileboard.v(86): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204098 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(101) " "Verilog HDL Instantiation warning at regfileboard.v(101): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204099 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(104) " "Verilog HDL Instantiation warning at regfileboard.v(104): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204099 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(112) " "Verilog HDL Instantiation warning at regfileboard.v(112): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204099 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(115) " "Verilog HDL Instantiation warning at regfileboard.v(115): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204100 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(117) " "Verilog HDL Instantiation warning at regfileboard.v(117): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204102 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(119) " "Verilog HDL Instantiation warning at regfileboard.v(119): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204102 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(121) " "Verilog HDL Instantiation warning at regfileboard.v(121): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204107 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(127) " "Verilog HDL Instantiation warning at regfileboard.v(127): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204107 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(208) " "Verilog HDL Instantiation warning at regfileboard.v(208): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 208 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(209) " "Verilog HDL Instantiation warning at regfileboard.v(209): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 209 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(210) " "Verilog HDL Instantiation warning at regfileboard.v(210): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 210 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(211) " "Verilog HDL Instantiation warning at regfileboard.v(211): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 211 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(214) " "Verilog HDL Instantiation warning at regfileboard.v(214): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 214 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(215) " "Verilog HDL Instantiation warning at regfileboard.v(215): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 215 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(218) " "Verilog HDL Instantiation warning at regfileboard.v(218): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(219) " "Verilog HDL Instantiation warning at regfileboard.v(219): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(237) " "Verilog HDL Instantiation warning at regfileboard.v(237): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 237 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417730204140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfileboard " "Elaborating entity \"regfileboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417730204215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_display_control regfileboard.v(30) " "Verilog HDL or VHDL warning at regfileboard.v(30): object \"lcd_display_control\" assigned a value but never read" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417730204223 "|regfileboard"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock regfileboard.v(136) " "Verilog HDL Event Control warning at regfileboard.v(136): posedge or negedge of vector \"clock\" depends solely on its least-significant bit" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 136 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1417730204223 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] regfileboard.v(9) " "Output port \"LEDG\[7\]\" at regfileboard.v(9) has no driver" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417730204223 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] regfileboard.v(9) " "Output port \"LEDG\[1\]\" at regfileboard.v(9) has no driver" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417730204223 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..15\] regfileboard.v(10) " "Output port \"LEDR\[17..15\]\" at regfileboard.v(10) has no driver" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417730204223 "|regfileboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:comb_3 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:comb_3\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_3" { Text "C:/altera/Lab4/regfileboard.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x32 regfile32x32:comb_37 " "Elaborating entity \"regfile32x32\" for hierarchy \"regfile32x32:comb_37\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_37" { Text "C:/altera/Lab4/regfileboard.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(39) " "Verilog HDL assignment warning at regfile.v(39): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../altera/Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417730204244 "|regfileboard|regfile32x32:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem_WB writeMem_WB:comb_38 " "Elaborating entity \"writeMem_WB\" for hierarchy \"writeMem_WB:comb_38\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_38" { Text "C:/altera/Lab4/regfileboard.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:comb_39 " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:comb_39\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_39" { Text "C:/altera/Lab4/regfileboard.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730204302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:comb_39\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../datamem.mif " "Parameter \"init_file\" = \"../datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204303 ""}  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417730204303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdc1 " "Found entity 1: altsyncram_fdc1" {  } { { "db/altsyncram_fdc1.tdf" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/db/altsyncram_fdc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdc1 ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated " "Elaborating entity \"altsyncram_fdc1\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeEX_MEM writeEX_MEM:comb_40 " "Elaborating entity \"writeEX_MEM\" for hierarchy \"writeEX_MEM:comb_40\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_40" { Text "C:/altera/Lab4/regfileboard.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_41 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_41\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_41" { Text "C:/altera/Lab4/regfileboard.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204398 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(79) " "Verilog HDL warning at ALU.v(79): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 79 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1417730204402 "|regfileboard|ALU:comb_41"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outd1 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"outd1\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outd2 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"outd2\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[0\] ALU.v(19) " "Inferred latch for \"outd2\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[1\] ALU.v(19) " "Inferred latch for \"outd2\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[2\] ALU.v(19) " "Inferred latch for \"outd2\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[3\] ALU.v(19) " "Inferred latch for \"outd2\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[4\] ALU.v(19) " "Inferred latch for \"outd2\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[5\] ALU.v(19) " "Inferred latch for \"outd2\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[6\] ALU.v(19) " "Inferred latch for \"outd2\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[7\] ALU.v(19) " "Inferred latch for \"outd2\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[8\] ALU.v(19) " "Inferred latch for \"outd2\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[9\] ALU.v(19) " "Inferred latch for \"outd2\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[10\] ALU.v(19) " "Inferred latch for \"outd2\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[11\] ALU.v(19) " "Inferred latch for \"outd2\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204403 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[12\] ALU.v(19) " "Inferred latch for \"outd2\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[13\] ALU.v(19) " "Inferred latch for \"outd2\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[14\] ALU.v(19) " "Inferred latch for \"outd2\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[15\] ALU.v(19) " "Inferred latch for \"outd2\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[16\] ALU.v(19) " "Inferred latch for \"outd2\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[17\] ALU.v(19) " "Inferred latch for \"outd2\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[18\] ALU.v(19) " "Inferred latch for \"outd2\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[19\] ALU.v(19) " "Inferred latch for \"outd2\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[20\] ALU.v(19) " "Inferred latch for \"outd2\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[21\] ALU.v(19) " "Inferred latch for \"outd2\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[22\] ALU.v(19) " "Inferred latch for \"outd2\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[23\] ALU.v(19) " "Inferred latch for \"outd2\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[24\] ALU.v(19) " "Inferred latch for \"outd2\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[25\] ALU.v(19) " "Inferred latch for \"outd2\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[26\] ALU.v(19) " "Inferred latch for \"outd2\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[27\] ALU.v(19) " "Inferred latch for \"outd2\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204404 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[28\] ALU.v(19) " "Inferred latch for \"outd2\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[29\] ALU.v(19) " "Inferred latch for \"outd2\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[30\] ALU.v(19) " "Inferred latch for \"outd2\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd2\[31\] ALU.v(19) " "Inferred latch for \"outd2\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[0\] ALU.v(19) " "Inferred latch for \"outd1\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[1\] ALU.v(19) " "Inferred latch for \"outd1\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[2\] ALU.v(19) " "Inferred latch for \"outd1\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[3\] ALU.v(19) " "Inferred latch for \"outd1\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[4\] ALU.v(19) " "Inferred latch for \"outd1\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[5\] ALU.v(19) " "Inferred latch for \"outd1\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[6\] ALU.v(19) " "Inferred latch for \"outd1\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[7\] ALU.v(19) " "Inferred latch for \"outd1\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[8\] ALU.v(19) " "Inferred latch for \"outd1\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[9\] ALU.v(19) " "Inferred latch for \"outd1\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[10\] ALU.v(19) " "Inferred latch for \"outd1\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[11\] ALU.v(19) " "Inferred latch for \"outd1\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204405 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[12\] ALU.v(19) " "Inferred latch for \"outd1\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[13\] ALU.v(19) " "Inferred latch for \"outd1\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[14\] ALU.v(19) " "Inferred latch for \"outd1\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[15\] ALU.v(19) " "Inferred latch for \"outd1\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[16\] ALU.v(19) " "Inferred latch for \"outd1\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[17\] ALU.v(19) " "Inferred latch for \"outd1\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[18\] ALU.v(19) " "Inferred latch for \"outd1\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[19\] ALU.v(19) " "Inferred latch for \"outd1\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[20\] ALU.v(19) " "Inferred latch for \"outd1\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[21\] ALU.v(19) " "Inferred latch for \"outd1\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[22\] ALU.v(19) " "Inferred latch for \"outd1\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[23\] ALU.v(19) " "Inferred latch for \"outd1\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[24\] ALU.v(19) " "Inferred latch for \"outd1\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[25\] ALU.v(19) " "Inferred latch for \"outd1\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[26\] ALU.v(19) " "Inferred latch for \"outd1\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[27\] ALU.v(19) " "Inferred latch for \"outd1\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204406 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[28\] ALU.v(19) " "Inferred latch for \"outd1\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204407 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[29\] ALU.v(19) " "Inferred latch for \"outd1\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204407 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[30\] ALU.v(19) " "Inferred latch for \"outd1\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204407 "|regfileboard|ALU:comb_41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outd1\[31\] ALU.v(19) " "Inferred latch for \"outd1\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204407 "|regfileboard|ALU:comb_41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeID_EX writeID_EX:comb_42 " "Elaborating entity \"writeID_EX\" for hierarchy \"writeID_EX:comb_42\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_42" { Text "C:/altera/Lab4/regfileboard.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeIF_ID writeIF_ID:comb_43 " "Elaborating entity \"writeIF_ID\" for hierarchy \"writeIF_ID:comb_43\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_43" { Text "C:/altera/Lab4/regfileboard.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlmp romlmp:comb_44 " "Elaborating entity \"romlmp\" for hierarchy \"romlmp:comb_44\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_44" { Text "C:/altera/Lab4/regfileboard.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "altsyncram_component" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlmp:comb_44\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlmp:comb_44\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instrmem.mif " "Parameter \"init_file\" = \"../instrmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204475 ""}  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417730204475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uj71 " "Found entity 1: altsyncram_uj71" {  } { { "db/altsyncram_uj71.tdf" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/db/altsyncram_uj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417730204554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417730204554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uj71 romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_uj71:auto_generated " "Elaborating entity \"altsyncram_uj71\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_uj71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:comb_2058 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:comb_2058\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_2058" { Text "C:/altera/Lab4/regfileboard.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204562 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(9) " "Verilog HDL Always Construct warning at hexdigit.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(12) " "Inferred latch for \"out\[0\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(12) " "Inferred latch for \"out\[1\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(12) " "Inferred latch for \"out\[2\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(12) " "Inferred latch for \"out\[3\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(12) " "Inferred latch for \"out\[4\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(12) " "Inferred latch for \"out\[5\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(12) " "Inferred latch for \"out\[6\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417730204564 "|regfileboard|hexdigit:comb_1091"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:comb_2086 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:comb_2086\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_2086" { Text "C:/altera/Lab4/regfileboard.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417730204583 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[31\] " "Net \"clock1khz\[31\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[30\] " "Net \"clock1khz\[30\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[29\] " "Net \"clock1khz\[29\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[28\] " "Net \"clock1khz\[28\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[27\] " "Net \"clock1khz\[27\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[26\] " "Net \"clock1khz\[26\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[25\] " "Net \"clock1khz\[25\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[24\] " "Net \"clock1khz\[24\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[23\] " "Net \"clock1khz\[23\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[22\] " "Net \"clock1khz\[22\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[21\] " "Net \"clock1khz\[21\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[20\] " "Net \"clock1khz\[20\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[19\] " "Net \"clock1khz\[19\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[18\] " "Net \"clock1khz\[18\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[17\] " "Net \"clock1khz\[17\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[16\] " "Net \"clock1khz\[16\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[15\] " "Net \"clock1khz\[15\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[14\] " "Net \"clock1khz\[14\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[13\] " "Net \"clock1khz\[13\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[12\] " "Net \"clock1khz\[12\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[11\] " "Net \"clock1khz\[11\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[10\] " "Net \"clock1khz\[10\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[9\] " "Net \"clock1khz\[9\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[8\] " "Net \"clock1khz\[8\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[7\] " "Net \"clock1khz\[7\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[6\] " "Net \"clock1khz\[6\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[5\] " "Net \"clock1khz\[5\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[4\] " "Net \"clock1khz\[4\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[3\] " "Net \"clock1khz\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[2\] " "Net \"clock1khz\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock1khz\[1\] " "Net \"clock1khz\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "clock1khz\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417730204800 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock\[0\] " "Found clock multiplexer clock\[0\]" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1417730205007 "|regfileboard|clock[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1417730205007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417730211268 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_2086\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_2086\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1417730211387 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1417730211387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[0\] " "Latch ALU:comb_41\|outd2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211413 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[1\] " "Latch ALU:comb_41\|outd2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211413 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[2\] " "Latch ALU:comb_41\|outd2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211413 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[3\] " "Latch ALU:comb_41\|outd2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[4\] " "Latch ALU:comb_41\|outd2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[5\] " "Latch ALU:comb_41\|outd2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[6\] " "Latch ALU:comb_41\|outd2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[7\] " "Latch ALU:comb_41\|outd2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[8\] " "Latch ALU:comb_41\|outd2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211414 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[9\] " "Latch ALU:comb_41\|outd2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[10\] " "Latch ALU:comb_41\|outd2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[11\] " "Latch ALU:comb_41\|outd2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[12\] " "Latch ALU:comb_41\|outd2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[13\] " "Latch ALU:comb_41\|outd2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[14\] " "Latch ALU:comb_41\|outd2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211415 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[15\] " "Latch ALU:comb_41\|outd2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[16\] " "Latch ALU:comb_41\|outd2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[17\] " "Latch ALU:comb_41\|outd2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[18\] " "Latch ALU:comb_41\|outd2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[19\] " "Latch ALU:comb_41\|outd2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[20\] " "Latch ALU:comb_41\|outd2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211416 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[21\] " "Latch ALU:comb_41\|outd2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211417 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[22\] " "Latch ALU:comb_41\|outd2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211417 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[23\] " "Latch ALU:comb_41\|outd2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211417 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[24\] " "Latch ALU:comb_41\|outd2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211417 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[25\] " "Latch ALU:comb_41\|outd2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211417 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[26\] " "Latch ALU:comb_41\|outd2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[27\] " "Latch ALU:comb_41\|outd2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[28\] " "Latch ALU:comb_41\|outd2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[29\] " "Latch ALU:comb_41\|outd2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[30\] " "Latch ALU:comb_41\|outd2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_41\|outd2\[31\] " "Latch ALU:comb_41\|outd2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeID_EX:comb_42\|opcode_ex\[0\] " "Ports D and ENA on the latch are fed by the same signal writeID_EX:comb_42\|opcode_ex\[0\]" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417730211418 ""}  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417730211418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|HEX7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417730224787 "|regfileboard|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417730224787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417730230089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/output_files/Labfourwtf.map.smsg " "Generated suppressed messages file C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/output_files/Labfourwtf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417730230363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417730230742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730230742 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417730231141 "|regfileboard|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417730231141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3378 " "Implemented 3378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417730231142 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417730231142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3188 " "Implemented 3188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417730231142 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417730231142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417730231142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417730231223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:57:11 2014 " "Processing ended: Thu Dec 04 16:57:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417730231223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417730231223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417730231223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417730231223 ""}
