<p><style>[data-colorid=x0tdsjao5p]{color:#333333} html[data-color-mode=dark] [data-colorid=x0tdsjao5p]{color:#cccccc}[data-colorid=k5hpxhglen]{color:#333333} html[data-color-mode=dark] [data-colorid=k5hpxhglen]{color:#cccccc}[data-colorid=hl6tcp6vg9]{color:#333333} html[data-color-mode=dark] [data-colorid=hl6tcp6vg9]{color:#cccccc}[data-colorid=wxb438raws]{color:#333333} html[data-color-mode=dark] [data-colorid=wxb438raws]{color:#cccccc}[data-colorid=d9vm31h2oo]{color:#333333} html[data-color-mode=dark] [data-colorid=d9vm31h2oo]{color:#cccccc}[data-colorid=kyopi54nta]{color:#333333} html[data-color-mode=dark] [data-colorid=kyopi54nta]{color:#cccccc}[data-colorid=z43qkeqgiy]{color:#333333} html[data-color-mode=dark] [data-colorid=z43qkeqgiy]{color:#cccccc}[data-colorid=wgj6imgpzj]{color:#333333} html[data-color-mode=dark] [data-colorid=wgj6imgpzj]{color:#cccccc}[data-colorid=lrcy0axpxy]{color:#333333} html[data-color-mode=dark] [data-colorid=lrcy0axpxy]{color:#cccccc}[data-colorid=v4g6n0u5os]{color:#333333} html[data-color-mode=dark] [data-colorid=v4g6n0u5os]{color:#cccccc}[data-colorid=vzilni9mxt]{color:#333333} html[data-color-mode=dark] [data-colorid=vzilni9mxt]{color:#cccccc}[data-colorid=c6v9yslwpe]{color:#333333} html[data-color-mode=dark] [data-colorid=c6v9yslwpe]{color:#cccccc}[data-colorid=pgsk2hmukz]{color:#333333} html[data-color-mode=dark] [data-colorid=pgsk2hmukz]{color:#cccccc}[data-colorid=em4blkdofm]{color:#333333} html[data-color-mode=dark] [data-colorid=em4blkdofm]{color:#cccccc}[data-colorid=iufdww0639]{color:#333333} html[data-color-mode=dark] [data-colorid=iufdww0639]{color:#cccccc}[data-colorid=j4kwm0j98f]{color:#333333} html[data-color-mode=dark] [data-colorid=j4kwm0j98f]{color:#cccccc}[data-colorid=uoalc4467g]{color:#333333} html[data-color-mode=dark] [data-colorid=uoalc4467g]{color:#cccccc}[data-colorid=ee802r3dd5]{color:#333333} html[data-color-mode=dark] [data-colorid=ee802r3dd5]{color:#cccccc}[data-colorid=gxbchd6gxu]{color:#333333} html[data-color-mode=dark] [data-colorid=gxbchd6gxu]{color:#cccccc}[data-colorid=nmq3izdl0e]{color:#333333} html[data-color-mode=dark] [data-colorid=nmq3izdl0e]{color:#cccccc}[data-colorid=hce0fn0frk]{color:#333333} html[data-color-mode=dark] [data-colorid=hce0fn0frk]{color:#cccccc}[data-colorid=s2thjw0jm2]{color:#333333} html[data-color-mode=dark] [data-colorid=s2thjw0jm2]{color:#cccccc}[data-colorid=xhbuk1yqqf]{color:#333333} html[data-color-mode=dark] [data-colorid=xhbuk1yqqf]{color:#cccccc}[data-colorid=baur6n1j1c]{color:#333333} html[data-color-mode=dark] [data-colorid=baur6n1j1c]{color:#cccccc}[data-colorid=igije8xsod]{color:#333333} html[data-color-mode=dark] [data-colorid=igije8xsod]{color:#cccccc}[data-colorid=zulqganm5x]{color:#333333} html[data-color-mode=dark] [data-colorid=zulqganm5x]{color:#cccccc}[data-colorid=z6jryiy59w]{color:#333333} html[data-color-mode=dark] [data-colorid=z6jryiy59w]{color:#cccccc}[data-colorid=r91rh3i1o4]{color:#333333} html[data-color-mode=dark] [data-colorid=r91rh3i1o4]{color:#cccccc}[data-colorid=yx4et7xaxk]{color:#333333} html[data-color-mode=dark] [data-colorid=yx4et7xaxk]{color:#cccccc}[data-colorid=b8zj8eod88]{color:#333333} html[data-color-mode=dark] [data-colorid=b8zj8eod88]{color:#cccccc}[data-colorid=ihxwmswv2l]{color:#333333} html[data-color-mode=dark] [data-colorid=ihxwmswv2l]{color:#cccccc}[data-colorid=qd4m0qh8p5]{color:#333333} html[data-color-mode=dark] [data-colorid=qd4m0qh8p5]{color:#cccccc}[data-colorid=ft7kop0aba]{color:#333333} html[data-color-mode=dark] [data-colorid=ft7kop0aba]{color:#cccccc}[data-colorid=ef6mbyi8sv]{color:#333333} html[data-color-mode=dark] [data-colorid=ef6mbyi8sv]{color:#cccccc}[data-colorid=wdeq9068dv]{color:#333333} html[data-color-mode=dark] [data-colorid=wdeq9068dv]{color:#cccccc}[data-colorid=nhr4jft8yr]{color:#333333} html[data-color-mode=dark] [data-colorid=nhr4jft8yr]{color:#cccccc}[data-colorid=runfpdc0a0]{color:#333333} html[data-color-mode=dark] [data-colorid=runfpdc0a0]{color:#cccccc}[data-colorid=nnit4hdapd]{color:#333333} html[data-color-mode=dark] [data-colorid=nnit4hdapd]{color:#cccccc}[data-colorid=xxpfcofh79]{color:#333333} html[data-color-mode=dark] [data-colorid=xxpfcofh79]{color:#cccccc}[data-colorid=f5ntrokm17]{color:#333333} html[data-color-mode=dark] [data-colorid=f5ntrokm17]{color:#cccccc}[data-colorid=ltazdpy503]{color:#333333} html[data-color-mode=dark] [data-colorid=ltazdpy503]{color:#cccccc}[data-colorid=whgy7w40ek]{color:#333333} html[data-color-mode=dark] [data-colorid=whgy7w40ek]{color:#cccccc}[data-colorid=v17w14hyh4]{color:#333333} html[data-color-mode=dark] [data-colorid=v17w14hyh4]{color:#cccccc}[data-colorid=zem39pic45]{color:#333333} html[data-color-mode=dark] [data-colorid=zem39pic45]{color:#cccccc}[data-colorid=ku8xkmg7vg]{color:#333333} html[data-color-mode=dark] [data-colorid=ku8xkmg7vg]{color:#cccccc}[data-colorid=oir8emyrse]{color:#333333} html[data-color-mode=dark] [data-colorid=oir8emyrse]{color:#cccccc}[data-colorid=cpj37sgj89]{color:#333333} html[data-color-mode=dark] [data-colorid=cpj37sgj89]{color:#cccccc}[data-colorid=cjoyja9pz3]{color:#333333} html[data-color-mode=dark] [data-colorid=cjoyja9pz3]{color:#cccccc}[data-colorid=w7ukxu0h5t]{color:#333333} html[data-color-mode=dark] [data-colorid=w7ukxu0h5t]{color:#cccccc}[data-colorid=wxj9u2j63k]{color:#333333} html[data-color-mode=dark] [data-colorid=wxj9u2j63k]{color:#cccccc}[data-colorid=hnxunn7d9h]{color:#333333} html[data-color-mode=dark] [data-colorid=hnxunn7d9h]{color:#cccccc}[data-colorid=sl29lkt5tf]{color:#333333} html[data-color-mode=dark] [data-colorid=sl29lkt5tf]{color:#cccccc}[data-colorid=svbtytoueq]{color:#333333} html[data-color-mode=dark] [data-colorid=svbtytoueq]{color:#cccccc}[data-colorid=g56ndshejv]{color:#333333} html[data-color-mode=dark] [data-colorid=g56ndshejv]{color:#cccccc}[data-colorid=c0gvsite90]{color:#333333} html[data-color-mode=dark] [data-colorid=c0gvsite90]{color:#cccccc}[data-colorid=ku67141fnz]{color:#333333} html[data-color-mode=dark] [data-colorid=ku67141fnz]{color:#cccccc}[data-colorid=t7etgplm82]{color:#333333} html[data-color-mode=dark] [data-colorid=t7etgplm82]{color:#cccccc}[data-colorid=n01jrv772b]{color:#333333} html[data-color-mode=dark] [data-colorid=n01jrv772b]{color:#cccccc}[data-colorid=hnosnu5w8e]{color:#333333} html[data-color-mode=dark] [data-colorid=hnosnu5w8e]{color:#cccccc}[data-colorid=kcyi5n9sh0]{color:#333333} html[data-color-mode=dark] [data-colorid=kcyi5n9sh0]{color:#cccccc}[data-colorid=qf2yne0nvo]{color:#333333} html[data-color-mode=dark] [data-colorid=qf2yne0nvo]{color:#cccccc}[data-colorid=uslo6xtit7]{color:#333333} html[data-color-mode=dark] [data-colorid=uslo6xtit7]{color:#cccccc}[data-colorid=vil2r3tpaa]{color:#333333} html[data-color-mode=dark] [data-colorid=vil2r3tpaa]{color:#cccccc}[data-colorid=imu79dalm2]{color:#333333} html[data-color-mode=dark] [data-colorid=imu79dalm2]{color:#cccccc}[data-colorid=wdzd3n01ll]{color:#333333} html[data-color-mode=dark] [data-colorid=wdzd3n01ll]{color:#cccccc}[data-colorid=dgue6i8hy6]{color:#333333} html[data-color-mode=dark] [data-colorid=dgue6i8hy6]{color:#cccccc}[data-colorid=piqjh5adaa]{color:#333333} html[data-color-mode=dark] [data-colorid=piqjh5adaa]{color:#cccccc}[data-colorid=ps01x9qhyc]{color:#333333} html[data-color-mode=dark] [data-colorid=ps01x9qhyc]{color:#cccccc}[data-colorid=og8zxn2tp8]{color:#333333} html[data-color-mode=dark] [data-colorid=og8zxn2tp8]{color:#cccccc}[data-colorid=rhn5lalqhq]{color:#333333} html[data-color-mode=dark] [data-colorid=rhn5lalqhq]{color:#cccccc}[data-colorid=xe6qydae0a]{color:#333333} html[data-color-mode=dark] [data-colorid=xe6qydae0a]{color:#cccccc}[data-colorid=bmg3t8ew28]{color:#333333} html[data-color-mode=dark] [data-colorid=bmg3t8ew28]{color:#cccccc}[data-colorid=aw3hax0ngs]{color:#333333} html[data-color-mode=dark] [data-colorid=aw3hax0ngs]{color:#cccccc}[data-colorid=zle2zkqch9]{color:#333333} html[data-color-mode=dark] [data-colorid=zle2zkqch9]{color:#cccccc}[data-colorid=t7f4dbc40c]{color:#333333} html[data-color-mode=dark] [data-colorid=t7f4dbc40c]{color:#cccccc}[data-colorid=cz1uznwcrf]{color:#333333} html[data-color-mode=dark] [data-colorid=cz1uznwcrf]{color:#cccccc}[data-colorid=acgcof1y8e]{color:#333333} html[data-color-mode=dark] [data-colorid=acgcof1y8e]{color:#cccccc}</style>3/19</p><p>Knowledge transfer for CCE and DMI 3.0.</p><p>Removed static signals from delay unit for DMI and DCE.</p><p>Brought up CCE read and working on writes.</p><p><br /></p><p>3/12</p><p>Ncore 3.0.1:</p><p>CONC-7510 Fixed backpressuring DTWReq if DTW header fifo is full.</p><p>CONC-7509 Fixed CMD CMO rl=10 support.</p><p>CONC-6565 CONC-7372 Move DMI &amp; DCE pma REQn sync to top level</p><p>Ncore 4:</p><p>Bringing up first read transaction. Working back and forth on the new datapath.</p><p><br /></p><p>3/5</p><p>Ncore 3.0.1:</p><p>CONC-7510: Debugged DMI coherent dtw header information is dropped due to insufficient depth.</p><p>CONC-7502: Debugged DMI TB mix NC &amp; C address with wrong ordering expectation</p><p>Debugged TB issue DMI rbrRsp priority value</p><p>Ncore4:</p><p>Added stash transaction flows in micro-arch</p><p>Bringing up a single read test (still pending TB slave BFM support)</p><p><br /></p><p><br /></p><p>2/26</p><ul><li>CCE RTL is compiled and DV is now working on TB integration.</li><li>some lint warning of undriven wires still exist and cleaning in progress.</li><li>Worked on RBID reservation and DMI cmd schedule control.</li><li>Updated micro-arch based on internal review feedbacks</li></ul><p>2/19</p><p>Cleaned up tachl compile errors and able to generate CCE RTL.</p><p>Cleaning tachl utils errors and vcs compile errors (still in progress)</p><p>Debugging DII concerto mux parameter failure after SMI change</p><p><br /></p><p>2/11</p><p>Ran two sections of micro-arch review and updated spec with feedbacks</p><p>Bringing up CCE rtl generation with SW support for new SMI ports (target 2/16)</p><p>Debugged several issues in 3.0</p><ol><li>Wrong check for ReadStash RBID/UP</li><li><span class="legacy-color-text-blue3">WriteStash snoop response error behavior (CONC-7489)</span></li><li><span class="legacy-color-text-blue3">Bitmain config wrong DMI configuration in ccp data bank index</span></li><li><span class="legacy-color-text-blue3">Bitmain config wrong check in way partitioning</span></li></ol><p><br /></p><p>2/5</p><p>Reviewed Transaction flow with DV</p><p>Updated cache/SF action table to clarify snoop response and DTW scenario.</p><p>Worked on TB top level connectivity</p><p>CCE RTL control path in progress</p><p><br /></p><p>1/29</p><p>Updated micro-arch on ACE write forward progress without update request.</p><p>Added blocking condition to prevent blindly retry for DM all ways busy scenario.</p><p>Worked on top level connection to prepare for tb bringup.</p><p><br /></p><p><br /></p><p>1/22</p><p>Updated micro-arch on recall handling and retry mechanism</p><p>Added section for snoopfilter disabling flow.</p><p>Continued on Initial RTL coding for control path</p><p><br /></p><p><br /></p><p>1/15</p><p>Ncore 3.0:</p><p>CONC-7441&nbsp;Debugged CCP data/state scoreboard mismatch</p><p><br /></p><p>Ncore 4.0:</p><p>Continued updating micro-arch and respond to DV feedbacks</p><p>Revisit snoop filter recall mechanism</p><p>Continued Initial RTL coding</p><ul><li>New concerto mux parameters and instantiation</li><li>Continued on Datapath manager sub-components</li></ul><p><br /></p><p>1/8</p><p>Ncore 3.0:</p><p>Review DCE code coverage config 41</p><p><br /></p><p>Ncore 4.0:</p><ul><li>Updated micro-arch to 0.7 adding submodule detail.</li><li>Started CCE RTL coding:</li></ul><ol><li>Top level instantiation</li><li>Datapath manager sub modules: Generic Data Buffer and Merge Buffer.</li></ol><p><br /></p><p>12/18</p><p>Ncore 4.0:</p><p>CCE:</p><p>Completed v0.4 micro-arch initial revision</p><ul style="list-style-type: square;"><li>Filled major transaction flow diagrams</li><li>Integrated formatted DM &amp; CM document</li><li>Added features, System description and SMI Interfaces</li></ul><p><br /></p><p>Ncore 3.0:</p><p>Re-create DCE code coverage exclusion for several configurations&nbsp;</p><p>Worked with DV and AE on register formal check debug</p><p><br /></p><p>Ncore 2.6:&nbsp;</p><p>Reviewed DMI/CCP code coverage holes and provide exclusion</p><p><br /></p><p><br /></p><p>12/11</p><p>DCE:</p><p>3.0 Code coverage exclusion</p><p>CCE:</p><p>Continued to work on initial micro arch specification</p><ul style="list-style-type: square;"><li>add atomic transaction flow</li><li>update new protocol behavior</li><li>add description for message processing</li></ul><p><br /></p><p>12/4</p><p>CCE:</p><p>Worked on Datapath manager subblocks and data flows charts.</p><p>Defined TM/DPM/CM interfaces for Kjeld to review.</p><p>Updated transaction flow diagrams to add DPM and each type of request.</p><p><br /></p><p><br /></p><p><br /></p><p>11/20</p><p>DMI:</p><ul><li>CONC-7411 Debugged resiliency SMI protection CE/UCE keep asserting even there's no valid msg.</li><li>Reviewed and apply exclusion for code coverage.</li></ul><p>DCE:</p><ul><li>CONC-7405 Debugged wrong address map configuration causing wrong error logging info</li><li>Reviewed and apply exclusion for code coverage.</li></ul><p>CCE:</p><ul><li>Updated SLC eviction handling flow</li><li>Separated out datapath from TM</li><li>Specified the initial TM/CM interface for review</li></ul><p><br /></p><p><br /></p><p>11/13</p><p>DMI&nbsp;</p><p>CONC-7368 Debugged DTW_MRG_MRD_UDTY wrong TB expectation</p><p>CONC-7338 Debugged DTW_CLN dropping handling in TB</p><p>CONC-7391 Debugged CMD CMO always issued with rl = 2'b01.</p><p>code coverage feedback and exclusion</p><p><br /></p><p>DCE:</p><p>code coverage feedback and exclusion</p><p><br /></p><p>CCE:</p><p>Worked on System cache eviction handling flow charts and TM/CM interfaces</p><p><br /></p><p><br /></p><p><br /></p><p>11/6</p><p>DMI:</p><p>CONC-7335 Debugged timeout error TB not delaying enough for eviction response</p><p>CONC-7301 Debugged bresp error logging mismatch</p><p>CONC-7349 CONC-7352 Debugged multiple resiliency correctable error test failures</p><p>CONC-7363 Debugged csr test issue for data memory initialization</p><p>CONC-7362 Debugged the one cycle gap in trans_active</p><p>Reviewed code coverage for config1, config2, config3, config4, config5 and provided feedback &amp; exclusion</p><p>Fixed cmo flagging in WTT.</p><p><br /></p><p>DCE:</p><p>CONC-7215 Debugged QoS starvation TB mismatch</p><p>CONC-7356 Debugged ACE hang due to ace aiu not returning str_rsp</p><p>Reviewed code coverage for config_41 config_20, config_7 and provided feedback &amp; exclusion</p><p><br /></p><p>10/16</p><p>DMI:</p><p>CONC-7269 Provided feedbacks on XPROP exclusion</p><p>CONC-7261 Debugged resiliency test UCE trigger mission fault, and fixed native UCE not trigger mission fault</p><p>Code coverage feedback and exclusion</p><p><br /></p><p>DCE:</p><p>CONC-7277 Debugged resiliency test UCE trigger mission fault, and fixed address map UCE not trigger mission fault</p><p>Code coverage feedback and exclusion</p><p><br /></p><p>Misc.</p><p>Fixed duplication unit test_en from check clock interface.</p><p>CONC-7272 Debugged random config hang</p><p>Create code coverage tool tutorial</p><p><br /></p><p>CCE:</p><p>nothing new.</p><p><br /></p><p>10/9</p><p>DCE:</p><p>CONC-7215 Debugged TB QoS check. Due to additional pipe inserted in CMUX</p><p>CONC-7204 Debugged RbrReq.mpf1 mismatch CmdReq.mpf2. May fix in 3.2.</p><p>CONC-7183 Fixed stash target snoop error rsp to complete att flow.</p><p>Fixed tachl cpr ca_lpid parameter hex to decimal.</p><p>code coverage feedback and exclusion</p><p><br /></p><p>DMI:</p><p>CONC-7229 Fixed exokay late response flop enable</p><p>CONC-7211 Debugged TB check mntOp eviction at wrong timing</p><p>Rebalanced DTR path pipeline to account for SMI Delay</p><p>code coverage feedback and exclusion</p><p><br /></p><p>Misc.</p><p>Fixed resiliency dup_unit connect check clk testen.</p><p>CONC-7234 Debugged CHI_AIU misusage of age_link_arb.</p><p><br /></p><p>CCE:</p><p>Continued on transaction flow and TM/CM interface</p><p><br /></p><p>10/2</p><p>DMI</p><p>Fixed timing to add optional pipe stages for no cache config</p><p>CONC-7185 Provided mnt flush fail probe signals for tb check</p><p>CONC-7143 Debugged TB clean write dropping fail.</p><p><br /></p><p>DCE</p><p>Worked on DCE hw_cfg_41 exclusion</p><p>CONC-7200 Fixed way vector dm write clear mask</p><p>CONC-7214 Debugged random config hanging issue</p><p><br /></p><p>Misc.</p><p>CONC-7193 CONC-7194 Fixed resiliency CMUX msg sel using corrected msg_type</p><p>CONC-7186 CONC-7218 Fixed CMUX msg decode qualified with valid to avoid x propagation.v</p><p><br /></p><p>CCE:</p><p>Continued discussion on transaction flow</p><p><br /></p><p><br /></p><p>9/26</p><p>DCE:</p><p>CONC-7156 Fixed test_en floating input at fault_checker</p><p>CONC-7183 CONC-7174 Fixed LdStash target snoop rsp error should still trigger strReq.</p><p><br /></p><p>DMI:</p><p>CONC-7156 Fixed test_en floating input at fault_checker</p><p>CONC-7171 Fixed MntOp should wait for cache pipe idle. Added clarification mntOp ccp_p2 signal in uarch</p><p>CONC-7176 Debugged Debug Rd/Wr does not take effect if lookupEn is not asserted.</p><p>CONC-7185 Debugged TB not considering MntOp flush by index way hit pending state.</p><p>CONC-7186 Debugged Xprop failure due to floating test_en pin.</p><p>CONC-7184 Debugged TB incorrectly predict allocation_p2 upon alloc_en deasserted scenario</p><p><br /></p><p><br /></p><p>CCE uarch:</p><p>Added dataless, write, CMO SC/SF action table</p><p>Added proposed transaction flows diagram for read/write scenarios</p><p><br /></p><p>9/18</p><p>DCE:</p><p>CONC-7125 Debugged snp_rsp not receiving causing hang.</p><p>CONC-7126 Debugged d_id not matching any of the DMI f_unit_id causing hang.</p><p>Add tachl coverage exclusion and consolidate code coverage configurations</p><p>Provided feedback for code coverage</p><p><br /></p><p>DMI:</p><p>CONC-7108 Debugged DTW ClnWr allocation disable testcase</p><p>CONC-7129 Debugged TB placeholder testing issue due to additional pipe stage</p><p>CONC-7143 Debugged unexpected DTWReq for error test</p><p>CONC-7141 Debugged same awid check for same address. Need to exclude check for exclusive transaction.</p><p><br /></p><p>CCE:</p><p>Continued on System Cache allocation, adding ACE, and DTW handling. Adding more on dataless, write and CMO.</p><p>Worked on flow diagrams between CCE internal blocks.</p><p><br /></p><p>9/11</p><p>DMI:</p><p>Added optional pipe stages for native interface</p><p>CONC-7023 Fixed p1 scratchpad not cancelled upon nack_ce.</p><p>CONC-7115 Fixed scratchpad lower address width mismatch compile warning.</p><p>CONC-7108 Debugged error test ccp wr data mismatch, which tb is giving illegal stimulus</p><p>CONC-7105 Debugged parity error not detected since write to read forwarding.</p><p>Added code coverage feedbacks and exclusion for config4 &amp; config8</p><p><br /></p><p>DCE:</p><p>CONC-7052 Fixed stashOnce snoop suppression upon dm error.</p><p>Added&nbsp;code coverage feedbacks and exclusion for DCE4 &amp; DCE5</p><p><br /></p><p>CCE uarch:</p><p>Reviewed and summarized system cache allocation and dtr return type per message.</p><p>Updated Recall handling discussion</p><p>Added cycle diagram for read</p><p><br /></p><p>9/4</p><p>DMI:</p><p>Debugged CONC-7016, Atomic but lookup_en not set</p><p>Debugged CONC-7044 DTWMrgMrd RL=2'10 where TB not expected</p><p><br /></p><p>DCE:</p><p>Debugged CONC-7052 Duplicate STRReq, for load stash upon dir error</p><p>Reviewed DCE3, DCE5 code coverage</p><p><br /></p><p>CCE:</p><p>Worked on micro-arch draft</p><p><br /></p><p>Misc.</p><p>Debugged cust_TB config_40 hanging</p><p><br /></p><p>8/28</p><p>DMI:</p><p>CONC-6993 Fixed scratchpad sent to rd_miss (atomic) should always set the fill flag</p><p>CONC-7014 Fixed scratchpad base address including ns bit.</p><p>CONC-7038 Fixed random configuration compilation warning</p><p>CONC-7016 Debugged atomic request got dropped because of lookup_en not set</p><p>CONC-7023 Debugged scratchpad data beat length mismatch.</p><p>CONC-7010 Added 8/16 Way DMI interleaving support</p><p>Reviewed code coverage and added exclusion to config1 &amp; config6</p><p>DCE:</p><p>Reviewed code coverage and added exclusion for merged ATT entries</p><p>Misc:</p><p>CCE interface discussion and diagram updates.</p><p><br /></p><p>8/21</p><p>DMI:</p><p>CONC-6969 Fixed unexpected scratchpad bypass ccp</p><p>CONC-6758 Fixed cacheOp response missing upon tag UCE</p><p>CONC-6938 Debugged&nbsp; nack and nacknoalloc assert at the same time</p><p>CONC-6979 Debugged tb expect scratchpad write to be presented on AXI</p><p><br /></p><p>DCE:</p><p>CONC-6925 Fixed CMStatus cm_state information passing</p><p>CONC-6966 Debugged tb Fsys BFM state issue</p><p>Updated exclusion for hw_cfg_7_all_ecc with merged att entries.</p><p><br /></p><p>Misc:</p><p>Worked on CCE micro-arch initial draft</p><p><br /></p><p>8/14</p><p>DMI:</p><p style="margin-left: 30.0px;">CONC-6956 Debugged tag error cm_status with data rotation.</p><p style="margin-left: 30.0px;">CONC-6751 Fixed reset of timeout counter if threshold got updated.</p><p style="margin-left: 30.0px;">CONC-6917 Updated no allocation if ways reserved are scratchpad ways</p><p>DCE:</p><p style="margin-left: 30.0px;">CONC-6925 Updated line state information in STRReq cm_status</p><p style="margin-left: 30.0px;">CONC-6934 Fixed DCE compile error for nTagMonitor == 1</p><p style="margin-left: 30.0px;">CONC-6941 Fixed missing port suppressible compile error</p><p>Misc:</p><p style="margin-left: 30.0px;">Added synthesis off pragma for code coverage collection</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">8/7</p><p style="margin-left: 60.0px;">DMI:</p><p style="margin-left: 60.0px;">CONC-6881 Fixed AXI error propagating to DTR CMstatus with data rotation</p><p style="margin-left: 60.0px;">CONC-6930 Fixed dropping scratchpad request upon cache CE.</p><p style="margin-left: 60.0px;">CONC-6894 Fixed Legato padding beat handling</p><p style="margin-left: 60.0px;">CONC-6913 Fixed atomic target scratchpad address qualification.</p><p style="margin-left: 60.0px;">CONC-6914 Fixed corrupted cache pipe information for correctable error 2nd lookup.</p><p style="margin-left: 60.0px;">CONC-6924 Debugged scratchpad address decode upper boundary issue</p><p style="margin-left: 60.0px;">CONC-6931 Debugged cmstatus in data rotation scenario where TB is not giving higher priority to DECERR</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">DCE:</p><p style="margin-left: 60.0px;">CONC-6916 Fixed premature deallocation dm write pipestage</p><p style="margin-left: 60.0px;">CONC-6888 Debugged exclusive store fail, CPR parameter issue</p><p style="margin-left: 60.0px;">CONC-6991 Debugged DCE memType compilation issue</p><p style="margin-left: 60.0px;">CONC-6909 Debugged DCE bit bash test trigger assertion</p><p style="margin-left: 60.0px;">CONC-6907 Debugged DCE CE logging information mismatch.</p><p style="margin-left: 60.0px;">CONC-6915 Debugged multiple DTW for ace agent, tb issue.</p><p style="margin-left: 60.0px;">Updated exclusion file for DCE hw_cfg_20</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">7/31</p><p style="margin-left: 60.0px;">DMI:</p><p style="margin-left: 60.0px;">CONC-6808 Fixed Legato padding beat handling</p><p style="margin-left: 60.0px;">CONC-6867 Debugged NC-exclusive bringup</p><p style="margin-left: 60.0px;">CONC-6850 Debugged TB issue for correctable error injection into no protection configuration</p><p style="margin-left: 60.0px;">CONC-6881 Debugged wrong TB expectation for error cm_status on padding beat</p><p style="margin-left: 60.0px;">Review code coverage for config6, config7 and provide exclusion</p><p style="margin-left: 60.0px;">DCE:</p><p style="margin-left: 60.0px;">CONC-6856 Fixed Decode error to trigger interrupt logic.</p><p style="margin-left: 60.0px;">CONC-6862 Fixed starvation disable if event threshold is zero.</p><p style="margin-left: 60.0px;">CONC-6870 Debugged DV empty signal modeling mismatch</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">7/24</p><p style="margin-left: 60.0px;">DMI:</p><p style="margin-left: 60.0px;">CONC-6788 Debugged Resiliency SMI protection failures</p><p style="margin-left: 60.0px;">CONC-6808 Debugged incorrect BE received at DMI</p><p style="margin-left: 60.0px;">CONC-6787 Separated header and data info for wrData fifo and poisoned UCE data.</p><p style="margin-left: 60.0px;">Fixed DTR cm_status to collect error as Double Word granule.</p><p style="margin-left: 60.0px;">Reviewed config1 - config5 code coverage and provided exclusions and feedbacks</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">DCE:</p><p style="margin-left: 60.0px;">CONC-6847 Debugged RBRRsp wrong target id TB hanging issue</p><p style="margin-left: 60.0px;">CONC-6816 Debugged tb modeling starvation mode race condition</p><p style="margin-left: 60.0px;">CONC-6805 Debugged IOAIU receiving unexpected DTR because of not handling UP field in Snp.</p><p style="margin-left: 60.0px;">CONC-6832 Debugged AE wrong setting of address map causing mrd hanging</p><p style="margin-left: 60.0px;">Fixed DCE resiliency cmux message UCE aggregation</p><p style="margin-left: 60.0px;">Reviewed config1 code coverage and provided exclusions and feedbacks</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">Misc.:</p><p style="margin-left: 60.0px;">Exclude OVL assertion from coverage</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">7/17</p><p style="margin-left: 30.0px;">DCE:</p><p style="margin-left: 30.0px;">CONC-6771 CONC-6775 Fixed DM Uncorrectable error handling</p><p style="margin-left: 30.0px;">CONC-6773 Fixed snpRsp error cm_status passing</p><p style="margin-left: 30.0px;">Fixed SnpRsp error only when no dtr</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">DMI:</p><p style="margin-left: 30.0px;">CONC-6904 Added non-coherent exclusive support</p><p style="margin-left: 30.0px;">CONC-6767 CONC-6768 Fixed handling for ccp replay request with nack_ce asserted.</p><p style="margin-left: 30.0px;">CONC-6792 Fixed aruser passing.</p><p style="margin-left: 30.0px;">CONC-6778 Fixed CMUX protection UCE aggregation for message and data.</p><p style="margin-left: 30.0px;">CONC-5915 Debugged util function eccblocks.</p><p style="margin-left: 30.0px;">CONC-6791 Debugged TB not monitoring prefetch being dropped due to no ways to allocate</p><p style="margin-left: 30.0px;">CONC-6800 Debugged wrong TB axuser bit expectation for CMO.</p><p style="margin-left: 30.0px;">CONC-6794 Debugged wrong clk domain configuration in DMI.</p><p style="margin-left: 30.0px;">CONC-6785 Debugged TB inject error does not count for data bypass</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">Misc.</p><p style="margin-left: 0.375in;">Timing fix for hw_config_30</p><p style="margin-left: 0.375in;">Review code coverage.</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">7/10</p><p style="margin-left: 30.0px;">DMI:</p><p style="margin-left: 30.0px;">CONC-6762 Fixed fault checker reset_n_delay connection for no duplication config</p><p style="margin-left: 30.0px;">CONC-6764 Passed <a class="external-link" href="http://cmdReq.es" rel="nofollow">cmdReq.es</a> to AxLock</p><p style="margin-left: 30.0px;">Updated DTR rotation buffer to 2 deep to support back to back rotation</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">DCE:</p><p style="margin-left: 30.0px;">CONC-6775 Fixed SnoopFilter UCE logging for index and way.</p><p style="margin-left: 30.0px;">CONC-6761 Debugged unexpected RBU caused by wrong DTW from ACE AIU.</p><p style="margin-left: 30.0px;">CONC-6778 Debugged ATT timeout due to lack of credit.</p><p style="margin-left: 30.0px;"><span>CONC-6746 </span><span>Debugged </span><span>TB check using wrong parameter</span></p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">Misc.</p><p style="margin-left: 30.0px;">Debugged Tempo recording issue.</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 0.375in;">7/2</p><p style="margin-left: 0.375in;">DMI:</p><p style="margin-left: 60.0px;">Fixed scratchpad base address align scratchpad size constraint.</p><p style="margin-left: 60.0px;"><span>CONC-6664 Fixed SMC tag UCE handling for atomics, dtwMrgMrd and read</span><span> &amp; </span><span>writes.</span></p><p style="margin-left: 60.0px;">CONC-6715 Fixed hit_way assertion guarded with error scenario.</p><p style="margin-left: 60.0px;">CONC-6749 Fixed write data buffer back to back correctable error handling</p><p style="margin-left: 60.0px;">CONC-6751 Fixed eviction timeout error logging.</p><p style="margin-left: 60.0px;">CONC-6747 Refined assertion for unintended error injection</p><p style="margin-left: 60.0px;">Code coverage</p><p style="margin-left: 30.0px;">DCE:</p><p style="margin-left: 60.0px;">Timing Fix&nbsp;</p><p style="margin-left: 60.0px;">Code coverage</p><p style="margin-left: 60.0px;"><br /></p><p><br /></p><p>review DMI code coverage.</p><p style="margin-left: 0.375in;">6/26</p><p style="margin-left: 60.0px;">DMI:</p><p style="margin-left: 60.0px;">Fixed scratchpad decoding logic based on CSR scratchPadSize. Still pending TB support.</p><p style="margin-left: 60.0px;">CONC-6719 Updated starvation granularity to 1.</p><p style="margin-left: 60.0px;">CONC-6682 Debugged SMI/AXI wAddr mismatch for hw_cfg_40</p><p style="margin-left: 60.0px;">CONC-6713 Debugged config-7 primary_bit length nSet mismatch configuration issue</p><p style="margin-left: 60.0px;">CONC-6715 Debugged false hit caused by Correctable Error Detection enable not set.</p><p style="margin-left: 60.0px;">CONC-6727 Debugged illegal way partitioning setting for atomic configuration.</p><p style="margin-left: 60.0px;">CONC-6718 Filed for TB starvation check request.</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">DCE:</p><p style="margin-left: 60.0px;">CONC-6723 Debugged illegal constraint on nRbsPerDmi</p><p style="margin-left: 60.0px;">CONC-6706 Debugged CMT_REQ mistmatch, TB issue interpreting snp_rsp.</p><p style="margin-left: 60.0px;">CONC-6700 Debugged TB not monitoring CMD buffer bypass correctly</p><p style="margin-left: 60.0px;">CONC-6708 Waived support of nCacheAgent = 1 &amp; nProc = 1 in tachl.</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">6/19</p><p style="margin-left: 60.0px;">DMI:</p><p style="margin-left: 60.0px;">Fixed DMI hang due to all zero park_point which was hidden due to configurable library component.</p><p style="margin-left: 60.0px;">Added state machine to deassert clk gating for auto tag init</p><p style="margin-left: 60.0px;">Added CMStatus Passing for STRReq, MRDResp late response error cases</p><p style="margin-left: 60.0px;">CONC-6662, CONC-6659 Debugged unit duplication TB inject correctable error in function unit causing dup_unit out of sync</p><p style="margin-left: 60.0px;">CONC-6651 CONC-6654 Debugged wrong CCP configuration issue.</p><p style="margin-left: 60.0px;">Reviewed code coverage for config1 - config6, some configure has low coverage due to failing early</p><p style="margin-left: 60.0px;">Added tachl coverage exclusion for user bit.</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">DCE:</p><p style="margin-left: 60.0px;">CONC-6627 Fixed WriteUnique and WriteLineUnique state transition and AWUnique support.</p><p style="margin-left: 60.0px;">CONC-6595 Debugged TB QoS ordering issue</p><p style="margin-left: 60.0px;">Reviewed DCE code coverage and found failing test holes.</p><p style="margin-left: 60.0px;"><br /></p><p style="margin-left: 60.0px;">Misc.</p><p style="margin-left: 60.0px;">CONC-6633 Debugged and fixed AE QoS test issue.</p><p><br /></p><p><br /></p><p style="margin-left: 0.375in;">6/12</p><p style="margin-left: 30.0px;">DCE</p><p style="margin-left: 30.0px;">CONC-6584 Fixed Priority mismatch for recall request</p><p style="margin-left: 30.0px;">CONC-6512 CONC-6634 Fixed TM deassert busy_vec when way is invalidated</p><p style="margin-left: 30.0px;">CONC-6607 Fixed timeout error and decode error interrupt signaling</p><p style="margin-left: 30.0px;">CONC-6594 Debugged QoS TB ordering check</p><p style="margin-left: 30.0px;">CONC-6609 Debugged Decode error TB check</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">DMI</p><p style="margin-left: 30.0px;">CONC-6555 CONC-6595 Debugged QoS arbitration bringup</p><p style="margin-left: 30.0px;">Reviewed code coverage for Config1.</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">Misc.</p><p style="margin-left: 30.0px;"><span>CONC-6633 Debugged AE </span><span>QoS issues on config_23 and fixed csr connection.</span></p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">6/6</p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 30.0px;">DCE:</p><p style="margin-left: 30.0px;">CONC-6512, Fixed Busy Vector clear upon ATT deallocation, got failures due to VB recovery got enabled. Investigating in recall handling.</p><p style="margin-left: 30.0px;">CONC-6568 Debugged TB QoS check failure.</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 30.0px;">DMI:</p><p style="margin-left: 30.0px;">CONC-6547 Fixed non-EWA Error CMStatus passing</p><p style="margin-left: 30.0px;">CONC-6493 Fixed Starvation mode clearing overflow flag upon deallocation.</p><p style="margin-left: 30.0px;">CONC-6555 Debugged TB QoS check failure.</p><p style="margin-left: 30.0px;">Timing cleanup.</p><p style="margin-left: 30.0px;"><br /></p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">5/30</p><p style="margin-left: 0.375in;">DMI:</p><p style="margin-left: 0.375in;">Finished first version of QoS 3.2 micro-arch document</p><p style="margin-left: 0.375in;">Worked on closing Tachl coverage</p><p style="margin-left: 0.375in;">Fixed timing for QoS enabled configuration</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;CONC-6541: debugged illegal way partitioning stimulus.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;CONC-6538: debugged Error testing tb issue</p><p><br /></p><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">5/22&nbsp;</p><p style="margin-left: 0.375in;">DMI</p><ul style="margin-left: 0.375in;"><li><span>CONC-6514 CONC-6518, CONC-6524, Fixed DTW sending wrong r_msg_ids when decoupling cmd &amp; data.</span></li><li><span>CONC-6509 brought up write data buffer parity protection </span></li><li><span>CONC-3335 Added CCP trans active to active signal</span></li><li><span>CONC-6471 Debugged Dbad zero out write strobe</span></li><li><span>CONC-6527 Debugged MRDPref MRDReq reordering issue</span></li><li><span>Cleanup WUser configuration.</span></li></ul><p style="margin-left: 0.375in;"><br /></p><p style="margin-left: 0.375in;">DCE:</p><ul style="margin-left: 0.375in;"><li><span>CONC-6529 Fixed snp UP field for multiple ACE agents configuration</span></li><li><span>CONC-6513 Fixed assertion triggered for clock gated scenario.</span></li><li><span>CONC-6520 Fixed dce clock gating signal to include APB</span></li><li><span>CONC-6467 Debugged recall waiting for active recall</span></li></ul><p>5/15</p><p>DMI:</p><p>CONC-6487 CONC-6490 Fixed dropping DTW_NO_DATA and DTW_CLN no allocate</p><p>CONC-6435 Fixed age link to support starvation mode</p><p>CONC-6452 Fixed ErrDetEn passing to write data buffer</p><p>CONC-6469 CONC-6453 Fixed Way partitioning make no allocate if all ways are reserved by others</p><p>CONC-6461 CONC-6462 CONC-6458: Debugged TB need to consider ordering base on cmdRsp</p><p>CONC-6471 Debugged AXI write strobe for poison data. TB needs update</p><p><br /></p><p>DCE:</p><p>CONC-6426 Fixed NITC Rd from proxy cache clear initiator owner/sharer bit&nbsp;&nbsp;</p><p>CONC-6456 Fixed MRD Type mismatch for ACE .</p><p>Fix clock gating parameter passing.</p><p><br /></p><p>Misc.:</p><p>Created tachl coverage file exclusion list.</p><p>timing improvement.</p><p><br /></p><p>5/8</p><p>DMI:</p><p>CONC-6440 Fixed dtwResp event is not captured by busy signal causing clk gated hang.</p><p><span>CONC-6437 Fixed </span><span>when place holders are enabled but no signals are created</span></p><p>CONC-6435 Fixed skid buffer starvation mode logic</p><p>CONC-6247 Debugged Bad handle TB issue</p><p>CONC-6447 Debugged invalid ce test for parity.</p><p>CONC-6426 Debugged full sys address map setting issue</p><p>CONC-6448 Debugged DMI invalid stimulus</p><p>CONC-6438 Debugged mntOp error injection failure</p><p>CONC-6454 Debugged NCWR TB ordering issue. Provide internal signal for TB.</p><p>COCN-6466 Debugged Coherent/NonCoherent traffic mix.</p><p>Fixed unit duplication pma lint issue.</p><p>Fixed multiple timing paths</p><p><br /></p><p>DCE:</p><p>CONC-6429 Fixed Upd Req mark same address pending request as busy way.</p><p>CONC-6426 Debugged address sent to wrong DCE issue</p><p><br /></p><p>5/1</p><p>DMI:</p><p>CONC-6419 CONC-6420 Fixed write data rotation information in data got backpressured case.</p><p>CONC-6428 Fixed busy signal include apb.</p><p>CONC-6425 Fixed concerto mux support pipedepth=0 0 and enpipestage =0</p><p>Timing fix for age arbitration path</p><p>Debugged all ways configured to WP and an address does not belong to any register causing hang</p><p><br /></p><p>DCE:</p><p>CONC-6401: ACE ReadOnce should not be promoted to Unique state if from a shared state.</p><p>CONC-6340: Fixed Addr map ue req type</p><p><br /></p><p>Misc.</p><p>CONC-6415: Debugged Tempo atomic data mismatch.</p><p>CONC-6378: Fixed Placeholder name prefix</p><p>updated INFOR CSR fields to align with spec</p><p>Wrote Tachl coverage wavier for error logic and memory wrapper&nbsp;</p><p><br /></p><p>4/24</p><p>DMI:</p><p>CONC-6361 Fixed IRQ_UC for wdata buffer error</p><p>CONC-6360, CONC-6359, CONC-6362 Fixed&nbsp; write data buffer correctable error logging</p><p>CONC-6407 Fixed compile failure for timeout_ref_en.</p><p>CONC-6395 CONC-6400 Fixed unexpected DtwRsp due to generated extra command.</p><p>COCN-6396 Fixed DTRMrgMrd and MRD RL=11 mix traffic failure</p><p>CONC-6404 Fixed Priority value passing for DTR &amp; DTWRsp</p><p>CONC-6378:&nbsp; Fixed memory/placeholder module name prefix</p><p>CONC-6382, CONC-6381, CONC-6387: Debugged hw_cfg_7 wAddr Maestro issue</p><p>placeholder verilator cleanup</p><p><br /></p><p>DCE:</p><p>CONC-6375: Fixed MRDWUCLN for ACE read in unique state.</p><p>CONC-6276: Debugged Invalid check for decode error</p><p>CONC-6036: Debugged hw_reset_test mismatch for tar register</p><p>CONC-6339: Fixed Decode error address logging mismatch</p><p>CONC-6340: Debugged Decode error address not fall into the region and expect multi hit.</p><p>CONC-6378: Fixed SF memory module name prefix</p><p><br /></p><p>Misc.</p><p>performance BW debug</p><p>Tempo debug. CONC-6399 CHI ACE atomic mix</p><p><br /></p><p><br /></p><p>4/17</p><p>DCE:&nbsp;</p><p>CONC-6375: Fixed not to passDirty to IOAIU in UD state</p><p>CONC-6276: Fixed Decode error logging and Debugged TB check.</p><p>Cleaned up TACHL CPR check failures</p><p>DMI:</p><p>CONC-6357: Fixed bubble on NC Write path and added age arbitration option.</p><p>CONC-6362: Bring up write data buffer protection&nbsp;</p><p>Cleaned up TACHL CPR check failures</p><p>Fixed timing on write data FIFO ECC path</p><p>Closing Tachl coverage</p><p><br /></p><p>4/10</p><p>DCE:</p><p>Fixed recall QoS for highest priority.</p><p><br /></p><p>DMI:</p><p>CONC-6273: Delayed MRDRsp/STRReq for CMO in no cache config.</p><p>CONC-6322: Debugged DMI AWQoS mismatch. TB check needs to be fixed.</p><p>CONC-6326: MRDReq RL check mismatch.</p><p>CONC-6343: Debugged DTWRsp for RL= 11 DTWMrgMrd case</p><p>CONC-6323: Debugged MrdRsp for cache ops.</p><p>CONC-6320: Information CSR testing</p><p>Fixed RBUReq QoS to match RBRReq QoS</p><p>Fixed Unexpected dropping late response for no cache config.</p><p><br /></p><p>Misc:</p><p>Reviewed bandwidth &amp; latency numbers.</p><p>Reviewed clock gating number.</p><p>Replace dffre enable signal wiring.</p><p><br /></p><p>4/3</p><p>DCE:</p><p>CONC-6276: Added Decode error logging connection</p><p>CONC-6271: Fixed ACE ReadOnce handling</p><p>CONC-6297: Fixed MRD credit not fully used.</p><p>CONC-6294: Debugged wrong Target Id address error logging</p><p>CONC-6310: Debugged wrong check for exclusive alloc bit.</p><p><br /></p><p>DMI:</p><p>CONC-6292: Fixed waypartitioning CSR reset value.</p><p>CONC-6293: Debugged TB not expecting MRDCln has RL=2'b11</p><p>CONC-6299: Debugged TB expecting MRDFlush to send DTRReq.</p><p>CONC-6305: Debugged TB not considering data bypass for error detection</p><p>CONC-6280: Clarified NC CMOs checkings.</p><p>Updated CSR CPR</p><p>Added more feedback on code coverage</p><p>Improved Timing</p><p><br /></p><p>3/27</p><p>DCE:</p><p>CONC-6271: Fixed ReadOnce from ACE agent scheduled unnecessary DM write</p><p>Handled indeterministic dm_rsp with dm_pipe lookup table.</p><p><br /></p><p>DMI:</p><p>CONC-6259: Debugged DMI will not wait for padding data to process request.</p><p>CONC-6244: Debugged evict_valid_p2 check is invalid</p><p>CONC-6153: Bringup write data buffer error injection testing</p><p>CONC-6269: Fixed Tag_UCE unexpected beat because of incorrect last of manufactured DTR</p><p>CONC-6273: Debugged RL= 10 cache operation for a no cache configure needs to be handled properly.</p><p>CONC-6280: Debugged NC CMO needs to be handled properly</p><p>Fixed ErrDetEn CSR condition base on JSON</p><p>Wrote Javascrip pragma to exclude invalid params from Tachl coverage&nbsp;</p><p><br /></p><p><br /></p><p>3/20</p><p>DMI:</p><p>CONC-6234, CONC-6233 Debugged wrong config connecting DMI AXI to different clock domain.</p><p>CONC-6212: Fixed data rotation buffer when wider AIUs send extra data to drop</p><p>CONC-6325: Fixed unexpected drop return data</p><p>CONC-6230: Fixed fill data last count overflow in atomic config</p><p>CONC-6242: Fixed MntOp issue evict address if dirty flush</p><p>CONC-6228, CONC-6237 CONC-6229 Fixed Data rotation buffer decouples read &amp; write retire event.</p><p>CONC-6245: Fixed logic to handle fill data sent out a cycle before bus return data.</p><p>CONC-6249: Fixed NC write RBID retires when all DTW data are received.</p><p>CONC-6253: Debugged TB needs to relax DTWRsp check after receiving 1st beat of DTW.</p><p>CONC-6236: Debugged invalid check for rb_req and rb_rsp. TB needs to relax the check.</p><p>CONC-6244: Debugged MntOp TB is not monitoring the right eviction address.</p><p>CONC-6216: Debugged MntOp TB did not consider security bit for a hit.</p><p>CONC-6226: Debugged MntOp TB Index way mismatch issue.</p><p>CONC-6194: Debugged Atomic swap compare RTL/TB behavior mismatch</p><p>Reviewed Code/Tachl Coverage.</p><p><br /></p><p><br /></p><p>3/13</p><p>DMI:</p><p>CONC-5902: Fixed Rd/Wr and Correctable error handling for MntOp.</p><p>CONC-6202: Fixed CCP bypass path unexpected dropping write data.</p><p>CONC-6211: Fixed stale way &amp; busy way pipelining upon tag correctable error.</p><p>CONC-6217: Fixed cache pipe unexpected write request for maintOp request</p><p>CONC-6194, CONC-6219: Fixed not sending first DTR beat if no cacheline space in fill path.</p><p>CONC-6212: Debugged AXI4 LEN assertion triggered</p><p>CONC-6099: Debugged TB one-hot to binary hit way mapping issue.</p><p>CONC-6214: Fixed Maintenance Op active upon tag ce.</p><p>Implemented WTT Timeout overflow logic.</p><p><br /></p><p>DCE:</p><p>CONC-6023: Fixed exclusive and retry never go to sleep except seeing an eviction.</p><p>Implemented ATT Timeout overflow logic.</p><p><br /></p><p>Fsys:</p><p>CONC-6207: Debugged CHI-AIU credit issue causing hang.</p><p><br /></p><p>Misc:</p><p>DCE CSR prefix renaming.</p><p>Lint fix for atomic/scratchpad config</p><p><br /></p><p>3/6</p><p>DCE:</p><p>CONC-6023: Check &amp; Updated exclusive monitor in P2 state at dm_rsp.</p><p>Timeout csr connection</p><p>Multiple configurations Lint cleanup.</p><p>DMI:</p><p>CONC-6165,CONC-6166: Fixed CMO hang if lookup_en = 0. Add ccp bypass path.</p><p>CONC-6193: Fixed ccp p2 burst len to be full cacheline if flush is a hit.</p><p>CONC-6167, CONC-6171: Fixed stale way to exclude same set atomic hit operation.</p><p>CONC-6179: Debugged full DTW with zero byte enable BFM issue.</p><p>CONC-6182: Debugged RbrReq &amp; MrdReq race condition, secondary DTW size expections.TB will relax the checks.</p><p>CONC-6175: Debugged UpdReq Target id error undropping. TB issue</p><p>CONC-6169: Debugged error snoop response will not modify filter state.</p><p>CONC-6190: Debugged bypass path, check needs to be fixed.</p><p>CONC-6097, CONC-5902: Debugged TB misinterpreted the hit_way_vec for mnt_flush.</p><p>Reviewed Tachl coverage</p><p><br /></p><p>2/28</p><p>DCE:</p><ul><li>CONC-5905: Debugged TB checking on RBUReq wrong target id handling</li><li>CONC-6164: Debugged two BFM sending DTR signaled in Snp_rsp</li></ul><p>DMI:</p><ul><li>CONC-6125 Fixed DWID calculation for DTWMrgMrd should always use full cacheline size</li><li>CONC-6111: Handle corner case for width adaptation dropping DTWs.</li><li>CONC-6127: Fixed Wrong stale way vector causing false miss</li><li>CONC-6140: Fixed WayPartitioning NUnitId generation to exclude FPortId</li><li>CONC-6130: Fixed hanging because of unexpected dropping DTWMrgMrdUdty Rd request.</li><li>CONC-6094 CONC-6099: TB needs to fix MntOp SetWay flush&nbsp; way register configuration</li><li>CONC-6117: TB terminates test too soon causing false time out.</li><li>CONC-6146: Updated the spec for DTWMrgMrd look at the mpf1 for waypartitioning mapping.</li><li>CONC-6097: Fixed wrong p2 signal qualification with ccp_p2_mnt</li><li>CONC-6096, CONC-5902 Debugged MntOp unexpected</li><li>Reduced some logic gates from critical timing path</li></ul><p>Misc:</p><ul><li>Fsys Debug:</li><ul><li>CONC-6134 Illegal CHI state transition causing multiple DTWs</li><li>CONC-6126: Unexpected DTW received by DMI. Because of incorrect BFM State initialization</li></ul></ul><ul><li>Cleaned up lint error/warning in DMI, DCE(other than DM part). DM needs to be examined by Nabil.</li></ul><p><br /></p><p><br /></p><p>2/21</p><p>DCE:</p><p>CONC-5435 CONC-6109 Target id error logging</p><p>CONC-6113 Multiple STRReqs</p><p>CONC-6036 fix register model &amp; rtl mismatch</p><p>CONC-5905 RBUReq wrong target_id handling</p><p><br /></p><p>DMI:</p><p>CONC-6117 CONC-6116 DTWMrgMrd passing correct size info for partial line merge.</p><p>Add information register fields for Scrachpad &amp; Waypartitioning</p><p><br /></p><p>Misc.</p><p>DCE &amp; DMI lint/verilator cleanup.</p><p>CONC-6102 Debugged extra DTR sent. BFM breaks the coherency. Added assertion check for snp_rsp</p><p><br /></p><p><br /></p><p>2/14</p><p>Fixed multiple critical timing paths.</p><p>Fixed scratchpad address decoding.</p><p>CONC-6087 Fixed DTWMrgMrdUdty no AXI write for no SMC configuration</p><p>CONC-5902 Fixed MDR csr to SW RW.</p><p>CONC-6074 Fixed two DTWs in write stash scenario</p><p>CONC-5902 Debugged Debug Rd/Wr error injection test. TB needs to update sequence &amp; checks.</p><p><br /></p><p>DCE:</p><p>CONC-6036 Fixed CPR &amp; RTL mismatch in IDR csr</p><p>CONC-5905 Fixed Wrong target id error logging</p><p><br /></p><p><br /></p><p>2/7</p><p>DMI:</p><p>CONC-6046 Fixed ErrInfo logging to add evict/fill/ns information for AXI native response.</p><p>CONC-5458 Fixed DTWMrgMrdUdty not write to AXI.</p><p>CONC-5889 Fixed ErrInfo logging for wrong target id error.</p><p>CONC-5912 Fixed duplicate cmd sent when getting out from power down mode.</p><p>CONC-5996 Fixed maintenance Op not to assert rp_update</p><p>CONC-5995, CONC-5950, CONC-5902 Fixed maintenance Op Tag_state_update &amp; check.</p><p>CONC-6062 Fixed way partition elaboration</p><p>CONC-6061 CONC-6060 Fixed unexpected rd_ptr increment for write data fifo</p><p>Provided coverage feedback.</p><p>Added write data memory error location logging.</p><p>DCE:</p><p>CONC-6051 Fixed STRReq CMStatus being cleared upon entry deallocation.</p><p>CONC-5453 CONC-5905 Fixed Error location logging.</p><p><br /></p><p>Misc:</p><p>Full_sys debug:</p><p>CONC-6032: CHI-BFM sending multiple DTWs for SNPInvDTW.</p><p>CONC-6048 RBID&nbsp;mismatch in different snpreq. TB needs to update not to check RBID for ld stash target snoop</p><p>CONC-6049 IOAIU wrstash send out extra dtw_req.</p><p>Resiliency verilatror cleanup</p><p><br /></p><p><br /></p><p>1/31</p><p>Passed Maestro added wr memory tcl param</p><p>CONC-6011 Debugged extra DTW as CONC-5925</p><p>CONC-6027 CONC-6030 Debugged Skid buffer overflow.</p><p>CONC-4642 Fixed DMI bit bash reset failure</p><p>CONC-5872 Added write memory ECC connection</p><p>CONC-5993 Fixed the condition for DTWMrgMrd rd/wr block</p><p>CONC-5540 Fixed dtrReq user bit rotation.</p><p><br /></p><p>DCE:&nbsp;</p><p>CONC-6026 CONC-6025, DCE ErrCountOverflow, ErrCount, ErrVld</p><p>CONC-5453 Fixed wrong Error Type/Info logging.</p><p>CONC-6017 Debugged DMI seeing rb release and receive extra DTWs. TB CHI BFM issue.</p><p>CONC-6007 Fixed&nbsp;StashOnce target not identified tb does not expect initiator sharer/owner got cleared.</p><p>Miscellaneous:</p><p>Reviewed code coverage for DMI</p><p>CONC-6014 Debugged hang case DVM</p><p>CONC-6016 Debugged ncaiu coherent cmd using vz=1</p><p>Fixed Maestro memory protection from PARITYENTRY to PARITY</p><p>Add assertion to check credit issue.</p><p>CONC-6004 Full Sys bit bash debug. Add register waiver to TB.</p><h2 id="Tso-WeiChang-1/24"><span data-colorid="svbtytoueq">1/24</span></h2><p><span data-colorid="ku8xkmg7vg">&nbsp;</span></p><p>DMI:</p><p>CONC-5977 Fixed error address needs to be logged as beat address aligned</p><p><span data-colorid="kcyi5n9sh0">&nbsp;</span></p><p>CONC-5902, CONC-5903 Maintenance Op bringup</p><p><span data-colorid="ltazdpy503">&nbsp;</span></p><p>CONC-5889 Fixed target_id_error only logs FUnitId</p><p><span data-colorid="whgy7w40ek">&nbsp;</span></p><p>CONC-5950 Assert Tag State Update for setway operation</p><p><span data-colorid="vzilni9mxt">&nbsp;</span></p><p>CONC-5996 mntOp address mismatches EL1</p><p><span data-colorid="xhbuk1yqqf">&nbsp;</span></p><p>CONC-5993 FIxed pointer overfow in write buffer</p><p><span data-colorid="em4blkdofm">&nbsp;</span></p><p>CONC-5621 FIxed Error location Way information loggin</p><p>MAES-398 Requested useDinBuffer default to be 1 to cut ccp write timing path.</p><p><span data-colorid="z6jryiy59w">&nbsp;</span></p><p>Updated maintOp behavior in micro-architecture spec.</p><p>Worked on Write Buffer Mem ECC.</p><p>Optimized Write buffer latency &amp; throughput&nbsp;</p><p><br /></p><p>DCE:</p><p>CONC-5963 Fixed no_snps_required in stashOnce target not identified case</p><p>Fixed verilator warnings</p><p><br /></p><p>Misc:</p><p>Updated CPR to match CCMP</p><h2 id="Tso-WeiChang-1/17"><span data-colorid="hnosnu5w8e">1/17</span></h2><p>DMI:</p><p><span data-colorid="cjoyja9pz3">&nbsp;</span></p><p>CONC-5872 Implemented configurable write data memory FIFO with single port/ dual port multi-banks beat interleaving support.</p><p><span data-colorid="pgsk2hmukz">&nbsp;</span></p><p>CONC-5949 Cleaned up rtl compilation without permissive switch.</p><p><span data-colorid="iufdww0639">&nbsp;</span></p><p>CONC-5966 Fixed propagation of Dbad to CCP poison bit, dbad has to correctly rotated with the data.</p><p><span data-colorid="hce0fn0frk">&nbsp;</span></p><p>CONC-5977 Fixed ErrAddr logging for AXI read response error</p><p><span data-colorid="ft7kop0aba">&nbsp;</span></p><p>CONC-5894 Fixed Tag UCE uncorrectable error manufactured beat to generate proper last.</p><p><span data-colorid="zle2zkqch9">&nbsp;</span></p><p>COND-1047 Fixed multiple driven signal in muxarb_bundle.</p><p><span data-colorid="ihxwmswv2l">&nbsp;</span></p><p>CONC-5960 Debugged DMI assert_wdata_overflow assertion error: same case in CONC-5925 extra DTW issued by IOAIU for WriteStashFull</p><p><span data-colorid="zem39pic45">&nbsp;</span></p><p>CONC-5969 Debugged atomic write mismatch at ccp interface because of wrong configuration.</p><p><span data-colorid="w7ukxu0h5t">&nbsp;</span></p><p>CONC-5882 Debugged Error logging ELR mismatch. TB issue.</p><p><br /></p><p>DCE:</p><p><span data-colorid="imu79dalm2">&nbsp;</span></p><p>CONC-5963 Fixed Load Stash target not identified should write back to DM</p><p>CONC-5900 Debugged unexpected SnpReq for MkUnq: AXI with proxy cache NCAIU send out MakeUnq with es. TB issue.</p><h2 id="Tso-WeiChang-1/10"><span data-colorid="wdeq9068dv">1/10</span></h2><p><span data-colorid="igije8xsod">&nbsp;</span></p><p>Added DMI MRDReq RL=2'b11 very late response support and verified with DV stimulus</p><p><span data-colorid="z43qkeqgiy">&nbsp;</span></p><p>Fixed CONC-5889 Target id error log info should exclude port id part</p><p><span data-colorid="r91rh3i1o4">&nbsp;</span></p><p>Fixed CONC-5805 DCE updates RL set to 2'b11 for stashing requests</p><p><span data-colorid="xe6qydae0a">&nbsp;</span></p><p>Fixed CONC-5882 EL1 should be wide enough to accommodate the entire address</p><p><span data-colorid="zulqganm5x">&nbsp;</span></p><p>Fixed CONC-5944 Fixed wdata_sel fifo size after separated out write address and data.</p><p><span data-colorid="v17w14hyh4">&nbsp;</span></p><p>Fixed CONC-5899 Fixed AXI Write BW bubbles injected by data rotation logic</p><p><span data-colorid="uoalc4467g">&nbsp;</span></p><p>Fixed CONC-5896 MntOp active bringup.</p><p><span data-colorid="lrcy0axpxy">&nbsp;</span></p><p>Fixed timing path from CCP to error logging CSR</p><p><span data-colorid="hnxunn7d9h">&nbsp;</span></p><p>Ongoing work on write buffer error encode/decode logic.</p><p><span data-colorid="v4g6n0u5os">&nbsp;</span></p><p>Debugged CONC-5895 TB count extra CEs</p><p><span data-colorid="piqjh5adaa">&nbsp;</span></p><p>Debugged CONC-5888 Wrong dbad check for narrow transaction. DMI TB needs to be fixed.</p><p><span data-colorid="c0gvsite90">&nbsp;</span></p><p>Debugged CONC-5749 invalid stashing target. AIU TB stimulus needs to be fixed.</p><p><span data-colorid="vil2r3tpaa">&nbsp;</span></p><p>Debugged CONC-5890 MrdPref with ac = 0. AIU TB stimulus needs to be fixed.</p><p><span data-colorid="aw3hax0ngs">&nbsp;</span></p><p>Debugged CONC-5925 WrStashFull send DTW instead of DTR. IOAIU needs to be fixed.</p><p><span data-colorid="baur6n1j1c"><br /></span></p><h2 id="Tso-WeiChang-1/3"><span data-colorid="c6v9yslwpe">1/3</span></h2><p>Handled stashOnce request MRDReq with RL = 2'11, 2'b01 on Both DCE &amp; DMI.</p><p>FIxed mntOp controller connections with ccp</p><p>CONC-5876 Added Active signals for write buffers&nbsp;</p><p><span data-colorid="wxb438raws">Worked on DMI write buffer memory logics.</span></p><p><span data-colorid="j4kwm0j98f"><br /></span></p><h2 id="Tso-WeiChang-12/29"><span data-colorid="rhn5lalqhq">12/29</span></h2><p>DMI</p><p>NC write process first beat when both data and address are collected</p><p>CONC-5876 updated busy signal to consider write buffers and read buffers.</p><p>DCE</p><p>CON-5870 Fixed stashing MRD fields</p><p>Misc.</p><p><span data-colorid="t7f4dbc40c">Examined AIUs Bandwidth test</span></p><h1 style="margin-left: 0.375in;text-align: left;" id="Tso-WeiChang-12/20">12/20</h1><p style="margin-left: 0.375in;text-align: left;">DMI:</p><p style="margin-left: 0.375in;text-align: left;">CONC-5843/CONC-5845/CONC-5840 DMI remove all false dependencies between coherent DTW &amp; DTR causing deadlock.</p><p style="margin-left: 0.375in;text-align: left;">But the deadlock can still happen without any address dependency in the case all resources are busy and</p><p style="margin-left: 0.375in;text-align: left;">CONC-5851 Fixed FLM busy signal not account for reserved entry.</p><p style="margin-left: 0.375in;text-align: left;">CONC-5867 Fixed DTR DWID calculation in DTWMrgMrd Hit case.</p><p style="margin-left: 0.375in;text-align: left;">Removed write bubble by supporting data rotation buffer with configurable depth. verified through unit level test.</p><p style="margin-left: 0.375in;text-align: left;">Data rotation buffer handles padding DTW data by qualifying DWID with Bes</p><p style="margin-left: 0.375in;text-align: left;">Add DTWReq check for illegal AIU traffic detection</p><h2 style="text-align: left;" id="Tso-WeiChang-"><span data-colorid="qd4m0qh8p5">&nbsp;</span></h2><p style="margin-left: 0.375in;text-align: left;">DCE:</p><p style="margin-left: 0.375in;text-align: left;">CONC-5858 postpone ATT entry deallocation until rbid_void request is granted</p><p style="margin-left: 0.375in;text-align: left;">CONC-5870 DCE should assign correct target_id in MRDReq Mpf1,Mpf2 field</p><p style="margin-left: 0.375in;text-align: left;">CONC-5855 wakeup collide with a recall(still pending solution)</p><h2 style="text-align: left;" id="Tso-WeiChang-.1"><span data-colorid="wdzd3n01ll">&nbsp;</span></h2><p style="margin-left: 0.375in;text-align: left;">Debug several Fsys Issues:</p><p style="margin-left: 0.375in;text-align: left;">CONC-5863 CHI BFM send out illegal Writes with all byte enables 0</p><p style="margin-left: 0.375in;text-align: left;">CONC-5868 useAtomic should be set in tcl for all DMI in the interleaving group if enables atomic.</p><p style="margin-left: 0.375in;text-align: left;">CONC-5859 Atomic read for IOAIU assertion failure</p><p style="margin-left: 0.375in;text-align: left;">DMI TB duplicate merging for DTWMrgMrd cache hit data</p><h2 style="text-align: left;" id="Tso-WeiChang-.2"><span data-colorid="ku67141fnz"><br /></span></h2><h2 id="Tso-WeiChang-.3"><span data-colorid="ps01x9qhyc"><br /></span></h2><h2 id="Tso-WeiChang-12/13"><span data-colorid="nhr4jft8yr">12/13</span></h2><p><span data-colorid="xxpfcofh79">DMI:</span></p><p><span data-colorid="hl6tcp6vg9">&nbsp;</span></p><p>CONC-5829, track all outstanding Rsp and set busy</p><p><span data-colorid="b8zj8eod88">&nbsp;</span></p><p>CONC-5832 PMA sequence debug</p><p><span data-colorid="s2thjw0jm2">&nbsp;</span></p><p>CONC-5834 Fixed data rotation for AtomicCompare data size to be half of the request size</p><p><span data-colorid="cz1uznwcrf">&nbsp;</span></p><p>CONC-5849 Fix DWID generation for DTWMrgMRD.</p><p>Fixed data rotation for dtwMrgMrd hit data size must be full cacheline</p><p><span data-colorid="g56ndshejv">&nbsp;</span></p><p>Worked on back to back data rotation buffer.</p><p>Latency number confirmation.</p><p><br /></p><p>DCE:</p><p>Connect DM_idle signal</p><p>QoS verilator cleanup</p><p><span data-colorid="n01jrv772b"><br /></span></p><h2 id="Tso-WeiChang-.4"><span data-colorid="uslo6xtit7"><br /></span></h2><h2 id="Tso-WeiChang-12/06"><span data-colorid="f5ntrokm17">12/06</span></h2><p><strong>DMI:</strong></p><p>Fixed CONC-5796 unknown value on fulll sys QACTIVE</p><p>Fixed NC Read timing path,</p><p>Fixed CONC5816, CONC5817 DWID data rotation calculation.</p><p><strong>DCE:</strong></p><p>Fixed multiple rtl issues in CONC-5776 for write stashing and target not identified.</p><p>Fixed deallocating entry not participated in address CAM</p><p>Continued Timing fix on dm_rsp &amp;&nbsp; dm_write</p><p>Debugged several TB issues in timing fix regression</p><p>Debugged CONC-5773&nbsp; tb issue for multiple strReq in fsys test.</p><p><strong><span data-colorid="qf2yne0nvo">&nbsp;</span></strong></p><p><strong>MISC:</strong></p><p>Completed Load Stash diagrams in system specification.</p><p>Debugged CONC-5803 multiple same address MRD to DMI issue. CHI_AIU fixed address map parameter passing.</p><p>Debugged CONC-5812 trace/checker data mismatch issue. Simulation looks okay, Kjeld will look at this.</p><p>Debugged CONC-5809 Data rotated wrongly causing by IOAIU incorrect DWID</p><p>Updated RBRReq &amp; RBUReq CPR to remove unnecessary fields</p><h2 id="Tso-WeiChang-11/27/2019"><span data-colorid="bmg3t8ew28">11/27/2019</span></h2><p><span data-colorid="kyopi54nta">&nbsp;</span></p><p><strong>DCE:</strong></p><p><span data-colorid="runfpdc0a0">&nbsp;</span></p><p>CONC-5776: fixed extra rbr_req if not required</p><p><span data-colorid="nmq3izdl0e">&nbsp;</span></p><p><strong>DMI:</strong></p><p><span data-colorid="wgj6imgpzj">&nbsp;</span></p><p>CONC-5778: Debugged parameter issue where wRBID is incorrect and cause overflow</p><p><span data-colorid="dgue6i8hy6">&nbsp;</span></p><p>Worked with SW for QoS RTL bringup</p><p><span data-colorid="x0tdsjao5p">&nbsp;</span></p><p><strong>Misc:&nbsp;</strong></p><p>Continued Verilator warning cleanup</p><p><span data-colorid="sl29lkt5tf">&nbsp;</span></p><p>CONC-5562 Update CPRs to remove redundant fields</p><h2 id="Tso-WeiChang-11/22/2019"><span data-colorid="ee802r3dd5">11/22/2019</span></h2><p><strong><span data-colorid="oir8emyrse">DMI:</span></strong></p><p><span data-colorid="og8zxn2tp8">Trace me support. (TB disables)</span></p><p><span data-colorid="nnit4hdapd">Fixed inflight RBU, STR parameter constraint for credit branch.</span></p><p><span data-colorid="wxj9u2j63k">Fixed top timing path reported in NXP HW_CFG_7</span></p><p><span data-colorid="k5hpxhglen">&nbsp;</span></p><p><strong><span data-colorid="d9vm31h2oo">DCE:</span></strong></p><p><span data-colorid="gxbchd6gxu">CONC-5676 DCE Resiliency unknown mission fault upon fault injection, fix connection to fault_checker</span></p><p><span data-colorid="yx4et7xaxk">CONC-5743 Calculate RBID offset from my_n_unit_id * rbidPerDmi</span></p><p><span data-colorid="cpj37sgj89">CONC-5669, CONC-5747 load stash target not identified, send MrdPref if no owner or initiator is owner</span></p><p><span data-colorid="ef6mbyi8sv">&nbsp;</span></p><p><strong><span data-colorid="t7etgplm82">Misc:</span></strong></p><p><span data-colorid="acgcof1y8e">Continue DMI, DCE verilator waning cleanup</span></p><h2 id="Tso-WeiChang-11/15/2019">11/15/2019</h2><p><strong>DMI:</strong></p><p>CONC-5724, 5725 Debugged Unit Duplication SMI user is not driven.</p><p>CONC-5718 add initialization status register DMIUSMCISR.</p><p>CONC-5717 CONC-5681 LookupEn block cache if initialization not done yet</p><p>CONC-5715 Debugged AXI BFM not responding, causing hand.</p><p>CONC-5680 DTRReq data length mismatch. Miss merge return always full cacheline.</p><p>PMA test bringup. Pull out some internal status signals.</p><p><strong>DCE:</strong></p><p>CONC-5661: stashOnce self owner snarf =0 corner case handling. Now failing on TB issue.</p><p><br /></p><p><strong>Misc.</strong></p><p>Add new CCP output buffer params to CPR</p><p>File CONC-5705. Ncore3 ACE writeClean clarification.</p><p>Continue UNOPTFLAT verilator cleanup</p><p>System level debug.</p><p><br /></p><h2 id="Tso-WeiChang-11/08/2019">11/08/2019</h2><p>DCE:</p><ul><li>Fixed CONC-5611: TM does not set sharer vector and owner number properly for ld stash, still need TB fix.</li><li>Fixed CONC-5447: busy signal generation to pass PMA sanity test</li></ul><p>DMI:&nbsp;</p><ul><li>Fixed UNOPTFLAT verilator warnings</li><li>Fixed init_done/LookupEn cache pipe bypass support</li><li>Replaced write buffer find first with round-robin arbitration with address check</li><li>Data width adaptation drop extra DTW beats if from wide to narrow.</li></ul><p>Miscellaneous:</p><ul><li>TCL file change to SW updates</li><li>Synthesis flow and memory generation discussion</li><li>Lint clean up.</li></ul><h2 id="Tso-WeiChang-11/01/2019">11/01/2019</h2><ul><li>CONC-5444 Data width adaptation spec update</li><li>CONC-5562 Fixed RBRreq field ordering.</li><li>CONC-5599 Fixed DCE GRP register offset to match spec.</li><li>CONC-5617, CONC-5614 System level debug. Due to CHI BFM sent out incorrect BE for full DTWs.</li><li>DCE resiliency SMI protection clean up.</li><li>DCE update request generate busy way vector.</li><li>CONC-5593 Fixed DMI bypass path, now hitting TB issue.</li><li>Fixed lint warning on internal interfaces width mismatch.</li></ul><h2 id="Tso-WeiChang-10/25/2019">10/25/2019</h2><ul><li>DMI SMC initialize upon reset.</li><li>Worked on DMI SMC bypass path when lookupEn is disabled or SMC not initialized.&nbsp;</li><li>Debug multiple system bringup test</li><li>Debug DCE stash scoreboard failure</li><li>Cleaned up JIRA Issues.</li><li>Lint warning cleaned up, DMI now error clean.</li><li>Started to look at DMI Timing path based on weekly central run</li></ul><h2 id="Tso-WeiChang-10/18/2019">10/18/2019</h2><ul><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-5582" rel="nofollow">CONC-5582</a>,&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-5505" rel="nofollow">CONC-5505</a>&nbsp;Bring up DMI allocation policy support</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-5508" rel="nofollow">CONC-5508</a>&nbsp;Resolve target id error failure</li><li>Resolve dbad rotation with data width adaptation</li><li>Updated synthesis script to generate both group/ungroup result and launched synthesis run</li><li>Cleanup Spyglass/Verilator errors</li><li>Debug system level issues</li></ul><h2 id="Tso-WeiChang-10/11/2019">10/11/2019</h2><ul><li>Launched NCore Xilinx config synthesis check bi-daily cronjob. Will launch synthesis run next week if check is stable enough.</li><li>Supported and debugged maestro PMA, ACE, Resiliency config bringup</li><li>Debugged system level tests</li><li>Cleaned up spyglass warning and errors</li><li>Fixed DMI issue<ul><li>CONC-5536 AXI prot bit mismatch,</li><li>CONC-5554 Merge fill data flag not set properly causing extra beat of data seen</li><li>CONC-5505 SMC allocation policy support</li></ul></li></ul><p><br /></p><h2 id="Tso-WeiChang-10/04/2019">10/04/2019</h2><ul><li>Worked on short term solution for Ncore3 synthesis run<ul><li>Using maestro flow generate unit jsons per config</li><li>RTL is generate through tachl flow with clock name overwritten</li><li>Cron job is not re-launched yet since maestro tcl has problem setting attributes</li></ul></li><li>Cleaned up DMI synthesis.</li><li>Fixed DMI &amp; DCE resiliency param passed to fault checker.</li><li>CONC-5507: Fixed DTRReq CMStatus Error reporting issue.</li><li>CONC-5543: Debug DCE address not falling in GPR issue.</li></ul><h2 id="Tso-WeiChang-09/27/2019">09/27/2019</h2><ul><li>CONC-5507: Fixed CMStatus mapping for native interface error response.</li><li>CONC-5513: Fixed DTRReq target_id alignment for MRDReq. Documented in micro-arch.</li><li><span class="inline-comment-marker" data-ref="3abcce74-d9c0-4765-8d8a-5904621edab6">Fixed logic to route manufactured data beat to atomic engine to avoid DMI hanging due to incomplete atomic transactions.</span></li><li>Bringup SMI protection (parity/ SECDED) resiliency configs.</li><li>Created new config for DMI.</li></ul><h2 id="Tso-WeiChang-09/20/2019">09/20/2019</h2><ul><li>Fixed CONC-5493 Data width adaptation for atomicCompare</li><li>Cleaned up verilator Errors in unitDuplication config on DCE.</li><li>Modified Fault Checker Interface to include all UCE/CE and exclude IRQ interface.</li><li>Cleaned up CMUX issues in SMIProtection configs (now pending Maestro fix on SmiMuxParam derivation).</li><li>Cleaned up and documented clock &amp; reset_n connect on DCE &amp; DMI.</li></ul><h2 id="Tso-WeiChang-09/13/2019">09/13/2019</h2><ul><li>Fixed CONC-5479, CONC-5477 C &amp; UC Error failures.</li><li>Cleaned up &nbsp;resiliency verilator errors in 3 DMI config and 1 DCE config.</li><li>Fixed maestro clock name change issues</li><li>Fixed maestro User &amp; QoS change issues</li><li>Fixed Data Rotation Buffer for size less than beat case</li></ul><h2 id="Tso-WeiChang-09/06/2019">09/06/2019</h2><ul><li>Updated micro-architecture diagrams and port on Confluence with tracking enabled</li><li>Cleaned up DMI &amp; concerto mux vlog errors/warning for hw_config_one</li><li>Added clock interface name passing and integrated clock gater</li><li>Fixed AxProt bit passing to include Conc Msg Priv</li><li>Fixed AxUser, xUser bit passing on AXI</li><li>Handled DTRReq data rotation based on intf_size in DTWMrgMrd</li><li>Cleaned up internal interfaces<br /><br /></li></ul><h2 id="Tso-WeiChang-08/30/2019">08/30/2019</h2><ul><li>Completed DMI microarchitecture review and updated spec based on feedbacks</li><li>Conc-5467 Made RTT support entry of non-power-of-2</li><li>Replaced DCE skid buffer with QoS buffer</li><li>Added DCE priority bits mapping on outgoing message/response</li><li>Created QosInfo.tachl.cpr and add parameters into unit tachl cpr files.</li><li>Added clock gating unit.</li></ul><h2 id="Tso-WeiChang-08/23/2019">08/23/2019</h2><ul><li>Cleaned up DMI internal interfaces per configuration</li><li>Continued on data width adaptation bringup after compilation resume.</li><li>Competed error handling change</li><li>Reviewed Ncore Micro-architecture documents.</li><li>Completed NoC 101 Course assignment 1 &amp; 2<br /><br /></li></ul><h2 id="Tso-WeiChang-08/16/2019">08/16/2019</h2><ul><li>Made progress on bringing up DTW/DTR Data width adaptation</li><li>Added DTR DWID generation on cache hit path</li><li>Handled manufactured DTR in Tag uncorrectable error case</li><li>Responded to DMI micro-arch comments</li></ul><h2 id="Tso-WeiChang-08/09/2019">08/09/2019</h2><ul><li>Completed DMI micro-architecture v0.9</li><li>Completed Ncore 3.0 Error Handling document</li><li>Data width adaptation DTW/ DTR bringup</li><li>Fix DWID generation</li></ul><h2 id="Tso-WeiChang-08/02/2019">08/02/2019</h2><ul><li>Updated DMI micro-architecture</li><li>Update DMI Tachl CPR description</li><li>Cleanup Maestro compile error</li><li>Created Ncore3.1 error CSR implementation document</li></ul><h2 id="Tso-WeiChang-07/20/2019">07/20/2019</h2><ul><li>Brought up data width adaption - ongoing</li><li>Implemented dummy DTRReq, DTWResp, STRReq in SMC tag error case - ongoing</li><li>Brought up non-Coherent read reorder buffer &amp; write command order scheme&nbsp;</li><li>CONC-5409 Fixed AXI single beat address alignment</li><li>CONC-5390 Fix DTWResp on upon dbad</li></ul><h2 id="Tso-WeiChang-07/19/2019">07/19/2019</h2><ul><li>Removed NC Rd/Wr HOL blocking<ul><li>Support different rd/wr VCs in skid buffer.</li><li>Add NC read buffer and restrict same address in-order process.</li><li>Add address checking to guarantee same address NC rd/wr processed as STRReq order</li></ul></li><li>Updated NC write buffer for DTW credit support<ul><li>Number of DTW credit will be NC rb depth</li><li>Same address write is processed as CMD order</li></ul></li></ul><h2 id="Tso-WeiChang-07/12/2019">07/12/2019</h2><ul><li>Integrated QoS buffer into DMI.</li><li>Add multiple configurable options to the priority_age_buffer_arbiter module.<br /><ul><li>FIFO mode</li><li>Optional QoS</li><li>Optional Age arbitration</li><li>Multiple VCs</li><li>Starvation &amp; Timeout handling</li><li>Bypassable</li></ul></li><li>Enable PMA configurations and add usePma parameter in DV json for verification.</li></ul><h2 id="Tso-WeiChang-07/03/2019">07/03/2019</h2><ul><li><p>Completed configurable QoS buffer RTL.</p><ul><li>Priority age based arbitration</li><li>Optional dependency links support.</li></ul></li><li><p>Fixed JIRA 5346, 5347, 5351 for atomic test hanging issues.</p></li><li>Discussed DMI order requirements with Sanjay and updated micro-architecture document.</li><li>Debug Maestro generated json and fixed multiple verilator warnings.</li></ul><h2 id="Tso-WeiChang-06/28/2019">06/28/2019</h2><ul><li><span>Worked on QoS request buffer components</span><ul><li>Completed dependency linklist</li><li>Age link (collapse fifo) in progress</li></ul></li><li><span>Updated CSR address offset to byte offset</span></li><li><span>Fixed CONC-5312, wr clean drop when nack_p2 happens should push to opq to schedule write_resp.</span></li><li><span>Fixed CONC-5313, CONC-5314, guarantee eviction &amp; write request data order on AXI.</span></li><li><span>Updated microarchitecture on atomics opertions</span></li><li><span>Cleanup maestro verilator warnings.</span></li></ul><h2 id="Tso-WeiChang-06/21/2019">06/21/2019</h2><ul><li>Implement multiple memory configurations support<ul><li>Add optional external memory ports at top level</li><li>Add separate 2 ports replacement memory option</li><li>Add 4KB CCP if useAtomic= 1 and useCmc = 0</li></ul></li><li>Debugged on Maestro parameter generation<br /><ul><li>Updated concMsg cprs for latest Maestro on MAES-114 NdpMProt updates - still pending for no resiliency support</li><li>Filed JIRA on MAES-155 for wrong memory generation parameter format</li></ul></li><li>Updated DMI micro-architecture on cache procedure &amp; CSR descriptions</li><li>Fixed timing on write buffer address CAM path &amp; WTT, RTT CAM path</li><li>Debugged CONC-5258 and let DV fix ccp interface checking according to implementation</li></ul><h2 id="Tso-WeiChang-06/14/2019">06/14/2019</h2><ul><li>Fixed Error handling<ul><li>Native protocol error neither raise interrupt nor logged in CSR except for EWA &amp; SMC eviction.</li><li>Fixed CONC-5254, CONC-5256 to capture correct AXI ErrorInfo.</li><li>Fixed CONC-5255 update ErrorCountOverflow implementation.</li></ul></li><li>Fixed several atomic operation issues<ul><li>CONC-4752&nbsp;Atomic deadlock scenario when allocation is delayed</li><li><span>Atomic buffer lookup for hit should not take trans_id from memory data.</span><span><br /></span></li></ul></li><li><span>Supported Maestro to generate rtl json. Now compile failing due to tb. (MAES-124).</span></li><li><span>Updated DMI micro-architecture on Maintenance operation.</span></li><li>Initial discussions on QoS support</li></ul><h2 id="Tso-WeiChang-06/07/2019">06/07/2019</h2><ul><li>Debugged &amp; Fixed issues in Maestro generated jsons<ul><li>Made DMI rtl compile clean with generated json</li><li>Replaced manually created jsons with generated json</li></ul></li><li>Debugged &amp; Fixed JIRAs<br /><ul><li>CONC-5063 Fixed: Not to push rd_opq when UCE happens</li><li>CONC-5006 Fixed: Replay request does not send miss when CE happens</li><li>CONC-4752 In progress: Atomic deadlock scenario when allocation is delayed</li><li>CONC-5036, 5062, 5064 TB in Progress</li></ul></li><li>Timing Analysis with CCP external memory update</li></ul><h2 id="Tso-WeiChang-05/30/2019">05/30/2019</h2><ul><li>Cleaned up maestro generated DMI/Concerto Mux parameter and verilator issues.<ul><li>Correctly passed down interface rtlPrefixs</li><li>Made interfaces/ports/signals optionally exist based on parameters</li><li>Debugged missing parameters in cprs</li></ul></li><li>Gone through maestro flow and got familiar with tcl commands.</li><li>Fix JIRA CON-4479 on a branch - Update DMI/DCE cprs &amp; jsons for RBUReq to add field RL and fix field order based on CCMP snapshot.&nbsp;</li><li>5/30, 5/31 on PTO.</li></ul><h2 id="Tso-WeiChang-05/24/2019">05/24/2019</h2><ul><li>Worked on remaining critical timing path with memory as a black box config</li><li>Supported SW jsons debug</li><li>Cleaned up JIRAs</li></ul><h2 id="Tso-WeiChang-05/17/2019">05/17/2019</h2><ul><li>Updated DMI CSR<ul><li>Updated register offset based on latest offset table</li><li>Removed fields in correctable error CSRs</li><li>Removed redundant 0 in naming&nbsp;</li><li>Adapted tb CSR sequence to new changes&nbsp;</li></ul></li><li>Updated DMI way partitioning mechanism<ul><li>Reserved the ways to be allocated only for specific valid wpAgents&nbsp;</li></ul></li><li>Fixed JIRAs: CONC-4479, CONC-4938,&nbsp; CONC-5100</li><li>Cleaned up DMI, CCP CPRs</li><li>On PTO</li></ul><h2 id="Tso-WeiChang-05/10/2019">05/10/2019</h2><ul><li><p>Fixed one critical timing path in atomic engine.</p></li><li>Updated CCP to enable scratchpad using fill port.</li><li>Debugged and fixed multiple JIRA issues.</li></ul><h2 id="Tso-WeiChang-05/03/2019">05/03/2019</h2><ul><li>Worked on multiple timing fixes<ul><li>tt corner is clean but ss corner WNS is ~150ps. Still working on this.</li><li>Enabled more features to the synthesis configuration.&nbsp;</li></ul></li><li>Cleaned up lint warnings</li><li>Updated micro-architecture spec</li></ul><h2 id="Tso-WeiChang-04/26/2019">04/26/2019</h2><ul><li>Reviewed and fixed 2 DMI retrun &amp; ccp fill datapath deadlock issues (1 known and 1 potential)</li><li>Fixed error handling and way partitioning&nbsp;JIRAs issues</li><li>Replaced all dffres using tachl function</li></ul><p><br /></p>