# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
# Date created = 17:17:21  July 16, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ddr2_phy_alt_mem_phy_seq_wrapper_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY ddr2_phy_alt_mem_phy_seq_wrapper
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:17:21  JULY 16, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name VERILOG_FILE /home/choijon5/legup/tiger/processor/tiger_DE4_test/iptb_altmemphy_temp1900433238205774701/ddr2_phy_alt_mem_phy_seq_wrapper.v
set_global_assignment -name VHDL_FILE /home/choijon5/legup/tiger/processor/tiger_DE4_test/iptb_altmemphy_temp1900433238205774701/ddr2_phy_alt_mem_phy_seq.vhd
set_global_assignment -name VERILOG_FILE /home/choijon5/legup/tiger/processor/tiger_DE4_test/iptb_altmemphy_temp1900433238205774701/ddr2_phy.v
set_global_assignment -name VERILOG_FILE /home/choijon5/legup/tiger/processor/tiger_DE4_test/iptb_altmemphy_temp1900433238205774701/ddr2_phy_alt_mem_phy.v
set_global_assignment -name VERILOG_FILE /home/choijon5/legup/tiger/processor/tiger_DE4_test/iptb_altmemphy_temp1900433238205774701/ddr2_phy_alt_mem_phy_pll.v
set_global_assignment -name SEARCH_PATH /home/choijon5/altera/11.1/ip/altera/ddr2_high_perf/lib/
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE SPEED