

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 20:00:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      12|    142|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+---+----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------+--------------+---------+----+---+----+-----+
    |mux_83_6_1_1_U1  |mux_83_6_1_1  |        0|   0|  0|  42|    0|
    +-----------------+--------------+---------+----+---+----+-----+
    |Total            |              |        0|   0|  0|  42|    0|
    +-----------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bram1_0_U  |bram1_0_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_1_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_2_U  |bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_3_U  |bram1_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_4_U  |bram1_4_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_5_U  |bram1_5_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_6_U  |bram1_6_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_7_U  |bram1_7_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |        8|  0|   0|    0|    64|   48|     8|          384|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_265_p2                |         +|   0|  0|  11|           3|           3|
    |j_V_fu_223_p2                     |         +|   0|  0|  13|           4|           1|
    |ret_V_fu_237_p2                   |         +|   0|  0|  14|           6|           6|
    |ap_condition_172                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_217_p2             |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  55|          21|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_1   |   9|          2|    4|          8|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    |rhs_fu_80                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln30_reg_353                  |  3|   0|    3|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |rhs_fu_80                         |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 12|   0|   12|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           dut|  return value|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|start_index      |   in|    8|     ap_none|   start_index|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

