Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 506e5326c25d4aa9b9fc87187288b92c --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port lw_flag [E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/sccomp_dataflow.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port HI_w [E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/CPU.v:419]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port LO_w [E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/CPU.v:420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX6_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HI_LO
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
