Open Source Architecture Code Analyzer (OSACA) - v0.3.0
Analyzed file:      gs.kernel.zen1.Ofast.s
Architecture:       zen1
Timestamp:          2019-09-16 20:32:24

 P - Throughput of LOAD operation can be hidden behind a past or future STORE instruction
 * - Instruction micro-ops not bound to a port
 X - No throughput/latency information for this instruction in data file


Throughput Analysis Report
--------------------------
                                        Port pressure in cycles                                        
     |  0   |  1   |  2   |  3   - 3DV  |  4   |  5   |  6   |  7   |  8   |  9   |  8D  |  9D  |  ST  |
-------------------------------------------------------------------------------------------------------
   6 |      |      |      |             |      |      |      |      |      |      |      |      |      |   ..B1.75:                        # Preds ..B1.75 ..B1.74
   7 |      |      |      |             |      |      |      |      |      |      |      |      |      |   # Execution count [9.36e+01]
   8 |      |      |      |             |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vmovsd    8(%r12,%r11), %xmm2                           #55.35
   9 |      |      |      |             | 0.25 | 0.52 | 0.52 | 0.25 |      |      |      |      |      |   incq      %r15                                          #54.9
  10 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r13), %xmm2, %xmm3                   #55.12
  11 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    8(%r12,%r10), %xmm3, %xmm4                    #55.12
  12 |      |      | 0.50 | 0.50        |      |      |      |      |      |      |      |      |      |   vaddsd    %xmm1, %xmm4, %xmm1                           #55.12
  13 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm1, %xmm0, %xmm5                           #55.12
  14 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm5, 8(%r12,%r13)                           #55.12
  15 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r11), %xmm5, %xmm6                   #55.48
  16 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r13), %xmm6, %xmm7                   #55.63
  17 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r10), %xmm7, %xmm8                   #55.79
  18 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm8, %xmm0, %xmm9                           #55.12
  19 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm9, 16(%r12,%r13)                          #55.12
  20 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r11), %xmm9, %xmm10                  #55.48
  21 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r13), %xmm10, %xmm11                 #55.63
  22 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r10), %xmm11, %xmm12                 #55.79
  23 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm12, %xmm0, %xmm13                         #55.12
  24 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm13, 24(%r12,%r13)                         #55.12
  25 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r11), %xmm13, %xmm14                 #55.48
  26 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    40(%r12,%r13), %xmm14, %xmm15                 #55.63
  27 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r10), %xmm15, %xmm1                  #55.79
  28 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm1, %xmm0, %xmm1                           #55.12
  29 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm1, 32(%r12,%r13)                          #55.12
  30 |      |      |      |             | 0.25 | 0.25 | 0.25 | 0.25 |      |      |      |      |      |   addq      $32, %r12                                     #54.9
  31 |      |      |      |             | 0.25 | 0.25 | 0.25 | 0.25 |      |      |      |      |      |   cmpq      %rbx, %r15                                    #54.9
  32 |      |      |      |             |      |      |      |      |      |      |      |      |      | * jb        ..B1.75       # Prob 28%                      #54.9

       2.00   2.00   6.00   6.00          0.75   1.02   1.02   0.75   8.00   8.00   6.00   6.00   4.00  


Latency Analysis Report
-----------------------
   8 |  4.0 | | vmovsd    8(%r12,%r11), %xmm2                           #55.35
  10 |  7.0 | | vaddsd    16(%r12,%r13), %xmm2, %xmm3                   #55.12
  11 |  7.0 | | vaddsd    8(%r12,%r10), %xmm3, %xmm4                    #55.12
  12 |  3.0 | | vaddsd    %xmm1, %xmm4, %xmm1                           #55.12
  13 |  4.0 | | vmulsd    %xmm1, %xmm0, %xmm5                           #55.12
  15 |  7.0 | | vaddsd    16(%r12,%r11), %xmm5, %xmm6                   #55.48
  16 |  7.0 | | vaddsd    24(%r12,%r13), %xmm6, %xmm7                   #55.63
  17 |  7.0 | | vaddsd    16(%r12,%r10), %xmm7, %xmm8                   #55.79
  18 |  4.0 | | vmulsd    %xmm8, %xmm0, %xmm9                           #55.12
  20 |  7.0 | | vaddsd    24(%r12,%r11), %xmm9, %xmm10                  #55.48
  21 |  7.0 | | vaddsd    32(%r12,%r13), %xmm10, %xmm11                 #55.63
  22 |  7.0 | | vaddsd    24(%r12,%r10), %xmm11, %xmm12                 #55.79
  23 |  4.0 | | vmulsd    %xmm12, %xmm0, %xmm13                         #55.12
  25 |  7.0 | | vaddsd    32(%r12,%r11), %xmm13, %xmm14                 #55.48
  26 |  7.0 | | vaddsd    40(%r12,%r13), %xmm14, %xmm15                 #55.63
  27 |  7.0 | | vaddsd    32(%r12,%r10), %xmm15, %xmm1                  #55.79
  28 |  4.0 | | vmulsd    %xmm1, %xmm0, %xmm1                           #55.12
  29 |  4.0 | | vmovsd    %xmm1, 32(%r12,%r13)                          #55.12

       104.0


Loop-Carried Dependencies Analysis Report
-----------------------------------------
  28 | 82.0 | vmulsd    %xmm1, %xmm0, %xmm1                           #55.12| [12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 25, 26, 27, 28]
  30 |  1.0 | addq      $32, %r12                                     #54.9| [30]
