
*** Running vivado
    with args -log instruction_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_memory.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source instruction_memory.tcl -notrace
Command: synth_design -top instruction_memory -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15815 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.277 ; gain = 83.699 ; free physical = 58236 ; free virtual = 70122
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.902 ; gain = 128.324 ; free physical = 58239 ; free virtual = 70126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.902 ; gain = 128.324 ; free physical = 58239 ; free virtual = 70126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.906 ; gain = 136.328 ; free physical = 58239 ; free virtual = 70126
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registre" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.914 ; gain = 144.336 ; free physical = 58237 ; free virtual = 70124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Aux_reg[0]' (FD) to 'Aux_reg[1]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[1]' (FD) to 'Aux_reg[2]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[2]' (FD) to 'Aux_reg[3]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[3]' (FD) to 'Aux_reg[8]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[4]' (FD) to 'Aux_reg[5]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[5]' (FD) to 'Aux_reg[6]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[6]' (FD) to 'Aux_reg[7]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[7]' (FD) to 'Aux_reg[12]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[8]' (FD) to 'Aux_reg[9]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[9]' (FD) to 'Aux_reg[10]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[10]' (FD) to 'Aux_reg[11]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[11]' (FD) to 'Aux_reg[16]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[12]' (FD) to 'Aux_reg[13]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[13]' (FD) to 'Aux_reg[14]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[14]' (FD) to 'Aux_reg[15]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[15]' (FD) to 'Aux_reg[20]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[16]' (FD) to 'Aux_reg[17]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[17]' (FD) to 'Aux_reg[18]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[18]' (FD) to 'Aux_reg[19]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[19]' (FD) to 'Aux_reg[24]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[20]' (FD) to 'Aux_reg[21]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[21]' (FD) to 'Aux_reg[22]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[22]' (FD) to 'Aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[23]' (FD) to 'Aux_reg[28]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[24]' (FD) to 'Aux_reg[25]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[25]' (FD) to 'Aux_reg[26]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[26]' (FD) to 'Aux_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Aux_reg[27] )
INFO: [Synth 8-3886] merging instance 'Aux_reg[28]' (FD) to 'Aux_reg[29]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[29]' (FD) to 'Aux_reg[30]'
INFO: [Synth 8-3886] merging instance 'Aux_reg[30]' (FD) to 'Aux_reg[31]'
WARNING: [Synth 8-3332] Sequential element (Aux_reg[27]) is unused and will be removed from module instruction_memory.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |     1|
|3     |IBUF |     1|
|4     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.984 ; gain = 234.406 ; free physical = 58088 ; free virtual = 69975
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.992 ; gain = 234.406 ; free physical = 58095 ; free virtual = 69983
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.055 ; gain = 336.230 ; free physical = 58053 ; free virtual = 69940
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/goutte/4A/Projet_SI/projet-si/processor/processor.runs/synth_1/instruction_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instruction_memory_utilization_synth.rpt -pb instruction_memory_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1520.066 ; gain = 0.000 ; free physical = 58045 ; free virtual = 69933
INFO: [Common 17-206] Exiting Vivado at Thu May 18 14:02:27 2023...
