Time resolution is 1 ps
$stop called at time : 30620 ns : File "E:/FPGA/DigitalRX/DigitalRX.srcs/sim_1/new/tb_psd_overlap.v" Line 80
