#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0970.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.495
li0970.in[1] (.names)                                                                                                                                                                                 0.743     4.238
li0970.out[0] (.names)                                                                                                                                                                                0.235     4.473
lo0970.D[0] (.latch)                                                                                                                                                                                  0.000     4.473
data arrival time                                                                                                                                                                                               4.473

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0970.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.473
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.496


#Path 2
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0485.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.502
li0485.in[1] (.names)                                                                                                                                                                                0.609     4.111
li0485.out[0] (.names)                                                                                                                                                                               0.235     4.346
lo0485.D[0] (.latch)                                                                                                                                                                                 0.000     4.346
data arrival time                                                                                                                                                                                              4.346

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0485.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.346
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.370


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0489.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.502
li0489.in[1] (.names)                                                                                                                                                                                0.607     4.109
li0489.out[0] (.names)                                                                                                                                                                               0.235     4.344
lo0489.D[0] (.latch)                                                                                                                                                                                 0.000     4.344
data arrival time                                                                                                                                                                                              4.344

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0489.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.344
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.367


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0497.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.502
li0497.in[1] (.names)                                                                                                                                                                                 0.606     4.108
li0497.out[0] (.names)                                                                                                                                                                                0.235     4.343
lo0497.D[0] (.latch)                                                                                                                                                                                  0.000     4.343
data arrival time                                                                                                                                                                                               4.343

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0497.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.343
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.366


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0961.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.495
li0961.in[1] (.names)                                                                                                                                                                                0.608     4.103
li0961.out[0] (.names)                                                                                                                                                                               0.235     4.338
lo0961.D[0] (.latch)                                                                                                                                                                                 0.000     4.338
data arrival time                                                                                                                                                                                              4.338

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0961.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.338
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.362


#Path 6
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0964.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.495
li0964.in[1] (.names)                                                                                                                                                                                0.601     4.096
li0964.out[0] (.names)                                                                                                                                                                               0.235     4.331
lo0964.D[0] (.latch)                                                                                                                                                                                 0.000     4.331
data arrival time                                                                                                                                                                                              4.331

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0964.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.331
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.354


#Path 7
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0493.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.502
li0493.in[1] (.names)                                                                                                                                                                                0.590     4.091
li0493.out[0] (.names)                                                                                                                                                                               0.235     4.326
lo0493.D[0] (.latch)                                                                                                                                                                                 0.000     4.326
data arrival time                                                                                                                                                                                              4.326

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0493.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.326
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.350


#Path 8
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0854.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.492
li0854.in[1] (.names)                                                                                                                                                                                 0.600     4.091
li0854.out[0] (.names)                                                                                                                                                                                0.235     4.326
lo0854.D[0] (.latch)                                                                                                                                                                                  0.000     4.326
data arrival time                                                                                                                                                                                               4.326

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0854.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.326
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.350


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0844.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.492
li0844.in[1] (.names)                                                                                                                                                                                 0.596     4.088
li0844.out[0] (.names)                                                                                                                                                                                0.235     4.323
lo0844.D[0] (.latch)                                                                                                                                                                                  0.000     4.323
data arrival time                                                                                                                                                                                               4.323

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0844.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.323
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.346


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0814.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.492
li0814.in[1] (.names)                                                                                                                                                                                0.596     4.088
li0814.out[0] (.names)                                                                                                                                                                               0.235     4.323
lo0814.D[0] (.latch)                                                                                                                                                                                 0.000     4.323
data arrival time                                                                                                                                                                                              4.323

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0814.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.323
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.346


#Path 11
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0975.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.495
li0975.in[1] (.names)                                                                                                                                                                                 0.585     4.080
li0975.out[0] (.names)                                                                                                                                                                                0.235     4.315
lo0975.D[0] (.latch)                                                                                                                                                                                  0.000     4.315
data arrival time                                                                                                                                                                                               4.315

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0975.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.315
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.339


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0784.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.492
li0784.in[1] (.names)                                                                                                                                                                                0.587     4.079
li0784.out[0] (.names)                                                                                                                                                                               0.235     4.314
lo0784.D[0] (.latch)                                                                                                                                                                                 0.000     4.314
data arrival time                                                                                                                                                                                              4.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0784.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.314
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.338


#Path 13
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0973.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     3.495
li0973.in[1] (.names)                                                                                                                                                                                 0.583     4.078
li0973.out[0] (.names)                                                                                                                                                                                0.235     4.313
lo0973.D[0] (.latch)                                                                                                                                                                                  0.000     4.313
data arrival time                                                                                                                                                                                               4.313

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0973.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.313
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.336


#Path 14
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0972.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.495
li0972.in[1] (.names)                                                                                                                                                                                 0.545     4.040
li0972.out[0] (.names)                                                                                                                                                                                0.235     4.275
lo0972.D[0] (.latch)                                                                                                                                                                                  0.000     4.275
data arrival time                                                                                                                                                                                               4.275

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0972.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.275
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.298


#Path 15
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0505.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.502
li0505.in[1] (.names)                                                                                                                                                                                 0.463     3.964
li0505.out[0] (.names)                                                                                                                                                                                0.235     4.199
lo0505.D[0] (.latch)                                                                                                                                                                                  0.000     4.199
data arrival time                                                                                                                                                                                               4.199

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0505.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.199
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.223


#Path 16
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0488.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.502
li0488.in[1] (.names)                                                                                                                                                                                0.460     3.961
li0488.out[0] (.names)                                                                                                                                                                               0.235     4.196
lo0488.D[0] (.latch)                                                                                                                                                                                 0.000     4.196
data arrival time                                                                                                                                                                                              4.196

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0488.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.196
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.220


#Path 17
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0499.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.502
li0499.in[1] (.names)                                                                                                                                                                                 0.457     3.959
li0499.out[0] (.names)                                                                                                                                                                                0.235     4.194
lo0499.D[0] (.latch)                                                                                                                                                                                  0.000     4.194
data arrival time                                                                                                                                                                                               4.194

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0499.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.194
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.218


#Path 18
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0496.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     3.502
li0496.in[1] (.names)                                                                                                                                                                                 0.456     3.958
li0496.out[0] (.names)                                                                                                                                                                                0.235     4.193
lo0496.D[0] (.latch)                                                                                                                                                                                  0.000     4.193
data arrival time                                                                                                                                                                                               4.193

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0496.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.193
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.216


#Path 19
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0987.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.495
li0987.in[1] (.names)                                                                                                                                                                                 0.463     3.958
li0987.out[0] (.names)                                                                                                                                                                                0.235     4.193
lo0987.D[0] (.latch)                                                                                                                                                                                  0.000     4.193
data arrival time                                                                                                                                                                                               4.193

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0987.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.193
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.216


#Path 20
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0991.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.495
li0991.in[1] (.names)                                                                                                                                                                                 0.463     3.958
li0991.out[0] (.names)                                                                                                                                                                                0.235     4.193
lo0991.D[0] (.latch)                                                                                                                                                                                  0.000     4.193
data arrival time                                                                                                                                                                                               4.193

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0991.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.193
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.216


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0979.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.495
li0979.in[1] (.names)                                                                                                                                                                                 0.463     3.958
li0979.out[0] (.names)                                                                                                                                                                                0.235     4.193
lo0979.D[0] (.latch)                                                                                                                                                                                  0.000     4.193
data arrival time                                                                                                                                                                                               4.193

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0979.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.193
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.216


#Path 22
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0492.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.502
li0492.in[1] (.names)                                                                                                                                                                                0.456     3.958
li0492.out[0] (.names)                                                                                                                                                                               0.235     4.193
lo0492.D[0] (.latch)                                                                                                                                                                                 0.000     4.193
data arrival time                                                                                                                                                                                              4.193

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0492.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.193
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.216


#Path 23
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0967.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.495
li0967.in[1] (.names)                                                                                                                                                                                0.462     3.957
li0967.out[0] (.names)                                                                                                                                                                               0.235     4.192
lo0967.D[0] (.latch)                                                                                                                                                                                 0.000     4.192
data arrival time                                                                                                                                                                                              4.192

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0967.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.192
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.215


#Path 24
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0965.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.495
li0965.in[1] (.names)                                                                                                                                                                                0.462     3.957
li0965.out[0] (.names)                                                                                                                                                                               0.235     4.192
lo0965.D[0] (.latch)                                                                                                                                                                                 0.000     4.192
data arrival time                                                                                                                                                                                              4.192

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0965.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.192
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.215


#Path 25
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0490.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.502
li0490.in[1] (.names)                                                                                                                                                                                0.455     3.957
li0490.out[0] (.names)                                                                                                                                                                               0.235     4.192
lo0490.D[0] (.latch)                                                                                                                                                                                 0.000     4.192
data arrival time                                                                                                                                                                                              4.192

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0490.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.192
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.215


#Path 26
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0899.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.492
li0899.in[1] (.names)                                                                                                                                                                                 0.465     3.957
li0899.out[0] (.names)                                                                                                                                                                                0.235     4.192
lo0899.D[0] (.latch)                                                                                                                                                                                  0.000     4.192
data arrival time                                                                                                                                                                                               4.192

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0899.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.192
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.215


#Path 27
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0989.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     3.495
li0989.in[1] (.names)                                                                                                                                                                                 0.461     3.956
li0989.out[0] (.names)                                                                                                                                                                                0.235     4.191
lo0989.D[0] (.latch)                                                                                                                                                                                  0.000     4.191
data arrival time                                                                                                                                                                                               4.191

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0989.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.191
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.214


#Path 28
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0491.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.502
li0491.in[1] (.names)                                                                                                                                                                                0.454     3.956
li0491.out[0] (.names)                                                                                                                                                                               0.235     4.191
lo0491.D[0] (.latch)                                                                                                                                                                                 0.000     4.191
data arrival time                                                                                                                                                                                              4.191

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0491.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.191
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.214


#Path 29
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0893.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     3.492
li0893.in[1] (.names)                                                                                                                                                                                 0.463     3.955
li0893.out[0] (.names)                                                                                                                                                                                0.235     4.190
lo0893.D[0] (.latch)                                                                                                                                                                                  0.000     4.190
data arrival time                                                                                                                                                                                               4.190

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0893.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.190
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.213


#Path 30
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0962.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.495
li0962.in[1] (.names)                                                                                                                                                                                0.458     3.953
li0962.out[0] (.names)                                                                                                                                                                               0.235     4.188
lo0962.D[0] (.latch)                                                                                                                                                                                 0.000     4.188
data arrival time                                                                                                                                                                                              4.188

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0962.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.188
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.212


#Path 31
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0874.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     3.492
li0874.in[1] (.names)                                                                                                                                                                                 0.461     3.952
li0874.out[0] (.names)                                                                                                                                                                                0.235     4.187
lo0874.D[0] (.latch)                                                                                                                                                                                  0.000     4.187
data arrival time                                                                                                                                                                                               4.187

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0874.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.187
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0734.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     3.492
li0734.in[1] (.names)                                                                                                                                                                                0.461     3.952
li0734.out[0] (.names)                                                                                                                                                                               0.235     4.187
lo0734.D[0] (.latch)                                                                                                                                                                                 0.000     4.187
data arrival time                                                                                                                                                                                              4.187

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0734.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.187
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0774.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     3.492
li0774.in[1] (.names)                                                                                                                                                                                0.461     3.952
li0774.out[0] (.names)                                                                                                                                                                               0.235     4.187
lo0774.D[0] (.latch)                                                                                                                                                                                 0.000     4.187
data arrival time                                                                                                                                                                                              4.187

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0774.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.187
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0864.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.492
li0864.in[1] (.names)                                                                                                                                                                                 0.460     3.951
li0864.out[0] (.names)                                                                                                                                                                                0.235     4.186
lo0864.D[0] (.latch)                                                                                                                                                                                  0.000     4.186
data arrival time                                                                                                                                                                                               4.186

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0864.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.186
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.210


#Path 35
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0834.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.492
li0834.in[1] (.names)                                                                                                                                                                                 0.460     3.951
li0834.out[0] (.names)                                                                                                                                                                                0.235     4.186
lo0834.D[0] (.latch)                                                                                                                                                                                  0.000     4.186
data arrival time                                                                                                                                                                                               4.186

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0834.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.186
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.210


#Path 36
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0487.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.502
li0487.in[1] (.names)                                                                                                                                                                                0.446     3.948
li0487.out[0] (.names)                                                                                                                                                                               0.235     4.183
lo0487.D[0] (.latch)                                                                                                                                                                                 0.000     4.183
data arrival time                                                                                                                                                                                              4.183

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0487.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.183
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.206


#Path 37
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0495.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.502
li0495.in[1] (.names)                                                                                                                                                                                 0.446     3.948
li0495.out[0] (.names)                                                                                                                                                                                0.235     4.183
lo0495.D[0] (.latch)                                                                                                                                                                                  0.000     4.183
data arrival time                                                                                                                                                                                               4.183

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0495.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.183
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.206


#Path 38
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0744.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.492
li0744.in[1] (.names)                                                                                                                                                                                0.454     3.946
li0744.out[0] (.names)                                                                                                                                                                               0.235     4.181
lo0744.D[0] (.latch)                                                                                                                                                                                 0.000     4.181
data arrival time                                                                                                                                                                                              4.181

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0744.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.181
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.204


#Path 39
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0968.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.495
li0968.in[1] (.names)                                                                                                                                                                                0.450     3.945
li0968.out[0] (.names)                                                                                                                                                                               0.235     4.180
lo0968.D[0] (.latch)                                                                                                                                                                                 0.000     4.180
data arrival time                                                                                                                                                                                              4.180

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0968.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.180
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.203


#Path 40
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0971.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     3.495
li0971.in[1] (.names)                                                                                                                                                                                 0.446     3.941
li0971.out[0] (.names)                                                                                                                                                                                0.235     4.176
lo0971.D[0] (.latch)                                                                                                                                                                                  0.000     4.176
data arrival time                                                                                                                                                                                               4.176

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0971.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.176
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.200


#Path 41
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0977.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.495
li0977.in[1] (.names)                                                                                                                                                                                 0.446     3.941
li0977.out[0] (.names)                                                                                                                                                                                0.235     4.176
lo0977.D[0] (.latch)                                                                                                                                                                                  0.000     4.176
data arrival time                                                                                                                                                                                               4.176

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0977.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.176
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.200


#Path 42
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0804.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     3.492
li0804.in[1] (.names)                                                                                                                                                                                0.450     3.941
li0804.out[0] (.names)                                                                                                                                                                               0.235     4.176
lo0804.D[0] (.latch)                                                                                                                                                                                 0.000     4.176
data arrival time                                                                                                                                                                                              4.176

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0804.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.176
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.200


#Path 43
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0513.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     3.502
li0513.in[1] (.names)                                                                                                                                                                                 0.436     3.938
li0513.out[0] (.names)                                                                                                                                                                                0.235     4.173
lo0513.D[0] (.latch)                                                                                                                                                                                  0.000     4.173
data arrival time                                                                                                                                                                                               4.173

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0513.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.173
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.196


#Path 44
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0897.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     3.492
li0897.in[1] (.names)                                                                                                                                                                                 0.444     3.936
li0897.out[0] (.names)                                                                                                                                                                                0.235     4.171
lo0897.D[0] (.latch)                                                                                                                                                                                  0.000     4.171
data arrival time                                                                                                                                                                                               4.171

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0897.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.171
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.194


#Path 45
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0963.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.495
li0963.in[1] (.names)                                                                                                                                                                                0.441     3.936
li0963.out[0] (.names)                                                                                                                                                                               0.235     4.171
lo0963.D[0] (.latch)                                                                                                                                                                                 0.000     4.171
data arrival time                                                                                                                                                                                              4.171

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0963.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.171
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.194


#Path 46
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0983.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.495
li0983.in[1] (.names)                                                                                                                                                                                 0.436     3.931
li0983.out[0] (.names)                                                                                                                                                                                0.235     4.166
lo0983.D[0] (.latch)                                                                                                                                                                                  0.000     4.166
data arrival time                                                                                                                                                                                               4.166

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0983.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.166
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.190


#Path 47
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0966.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.495
li0966.in[1] (.names)                                                                                                                                                                                0.435     3.930
li0966.out[0] (.names)                                                                                                                                                                               0.235     4.165
lo0966.D[0] (.latch)                                                                                                                                                                                 0.000     4.165
data arrival time                                                                                                                                                                                              4.165

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0966.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.165
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.189


#Path 48
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0511.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.502
li0511.in[1] (.names)                                                                                                                                                                                 0.318     3.820
li0511.out[0] (.names)                                                                                                                                                                                0.235     4.055
lo0511.D[0] (.latch)                                                                                                                                                                                  0.000     4.055
data arrival time                                                                                                                                                                                               4.055

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0511.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.055
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.079


#Path 49
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0507.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.502
li0507.in[1] (.names)                                                                                                                                                                                 0.318     3.820
li0507.out[0] (.names)                                                                                                                                                                                0.235     4.055
lo0507.D[0] (.latch)                                                                                                                                                                                  0.000     4.055
data arrival time                                                                                                                                                                                               4.055

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0507.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.055
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.079


#Path 50
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0515.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     3.502
li0515.in[1] (.names)                                                                                                                                                                                 0.317     3.819
li0515.out[0] (.names)                                                                                                                                                                                0.235     4.054
lo0515.D[0] (.latch)                                                                                                                                                                                  0.000     4.054
data arrival time                                                                                                                                                                                               4.054

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0515.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.054
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.078


#Path 51
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0509.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     3.502
li0509.in[1] (.names)                                                                                                                                                                                 0.316     3.818
li0509.out[0] (.names)                                                                                                                                                                                0.235     4.053
lo0509.D[0] (.latch)                                                                                                                                                                                  0.000     4.053
data arrival time                                                                                                                                                                                               4.053

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0509.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.053
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.076


#Path 52
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0514.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     3.502
li0514.in[1] (.names)                                                                                                                                                                                 0.315     3.817
li0514.out[0] (.names)                                                                                                                                                                                0.235     4.052
lo0514.D[0] (.latch)                                                                                                                                                                                  0.000     4.052
data arrival time                                                                                                                                                                                               4.052

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0514.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.075


#Path 53
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0502.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     3.502
li0502.in[1] (.names)                                                                                                                                                                                 0.314     3.816
li0502.out[0] (.names)                                                                                                                                                                                0.235     4.051
lo0502.D[0] (.latch)                                                                                                                                                                                  0.000     4.051
data arrival time                                                                                                                                                                                               4.051

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0502.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.051
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.074


#Path 54
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0486.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     3.502
li0486.in[1] (.names)                                                                                                                                                                                0.314     3.816
li0486.out[0] (.names)                                                                                                                                                                               0.235     4.051
lo0486.D[0] (.latch)                                                                                                                                                                                 0.000     4.051
data arrival time                                                                                                                                                                                              4.051

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0486.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.051
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.074


#Path 55
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0503.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.502
li0503.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0503.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0503.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0503.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 56
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0484.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     3.502
li0484.in[1] (.names)                                                                                                                                                                                0.313     3.815
li0484.out[0] (.names)                                                                                                                                                                               0.235     4.050
lo0484.D[0] (.latch)                                                                                                                                                                                 0.000     4.050
data arrival time                                                                                                                                                                                              4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0484.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.050
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.073


#Path 57
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0498.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.502
li0498.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0498.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0498.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0498.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 58
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0512.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     3.502
li0512.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0512.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0512.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0512.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 59
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0506.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     3.502
li0506.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0506.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0506.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0506.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 60
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0510.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     3.502
li0510.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0510.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0510.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0510.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 61
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0504.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     3.502
li0504.in[1] (.names)                                                                                                                                                                                 0.313     3.815
li0504.out[0] (.names)                                                                                                                                                                                0.235     4.050
lo0504.D[0] (.latch)                                                                                                                                                                                  0.000     4.050
data arrival time                                                                                                                                                                                               4.050

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0504.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.050
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.073


#Path 62
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0508.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     3.502
li0508.in[1] (.names)                                                                                                                                                                                 0.312     3.813
li0508.out[0] (.names)                                                                                                                                                                                0.235     4.048
lo0508.D[0] (.latch)                                                                                                                                                                                  0.000     4.048
data arrival time                                                                                                                                                                                               4.048

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0508.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.048
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.072


#Path 63
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0500.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     3.502
li0500.in[1] (.names)                                                                                                                                                                                 0.312     3.813
li0500.out[0] (.names)                                                                                                                                                                                0.235     4.048
lo0500.D[0] (.latch)                                                                                                                                                                                  0.000     4.048
data arrival time                                                                                                                                                                                               4.048

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0500.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.048
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.072


#Path 64
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0494.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.502
li0494.in[1] (.names)                                                                                                                                                                                 0.312     3.813
li0494.out[0] (.names)                                                                                                                                                                                0.235     4.048
lo0494.D[0] (.latch)                                                                                                                                                                                  0.000     4.048
data arrival time                                                                                                                                                                                               4.048

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0494.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.048
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.072


#Path 65
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0985.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     3.495
li0985.in[1] (.names)                                                                                                                                                                                 0.318     3.813
li0985.out[0] (.names)                                                                                                                                                                                0.235     4.048
lo0985.D[0] (.latch)                                                                                                                                                                                  0.000     4.048
data arrival time                                                                                                                                                                                               4.048

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0985.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.048
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.072


#Path 66
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0981.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.495
li0981.in[1] (.names)                                                                                                                                                                                 0.317     3.812
li0981.out[0] (.names)                                                                                                                                                                                0.235     4.047
lo0981.D[0] (.latch)                                                                                                                                                                                  0.000     4.047
data arrival time                                                                                                                                                                                               4.047

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0981.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.047
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.071


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0969.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.495
li0969.in[1] (.names)                                                                                                                                                                                0.317     3.812
li0969.out[0] (.names)                                                                                                                                                                               0.235     4.047
lo0969.D[0] (.latch)                                                                                                                                                                                 0.000     4.047
data arrival time                                                                                                                                                                                              4.047

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0969.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.047
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.071


#Path 68
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0887.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     3.492
li0887.in[1] (.names)                                                                                                                                                                                 0.318     3.810
li0887.out[0] (.names)                                                                                                                                                                                0.235     4.045
lo0887.D[0] (.latch)                                                                                                                                                                                  0.000     4.045
data arrival time                                                                                                                                                                                               4.045

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0887.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.045
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.069


#Path 69
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0889.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     3.492
li0889.in[1] (.names)                                                                                                                                                                                 0.317     3.809
li0889.out[0] (.names)                                                                                                                                                                                0.235     4.044
lo0889.D[0] (.latch)                                                                                                                                                                                  0.000     4.044
data arrival time                                                                                                                                                                                               4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0889.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.044
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.068


#Path 70
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0895.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     3.492
li0895.in[1] (.names)                                                                                                                                                                                 0.317     3.809
li0895.out[0] (.names)                                                                                                                                                                                0.235     4.044
lo0895.D[0] (.latch)                                                                                                                                                                                  0.000     4.044
data arrival time                                                                                                                                                                                               4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0895.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.044
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.068


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0982.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     3.495
li0982.in[1] (.names)                                                                                                                                                                                 0.314     3.809
li0982.out[0] (.names)                                                                                                                                                                                0.235     4.044
lo0982.D[0] (.latch)                                                                                                                                                                                  0.000     4.044
data arrival time                                                                                                                                                                                               4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0982.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.044
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.068


#Path 72
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0990.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     3.495
li0990.in[1] (.names)                                                                                                                                                                                 0.314     3.809
li0990.out[0] (.names)                                                                                                                                                                                0.235     4.044
lo0990.D[0] (.latch)                                                                                                                                                                                  0.000     4.044
data arrival time                                                                                                                                                                                               4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0990.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.044
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.068


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0754.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     3.492
li0754.in[1] (.names)                                                                                                                                                                                0.317     3.809
li0754.out[0] (.names)                                                                                                                                                                               0.235     4.044
lo0754.D[0] (.latch)                                                                                                                                                                                 0.000     4.044
data arrival time                                                                                                                                                                                              4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0754.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.044
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.068


#Path 74
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0794.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     3.492
li0794.in[1] (.names)                                                                                                                                                                                0.317     3.809
li0794.out[0] (.names)                                                                                                                                                                               0.235     4.044
lo0794.D[0] (.latch)                                                                                                                                                                                 0.000     4.044
data arrival time                                                                                                                                                                                              4.044

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0794.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.044
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.068


#Path 75
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0501.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                         0.702     1.979
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.502
li0501.in[1] (.names)                                                                                                                                                                                 0.306     3.808
li0501.out[0] (.names)                                                                                                                                                                                0.235     4.043
lo0501.D[0] (.latch)                                                                                                                                                                                  0.000     4.043
data arrival time                                                                                                                                                                                               4.043

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0501.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.043
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.067


#Path 76
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0885.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     3.492
li0885.in[1] (.names)                                                                                                                                                                                 0.316     3.808
li0885.out[0] (.names)                                                                                                                                                                                0.235     4.043
lo0885.D[0] (.latch)                                                                                                                                                                                  0.000     4.043
data arrival time                                                                                                                                                                                               4.043

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0885.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.043
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.067


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0988.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     3.495
li0988.in[1] (.names)                                                                                                                                                                                 0.313     3.808
li0988.out[0] (.names)                                                                                                                                                                                0.235     4.043
lo0988.D[0] (.latch)                                                                                                                                                                                  0.000     4.043
data arrival time                                                                                                                                                                                               4.043

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0988.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.043
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.067


#Path 78
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0976.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     3.495
li0976.in[1] (.names)                                                                                                                                                                                 0.313     3.808
li0976.out[0] (.names)                                                                                                                                                                                0.235     4.043
lo0976.D[0] (.latch)                                                                                                                                                                                  0.000     4.043
data arrival time                                                                                                                                                                                               4.043

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0976.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.043
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.067


#Path 79
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0986.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     3.495
li0986.in[1] (.names)                                                                                                                                                                                 0.312     3.807
li0986.out[0] (.names)                                                                                                                                                                                0.235     4.042
lo0986.D[0] (.latch)                                                                                                                                                                                  0.000     4.042
data arrival time                                                                                                                                                                                               4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0986.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.042
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.065


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0891.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     3.492
li0891.in[1] (.names)                                                                                                                                                                                 0.315     3.807
li0891.out[0] (.names)                                                                                                                                                                                0.235     4.042
lo0891.D[0] (.latch)                                                                                                                                                                                  0.000     4.042
data arrival time                                                                                                                                                                                               4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0891.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.042
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.065


#Path 81
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0892.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     3.492
li0892.in[1] (.names)                                                                                                                                                                                 0.315     3.807
li0892.out[0] (.names)                                                                                                                                                                                0.235     4.042
lo0892.D[0] (.latch)                                                                                                                                                                                  0.000     4.042
data arrival time                                                                                                                                                                                               4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0892.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.042
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.065


#Path 82
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0960.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                         0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     3.495
li0960.in[1] (.names)                                                                                                                                                                                0.312     3.807
li0960.out[0] (.names)                                                                                                                                                                               0.235     4.042
lo0960.D[0] (.latch)                                                                                                                                                                                 0.000     4.042
data arrival time                                                                                                                                                                                              4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0960.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.042
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.065


#Path 83
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0980.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     3.495
li0980.in[1] (.names)                                                                                                                                                                                 0.312     3.807
li0980.out[0] (.names)                                                                                                                                                                                0.235     4.042
lo0980.D[0] (.latch)                                                                                                                                                                                  0.000     4.042
data arrival time                                                                                                                                                                                               4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0980.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.042
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.065


#Path 84
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0974.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     3.495
li0974.in[1] (.names)                                                                                                                                                                                 0.312     3.807
li0974.out[0] (.names)                                                                                                                                                                                0.235     4.042
lo0974.D[0] (.latch)                                                                                                                                                                                  0.000     4.042
data arrival time                                                                                                                                                                                               4.042

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0974.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.042
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.065


#Path 85
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0978.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     3.495
li0978.in[1] (.names)                                                                                                                                                                                 0.311     3.806
li0978.out[0] (.names)                                                                                                                                                                                0.235     4.041
lo0978.D[0] (.latch)                                                                                                                                                                                  0.000     4.041
data arrival time                                                                                                                                                                                               4.041

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0978.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.041
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.064


#Path 86
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0890.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     3.492
li0890.in[1] (.names)                                                                                                                                                                                 0.314     3.806
li0890.out[0] (.names)                                                                                                                                                                                0.235     4.041
lo0890.D[0] (.latch)                                                                                                                                                                                  0.000     4.041
data arrival time                                                                                                                                                                                               4.041

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0890.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.041
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.064


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0824.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     3.492
li0824.in[1] (.names)                                                                                                                                                                                 0.314     3.806
li0824.out[0] (.names)                                                                                                                                                                                0.235     4.041
lo0824.D[0] (.latch)                                                                                                                                                                                  0.000     4.041
data arrival time                                                                                                                                                                                               4.041

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0824.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.041
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.064


#Path 88
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0764.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     3.492
li0764.in[1] (.names)                                                                                                                                                                                0.313     3.805
li0764.out[0] (.names)                                                                                                                                                                               0.235     4.040
lo0764.D[0] (.latch)                                                                                                                                                                                 0.000     4.040
data arrival time                                                                                                                                                                                              4.040

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0764.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.040
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.063


#Path 89
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0984.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                                               0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                                             1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.b[5] (mac_block)                          0.696     1.972
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     3.495
li0984.in[1] (.names)                                                                                                                                                                                 0.310     3.805
li0984.out[0] (.names)                                                                                                                                                                                0.235     4.040
lo0984.D[0] (.latch)                                                                                                                                                                                  0.000     4.040
data arrival time                                                                                                                                                                                               4.040

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0984.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.040
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.063


#Path 90
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0896.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     3.492
li0896.in[1] (.names)                                                                                                                                                                                 0.313     3.805
li0896.out[0] (.names)                                                                                                                                                                                0.235     4.040
lo0896.D[0] (.latch)                                                                                                                                                                                  0.000     4.040
data arrival time                                                                                                                                                                                               4.040

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0896.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.040
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.063


#Path 91
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0886.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     3.492
li0886.in[1] (.names)                                                                                                                                                                                 0.312     3.804
li0886.out[0] (.names)                                                                                                                                                                                0.235     4.039
lo0886.D[0] (.latch)                                                                                                                                                                                  0.000     4.039
data arrival time                                                                                                                                                                                               4.039

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0886.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.039
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.062


#Path 92
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0724.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                             0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                           1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                        0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     3.492
li0724.in[1] (.names)                                                                                                                                                                                0.312     3.804
li0724.out[0] (.names)                                                                                                                                                                               0.235     4.039
lo0724.D[0] (.latch)                                                                                                                                                                                 0.000     4.039
data arrival time                                                                                                                                                                                              4.039

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0724.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.039
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.062


#Path 93
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0888.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     3.492
li0888.in[1] (.names)                                                                                                                                                                                 0.312     3.804
li0888.out[0] (.names)                                                                                                                                                                                0.235     4.039
lo0888.D[0] (.latch)                                                                                                                                                                                  0.000     4.039
data arrival time                                                                                                                                                                                               4.039

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0888.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.039
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.062


#Path 94
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0894.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     3.492
li0894.in[1] (.names)                                                                                                                                                                                 0.311     3.802
li0894.out[0] (.names)                                                                                                                                                                                0.235     4.037
lo0894.D[0] (.latch)                                                                                                                                                                                  0.000     4.037
data arrival time                                                                                                                                                                                               4.037

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0894.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.037
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.061


#Path 95
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0898.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     3.492
li0898.in[1] (.names)                                                                                                                                                                                 0.311     3.802
li0898.out[0] (.names)                                                                                                                                                                                0.235     4.037
lo0898.D[0] (.latch)                                                                                                                                                                                  0.000     4.037
data arrival time                                                                                                                                                                                               4.037

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0898.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.037
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.061


#Path 96
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo0884.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                            1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.a[11] (mac_block)                         0.692     1.969
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     3.492
li0884.in[1] (.names)                                                                                                                                                                                 0.310     3.801
li0884.out[0] (.names)                                                                                                                                                                                0.235     4.036
lo0884.D[0] (.latch)                                                                                                                                                                                  0.000     4.036
data arrival time                                                                                                                                                                                               4.036

clock matrix_multiplication^clk (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                           0.000     0.000
lo0884.clk[0] (.latch)                                                                                                                                                                                0.042     0.042
clock uncertainty                                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                                      -0.066    -0.024
data required time                                                                                                                                                                                             -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             -0.024
data arrival time                                                                                                                                                                                              -4.036
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                               -4.060


#Path 97
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo0519.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe01.mac_block+u_mac^out~0.b[0] (mac_block)                         1.222     1.388
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe01.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     2.911
li0519.in[1] (.names)                                                                                                                                                                                0.886     3.798
li0519.out[0] (.names)                                                                                                                                                                               0.235     4.033
lo0519.D[0] (.latch)                                                                                                                                                                                 0.000     4.033
data arrival time                                                                                                                                                                                              4.033

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0519.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -4.033
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -4.056


#Path 98
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo0521.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.clk[0] (.latch)                                            0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b1_data_delayed_1~0_FF_NODE.Q[0] (.latch) [clock-to-output]                            0.124     0.166
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe01.mac_block+u_mac^out~0.b[0] (mac_block)                         1.222     1.388
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe01.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     2.911
li0521.in[1] (.names)                                                                                                                                                                                0.829     3.740
li0521.out[0] (.names)                                                                                                                                                                               0.235     3.975
lo0521.D[0] (.latch)                                                                                                                                                                                 0.000     3.975
data arrival time                                                                                                                                                                                              3.975

clock matrix_multiplication^clk (rise edge)                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                          0.000     0.000
lo0521.clk[0] (.latch)                                                                                                                                                                               0.042     0.042
clock uncertainty                                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                                             -3.975
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                              -3.999


#Path 99
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n9787.in[5] (.names)                                                                                                                                                          0.629     0.795
n9787.out[0] (.names)                                                                                                                                                         0.261     1.056
n9784_1.in[2] (.names)                                                                                                                                                        0.335     1.391
n9784_1.out[0] (.names)                                                                                                                                                       0.235     1.626
n9783_1.in[4] (.names)                                                                                                                                                        0.757     2.383
n9783_1.out[0] (.names)                                                                                                                                                       0.261     2.644
n9782.in[4] (.names)                                                                                                                                                          0.100     2.744
n9782.out[0] (.names)                                                                                                                                                         0.261     3.005
n4943.in[2] (.names)                                                                                                                                                          0.625     3.629
n4943.out[0] (.names)                                                                                                                                                         0.261     3.890
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~48_FF_NODE.D[0] (.latch)                         0.000     3.890
data arrival time                                                                                                                                                                       3.890

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~48_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.066    -0.024
data required time                                                                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.024
data arrival time                                                                                                                                                                      -3.890
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.914


#Path 100
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^clk_cnt~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n9787.in[5] (.names)                                                                                                                                                          0.629     0.795
n9787.out[0] (.names)                                                                                                                                                         0.261     1.056
n9784_1.in[2] (.names)                                                                                                                                                        0.335     1.391
n9784_1.out[0] (.names)                                                                                                                                                       0.235     1.626
n9783_1.in[4] (.names)                                                                                                                                                        0.757     2.383
n9783_1.out[0] (.names)                                                                                                                                                       0.261     2.644
n9782.in[4] (.names)                                                                                                                                                          0.100     2.744
n9782.out[0] (.names)                                                                                                                                                         0.261     3.005
n4948.in[2] (.names)                                                                                                                                                          0.622     3.627
n4948.out[0] (.names)                                                                                                                                                         0.261     3.888
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~32_FF_NODE.D[0] (.latch)                         0.000     3.888
data arrival time                                                                                                                                                                       3.888

clock matrix_multiplication^clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^row0_shift_reg~32_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                             0.000     0.042
cell setup time                                                                                                                                                              -0.066    -0.024
data required time                                                                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     -0.024
data arrival time                                                                                                                                                                      -3.888
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -3.912


#End of timing report
