$date
	Tue Apr 08 13:10:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_master_tb $end
$var wire 1 ! sclk $end
$var wire 1 " mosi $end
$var wire 1 # cs_n $end
$var wire 12 $ adc_data [11:0] $end
$var reg 1 % clk $end
$var reg 1 & miso $end
$var reg 1 ' rst_n $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & miso $end
$var wire 1 ' rst_n $end
$var reg 12 ( adc_data [11:0] $end
$var reg 4 ) bit_cnt [3:0] $end
$var reg 1 # cs_n $end
$var reg 12 * data_buf [11:0] $end
$var reg 1 " mosi $end
$var reg 1 ! sclk $end
$var reg 1 + spi_active $end
$scope task start_spi $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
bx *
b0 )
bx (
0'
0&
0%
bx $
1#
x"
0!
$end
#10000
1%
#20000
0%
#30000
1%
#40000
0%
#50000
1%
1'
#60000
0%
#70000
1+
0#
1%
1&
#80000
0%
#90000
1!
1%
0&
#100000
0%
#110000
b1 )
bx1 *
0!
1%
1&
#120000
0%
#130000
1!
1%
0&
#140000
0%
#150000
b10 )
bx11 *
0!
1%
1&
#160000
0%
#170000
1!
1%
0&
#180000
0%
#190000
b11 )
bx111 *
0!
1%
1&
#200000
0%
#210000
1!
1%
0&
#220000
0%
#230000
b100 )
bx1111 *
0!
1%
1&
#240000
0%
#250000
1!
1%
0&
#260000
0%
#270000
b101 )
bx11111 *
0!
1%
1&
#280000
0%
#290000
1!
1%
0&
#300000
0%
#310000
b110 )
bx111111 *
0!
1%
1&
#320000
0%
#330000
1!
1%
0&
#340000
0%
#350000
b111 )
bx1111111 *
0!
1%
1&
#360000
0%
#370000
1!
1%
0&
#380000
0%
#390000
b1000 )
bx11111111 *
0!
1%
1&
#400000
0%
#410000
1!
1%
0&
#420000
0%
#430000
b1001 )
bx111111111 *
0!
1%
1&
#440000
0%
#450000
1!
1%
0&
#460000
0%
#470000
b1010 )
bx1111111111 *
0!
1%
1&
#480000
0%
#490000
1!
1%
0&
#500000
0%
#510000
b1011 )
bx11111111111 *
0!
1%
1&
#520000
0%
#530000
1!
1%
0&
#540000
0%
#550000
b1100 )
b111111111110 *
0!
1%
#560000
0%
#570000
1!
1%
#580000
0%
#590000
0+
1#
b111111111110 $
b111111111110 (
0!
1%
#600000
0%
#610000
1%
#620000
0%
#630000
1%
#640000
0%
#650000
1%
#660000
0%
#670000
1%
#680000
0%
#690000
1%
#700000
0%
#710000
1%
#720000
0%
#730000
1%
#740000
0%
#750000
1%
