create_clock -period 6.206 [get_ports gt_ref_clk_0_clk_p]
set_property PACKAGE_PIN N36                     [get_ports gt_ref_clk_0_clk_p]
#set_property -dict {IOSTANDARD LVDS            } [get_ports gt_ref_clk_0_clk_p]
set_property PACKAGE_PIN N37                     [get_ports gt_ref_clk_0_clk_n]
#set_property -dict {IOSTANDARD LVDS            } [get_ports gt_ref_clk_0_clk_n]

create_clock -period 6.206 [get_ports gt_ref_clk_0_clk_p]
create_clock -period 10.000 [get_ports pcie_refclk_clk_p]
create_clock -period 10.000 [get_ports cmc_clk_clk_p]
#create_clock -period 4.000 -name VIRTUAL_axi4lite_aclk_0_1 -waveform {0.000 2.000}

## QSPF28_4 reset:
##
#set_property PACKAGE_PIN E33 [get_ports qsfp28_rst_n]
#set_property IOSTANDARD LVCMOS18 [get_ports qsfp28_rst_n]

## QSPF28_1 lane 0:
##
set_property LOC GTYE4_CHANNEL_X0Y28 [get_cells {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN J45 [get_ports {gt_serial_port_0_grx_p[0]}]
set_property PACKAGE_PIN J46 [get_ports {gt_serial_port_0_grx_n[0]}]
set_property PACKAGE_PIN D42 [get_ports {gt_serial_port_0_gtx_p[0]}]
set_property PACKAGE_PIN D43 [get_ports {gt_serial_port_0_gtx_n[0]}]

## QSPF28_1 lane 1:
##
set_property LOC GTYE4_CHANNEL_X0Y29 [get_cells {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN G45 [get_ports {gt_serial_port_0_grx_p[1]}]
set_property PACKAGE_PIN G46 [get_ports {gt_serial_port_0_grx_n[1]}]
set_property PACKAGE_PIN C40 [get_ports {gt_serial_port_0_gtx_p[1]}]
set_property PACKAGE_PIN C41 [get_ports {gt_serial_port_0_gtx_n[1]}]

## QSPF28_2 lane 2:
##
set_property LOC GTYE4_CHANNEL_X0Y30 [get_cells {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN F43 [get_ports {gt_serial_port_0_grx_p[2]}]
set_property PACKAGE_PIN F44 [get_ports {gt_serial_port_0_grx_n[2]}]
set_property PACKAGE_PIN B42 [get_ports {gt_serial_port_0_gtx_p[2]}]
set_property PACKAGE_PIN B43 [get_ports {gt_serial_port_0_gtx_n[2]}]

## QSPF28_2 lane 3:
##
set_property LOC GTYE4_CHANNEL_X0Y31 [get_cells {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN E45 [get_ports {gt_serial_port_0_grx_p[3]}]
set_property PACKAGE_PIN E46 [get_ports {gt_serial_port_0_grx_n[3]}]
set_property PACKAGE_PIN A40 [get_ports {gt_serial_port_0_gtx_p[3]}]
set_property PACKAGE_PIN A41 [get_ports {gt_serial_port_0_gtx_n[3]}]

# IO constraints
# ------------------------------------------------------------------------------

# Satellite UART
set_property PACKAGE_PIN BB26 [get_ports satellite_uart_0_rxd]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports satellite_uart_0_rxd]
set_property PACKAGE_PIN BB25 [get_ports satellite_uart_0_txd]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports satellite_uart_0_txd]

# MSP GPIO (Sateliite GPIO)
#set_property PACKAGE_PIN C16                     [get_ports satellite_gpio_0[0]]
#set_property -dict {IOSTANDARD LVCMOS18}         [get_ports satellite_gpio_0[0]]
#set_property PACKAGE_PIN C17                     [get_ports satellite_gpio_0[1]]
#set_property -dict {IOSTANDARD LVCMOS18}         [get_ports satellite_gpio_0[1]]

# Critical Warning generated by upgrade to 2020.1: Required to be a free-running clock AR# 64764
#connect_debug_port dbg_hub/clk [get_pins -hier [list clk_wiz_0_hbm_ctrl/clk_out1]]

# HBM CATTRIP
set_property PACKAGE_PIN J18 [get_ports hbm_cattrip_tri_o]
set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports hbm_cattrip_tri_o]

# PCIE_PERSTN
set_property PACKAGE_PIN AW27 [get_ports pcie_perstn]
set_property -dict {IOSTANDARD LVCMOS18} [get_ports pcie_perstn]

# PCIE_REFCLK
#set_property -dict {IOSTANDARD LVDS            } [get_ports pcie_refclk_clk_p]
set_property PACKAGE_PIN AF8 [get_ports pcie_refclk_clk_n]
set_property PACKAGE_PIN AF9 [get_ports pcie_refclk_clk_p]
#set_property -dict {IOSTANDARD LVDS            } [get_ports pcie_refclk_clk_n]

#CMC_CLK (100MHz)
set_property IOSTANDARD LVDS [get_ports cmc_clk_clk_n]
set_property PACKAGE_PIN G17 [get_ports cmc_clk_clk_p]
set_property PACKAGE_PIN G16 [get_ports cmc_clk_clk_n]
set_property IOSTANDARD LVDS [get_ports cmc_clk_clk_p]
set_property DQS_BIAS TRUE [get_ports cmc_clk_clk_p]

# HBM_CLK
set_property PACKAGE_PIN BB18                    [get_ports hbm_clk_clk_p]
set_property -dict {IOSTANDARD LVDS            } [get_ports hbm_clk_clk_p]
set_property PACKAGE_PIN BC18                    [get_ports hbm_clk_clk_n]
set_property -dict {IOSTANDARD LVDS            } [get_ports hbm_clk_clk_n]



#set_property PACKAGE_PIN H18                     [get_ports gpio_si5394_tri_i[0]]
#set_property -dict {IOSTANDARD LVCMOS18        } [get_ports gpio_si5394_tri_i[0]]
#set_property PACKAGE_PIN G19                     [get_ports gpio_si5394_tri_i[1]]
#set_property -dict {IOSTANDARD LVCMOS18        } [get_ports gpio_si5394_tri_i[1]]
#set_property PACKAGE_PIN H19                     [get_ports gpio_si5394_tri_i[2]]
#set_property -dict {IOSTANDARD LVCMOS18        } [get_ports gpio_si5394_tri_i[2]]

#set_property PACKAGE_PIN E18                     [get_ports qsfp28_leds_tri_o[0]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[0]]
#set_property PACKAGE_PIN E16                     [get_ports qsfp28_leds_tri_o[1]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[1]]
#set_property PACKAGE_PIN F17                     [get_ports qsfp28_leds_tri_o[2]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[2]]
#set_property PACKAGE_PIN E15                     [get_ports qsfp28_leds_tri_o[3]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[3]]
#set_property PACKAGE_PIN F15                     [get_ports qsfp28_leds_tri_o[4]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[4]]
#set_property PACKAGE_PIN E17                     [get_ports qsfp28_leds_tri_o[5]]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 8} [get_ports qsfp28_leds_tri_o[5]]


#set_clock_groups -asynchronous -group [X...] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] #-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_au50_bd/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]

#set_clock_groups -asynchronous -group [get_clocks pipe_clk] -group [get_clocks pcie_refclk_clk_p] -group [get_clocks VIRTUAL_axi4lite_aclk_0_1] -group [get_clocks axi4lite_aclk_0_1] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks pipe_clk] -group [get_clocks pcie_refclk_clk_p]  -group [get_clocks axi4lite_aclk_0_1] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous  -group [get_clocks clk_out1_au50_bd_clk_wiz_0_0] -group [get_clocks txoutclk_out[0]_1] -group [get_clocks axi4lite_aclk_0_1] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]



#set_input_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -min -add_delay 0 [get_ports {pcie_perstn}]
#set_input_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -max -add_delay 4 [get_ports {pcie_perstn}]
#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -min -add_delay 0 [get_ports {pcie_perstn}]
#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -max -add_delay 10 [get_ports {pcie_perstn}]

#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -min -add_delay 0 [get_ports {pcie_perstn}]
#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -max -add_delay 10 [get_ports {pcie_perstn}]
#set_input_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -min -add_delay 0 [get_ports {satellite_uart_0_rxd}]
#set_input_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -max -add_delay 4 [get_ports {satellite_uart_0_rxd}]
#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -min -add_delay 0 [get_ports {satellite_uart_0_rxd}]
#set_input_delay -clock [get_clocks {pcie_refclk_clk_p}] -max -add_delay 10 [get_ports {satellite_uart_0_rxd}]

set_false_path -from [get_ports pcie_perstn]
set_false_path -from [get_ports pcie_perstn]
set_false_path -from [get_ports satellite_uart_0_rxd]
set_false_path -from [get_ports satellite_uart_0_rxd]


#set_output_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -min -add_delay 0 [get_ports {hbm_cattrip_tri_o}]
#set_output_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -max -add_delay 4 [get_ports {hbm_cattrip_tri_o}]
#set_output_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -min -add_delay 0 [get_ports {satellite_uart_0_txd}]
#set_output_delay -clock [get_clocks {VIRTUAL_axi4lite_aclk_0_1}] -max -add_delay 4 [get_ports {satellite_uart_0_txd}]

#set_output_delay -clock [get_clocks {pcie_refclk_clk_p}] -min -add_delay 0 [get_ports {hbm_cattrip_tri_o}]
#set_output_delay -clock [get_clocks {pcie_refclk_clk_p}] -max -add_delay 10 [get_ports {hbm_cattrip_tri_o}]
#set_output_delay -clock [get_clocks {pcie_refclk_clk_p}] -min -add_delay 0 [get_ports {satellite_uart_0_txd}]
#set_output_delay -clock [get_clocks {pcie_refclk_clk_p}] -max -add_delay 10 [get_ports {satellite_uart_0_txd}]

set_false_path -to [get_ports hbm_cattrip_tri_o]
set_false_path -to [get_ports hbm_cattrip_tri_o]
set_false_path -to [get_ports satellite_uart_0_txd]
set_false_path -to [get_ports satellite_uart_0_txd]


#create_pblock pblock_udp_core_100g_ip_0
#add_cells_to_pblock [get_pblocks pblock_udp_core_100g_ip_0] [get_cells -quiet [list au50_bd_inst/udp_core_100g_ip_0]]
#SLR1
#resize_pblock [get_pblocks pblock_udp_core_100g_ip_0] -add {CLOCKREGION_X0Y4:CLOCKREGION_X7Y7}
#SLR1 1/4
#resize_pblock [get_pblocks pblock_udp_core_100g_ip_0] -add {CLOCKREGION_X0Y4:CLOCKREGION_X3Y5}


set_operating_conditions -design_power_budget 63.0

#set_property MAX_FANOUT -1 [get_nets -of_objects  [get_pins -of_objects [get_cells { {au50_bd_inst/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg}  }] -filter {DIRECTION == OUT}]]
#set_property MAX_FANOUT_MODE CLOCK_REGION [get_nets {au50_bd_inst/udp_core_100g_ip_0/U0/udp_core_100g_top_inst/tx_output_pipe/axi4s_reg_mosi[0][tdata]128_out}]
#set_property FORCE_MAX_FANOUT 38 [get_nets {au50_bd_inst/udp_core_100g_ip_0/U0/udp_core_100g_top_inst/tx_output_pipe/axi4s_reg_mosi[0][tdata]128_out}]
#set_property MAX_FANOUT_MODE CLOCK_REGION [get_nets {au50_bd_inst/udp_core_100g_ip_0/U0/udp_core_100g_top_inst/tx_output_pipe/axi4s_reg_mosi[0][tdata]}]
#set_property FORCE_MAX_FANOUT 192 [get_nets {au50_bd_inst/udp_core_100g_ip_0/U0/udp_core_100g_top_inst/tx_output_pipe/axi4s_reg_mosi[0][tdata]}]

#set_property retiming_forward 1 [get_cells { {au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/user_reset_reg}  } ]
#set_power_opt -exclude_cells [get_cells {au50_bd_inst/udp_core_100g_ip_0/U0/udp_core_100g_top_inst/udp_core_top_xml_mm_inst/tx_path_top_inst/gen_arp.tx_path_arp_inst/arp_axi4s_fifo_inst/same_width_gen.fifo_inst/common_ram_sdp_inst/comp_asym_ram_sdp/impl_block_gen.asym_bram_sdp_inst/g_partition_gen[0].rd_wider_gen.asym_bram_sdp_read_wider_inst/my_ram_reg_8}]

#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/hbm/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/hbm/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]

#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/hbm/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/hbm/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] -group [get_clocks -of_objects [get_pins au50_bd_inst/hgbe/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0]]



#AI: Cutting the clock relationships the same as Amit's working design for now (axi_bram_ctrl_lmb_BRAM/_PORTA_CLK, GTYE4_CHAANEL_TXOUTCLKPCS[0], GTYE4_CHAANEL_TXOUTCLKPCS[1], GTYE4_CHAANEL_TXOUTCLKPCS[2], GTYE4_CHAANEL_TXOUTCLKPCS[3], txoutclk_out[0]_1, rxoutclk_out[0])
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/hgbe/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]] 
#WN: Updated the clocks for the toolflow design and also shorted the names 
set_clock_groups -asynchronous -group [get_clocks clk_out1_au50_bd_clk_wiz_0_0] -group [get_clocks GTYE4_CHANNEL_TXOUTCLKPCS[0]] -group [get_clocks GTYE4_CHANNEL_TXOUTCLKPCS[1]] -group [get_clocks GTYE4_CHANNEL_TXOUTCLKPCS[2]] -group [get_clocks GTYE4_CHANNEL_TXOUTCLKPCS[3]] -group [get_clocks txoutclk_out[0]] -group [get_clocks rxoutclk_out[0]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]]

#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -group [get_clocks -of_objects [get_pins {au50_bd_inst/hgbe/cmac_usplus_0/inst/au50_bd_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.au50_bd_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]] -group [get_clocks -of_objects [get_pins au50_bd_inst/xdma_0/inst/pcie4c_ip_i/inst/au50_bd_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]]



#AI: Added in a pblock for the UDP core for now, same as Amit's working design
create_pblock pblock_udp_core_100g_ip_1
add_cells_to_pblock [get_pblocks pblock_udp_core_100g_ip_1] [get_cells -quiet [list au50_bd_inst/hgbe/udp_core_100g_ip_1]]
resize_pblock [get_pblocks pblock_udp_core_100g_ip_1] -add {CLOCKREGION_X0Y4:CLOCKREGION_X7Y7}




#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks gt_ref_clk_0_clk_p] -group [get_clocks -include_generated_clocks cmc_clk_clk_p]
#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks cmc_clk_clk_p] -group [get_clocks -include_generated_clocks gt_ref_clk_0_clk_p]
#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks gt_ref_clk_0_clk_p] -group [get_clocks -include_generated_clocks pcie_refclk_clk_p]
#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks pcie_refclk_clk_p] -group [get_clocks -include_generated_clocks gt_ref_clk_0_clk_p]
#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks cmc_clk_clk_p] -group [get_clocks -include_generated_clocks pcie_refclk_clk_p]
#set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks pcie_refclk_clk_p] -group [get_clocks -include_generated_clocks cmc_clk_clk_p]
