// Seed: 3886518511
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4
);
  wire id_6, id_7, id_8 = id_8, id_9, id_10;
  wire id_11;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    id_29,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output logic id_17,
    input wire id_18,
    input wire id_19,
    input wor id_20,
    input wand id_21,
    output supply0 id_22,
    input wand id_23,
    output tri id_24,
    output tri1 id_25,
    input supply1 id_26,
    output tri1 id_27
);
  module_0 modCall_1 (
      id_25,
      id_5,
      id_26,
      id_20,
      id_18
  );
  always id_17 <= 1'b0;
endmodule
