#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 17 15:45:22 2023
# Process ID: 38224
# Current directory: C:/Users/User/Downloads/project/test_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44092 C:\Users\User\Downloads\project\test_bram\project_1.xpr
# Log file: C:/Users/User/Downloads/project/test_bram/vivado.log
# Journal file: C:/Users/User/Downloads/project/test_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Downloads/project/test_bram/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Downloads/project/test_bram'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Vivado/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:viterbi:1.0'. The one found in IP location 'c:/Users/User/Downloads/project/test_bram/user_src/decoder' will take precedence over the same IP in location c:/Users/User/Downloads/project/test_bram/decoder
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:encoder:1.0'. The one found in IP location 'c:/Users/User/Downloads/project/test_bram/user_src/encoder' will take precedence over the same IP in location c:/Users/User/Downloads/project/test_bram/encoder
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.980 ; gain = 40.992
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:encoder:1.0 - encoder_0
Adding cell -- xilinx.com:user:noise_channel:1.0 - noise_channel_0
Adding cell -- User_Company:SysGen:awgn_inv_mapping:1.0 - awgn_inv_mapping_0
Adding cell -- xilinx.com:user:viterbi:1.0 - viterbi_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file <C:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 15:45:58 2023...
