// Seed: 716846934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wor id_10;
  inout wire id_9;
  inout wire id_8;
  inout uwire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : 1] id_11;
  ;
  assign id_7 = 1;
  wire id_12, id_13;
  assign id_10 = -1 == -1;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri0 id_2
    , id_6,
    input tri1 id_3,
    output wand id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_2 - 1 ? id_2 : id_6;
  parameter id_7 = 1;
endmodule
