{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09843,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09926,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00156864,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00434291,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00140818,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00434291,
	"finish__design__instance__count__class:buffer": 69,
	"finish__design__instance__area__class:buffer": 230.356,
	"finish__design__instance__count__class:timing_repair_buffer": 82,
	"finish__design__instance__area__class:timing_repair_buffer": 95.76,
	"finish__design__instance__count__class:inverter": 31,
	"finish__design__instance__area__class:inverter": 29.526,
	"finish__design__instance__count__class:multi_input_combinational_cell": 504,
	"finish__design__instance__area__class:multi_input_combinational_cell": 921.956,
	"finish__design__instance__count": 686,
	"finish__design__instance__area": 1277.6,
	"finish__timing__setup__tns": -0.198594,
	"finish__timing__setup__ws": -0.033907,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.510887,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.38601,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 12,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000703972,
	"finish__power__switching__total": 0.000594759,
	"finish__power__leakage__total": 4.00524e-05,
	"finish__power__total": 0.00133878,
	"finish__design__io": 70,
	"finish__design__die__area": 2092.15,
	"finish__design__core__area": 1827.42,
	"finish__design__instance__count": 746,
	"finish__design__instance__area": 1293.56,
	"finish__design__instance__count__stdcell": 746,
	"finish__design__instance__area__stdcell": 1293.56,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.70786,
	"finish__design__instance__utilization__stdcell": 0.70786,
	"finish__design__rows": 30,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 30,
	"finish__design__sites": 6870,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6870,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}