digraph "CFG for '_Z18writeOffsetUnroll4PfS_S_ii' function" {
	label="CFG for '_Z18writeOffsetUnroll4PfS_S_ii' function";

	Node0x5af1880 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = add i32 %14, %4\l  %16 = mul nuw nsw i32 %11, 3\l  %17 = add i32 %15, %16\l  %18 = icmp ult i32 %17, %3\l  br i1 %18, label %19, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5af1880:s0 -> Node0x5af3970;
	Node0x5af1880:s1 -> Node0x5af3a00;
	Node0x5af3970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = zext i32 %14 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fadd contract float %22, %24\l  %26 = zext i32 %15 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  store float %25, float addrspace(1)* %27, align 4, !tbaa !7\l  %28 = add i32 %14, %11\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = fadd contract float %31, %33\l  %35 = add i32 %15, %11\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %2, i64 %36\l  store float %34, float addrspace(1)* %37, align 4, !tbaa !7\l  %38 = shl nuw nsw i32 %11, 1\l  %39 = add i32 %14, %38\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7\l  %45 = fadd contract float %42, %44\l  %46 = add i32 %15, %38\l  %47 = zext i32 %46 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %2, i64 %47\l  store float %45, float addrspace(1)* %48, align 4, !tbaa !7\l  %49 = add i32 %14, %16\l  %50 = zext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7\l  %53 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7\l  %55 = fadd contract float %52, %54\l  %56 = zext i32 %17 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %2, i64 %56\l  store float %55, float addrspace(1)* %57, align 4, !tbaa !7\l  br label %58\l}"];
	Node0x5af3970 -> Node0x5af3a00;
	Node0x5af3a00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  ret void\l}"];
}
