
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Mon Nov 24 21:46:41 2025

Design Information
------------------

Command line:   map -i e155_project_fpga_impl_1_syn.udb -o
     e155_project_fpga_impl_1_map.udb -mp e155_project_fpga_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_
     fpga/promote.xml

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             1 out of  5280 (<1%)
      Number of logic LUT4s:               1
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   17 out of 39 (44%)
      Number of IO sites used for general PIO: 17
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 17 out of 36 (47%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 17 out of 39 (44%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:





   Number of warnings:  36
   Number of criticals: 0
   Number of errors:    0



                                    Page 1





Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'clk' does not connect to anything.
WARNING <71003020> - map: Top module port 'data_in[15]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[14]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[13]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[12]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[11]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[10]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[9]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[8]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'reset' does not connect to anything.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.
WARNING <71003020> - map: Top module port 'data_in[15]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[14]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[13]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[12]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[11]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[10]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[9]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[8]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[5]' does not connect to

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
     anything.
WARNING <71003020> - map: Top module port 'data_in[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'reset' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[15]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[14]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[13]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[12]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[11]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[10]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[9]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[8]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[7]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[6]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[5]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[4]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[3]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[2]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| light_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+




                                    Page 3





Removed logic
-------------

Block data_out_pad[15].vhi_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: ff154e4f5c3b9ace96cc7cd229c99604aa899ec4










































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
