<h1 align="center">Hi üëã, I'm Sanjeen Suman</h1>
<h2 align="center">Electrical Engineer @ SRMIST | VLSI Design @ NITK</h2>

![Profile Views](https://komarev.com/ghpvc/?username=Sanjeen1&color=blue)

<p align="center">
 <img src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" width="300" height="500">
</p>

## üåê Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/sanjeen-suman-b50559347/) [![Medium](https://img.shields.io/badge/Medium-12100E?logo=medium&logoColor=white)](https://medium.com/@sanjeen598) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:sanjeen598@gmail.com) 


## üë®‚Äçüíª About Me

I am a passionate VLSI Engineer with a strong interest in semiconductor technology and integrated circuit design. My work focuses on CMOS VLSI design, RTL development, physical design flow, and static timing analysis using modern EDA tools. I enjoy exploring device physics, circuit characterization, and layout design while working in Linux-based environments. I am continuously enhancing my knowledge in ASIC design methodologies and advanced semiconductor technologies, with the goal of contributing to efficient, high-performance, and scalable silicon solutions for next-generation hardware systems.




# üíª Skills:
## üõ† Tools

![Synopsys Sentaurus TCAD](https://img.shields.io/badge/Synopsys%20Sentaurus%20TCAD-TCAD-blue?style=for-the-badge)
![Cadence Virtuoso](https://img.shields.io/badge/Cadence%20Virtuoso-Layout%20Design-red?style=for-the-badge)
![Cadence Spectre](https://img.shields.io/badge/Cadence%20Spectre-Circuit%20Simulation-orange?style=for-the-badge)
![Intel Quartus Prime](https://img.shields.io/badge/Intel%20Quartus%20Prime-FPGA-blueviolet?style=for-the-badge)
![Magic VLSI](https://img.shields.io/badge/Magic%20VLSI-Layout-green?style=for-the-badge)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FPGA%20Design-darkblue?style=for-the-badge)
![LTspice](https://img.shields.io/badge/LTspice-Simulation-yellow?style=for-the-badge)
![Ngspice](https://img.shields.io/badge/Ngspice-SPICE-lightgrey?style=for-the-badge)
![ModelSim](https://img.shields.io/badge/ModelSim-RTL%20Simulation-teal?style=for-the-badge)
![Yosys](https://img.shields.io/badge/Yosys-Synthesis-success?style=for-the-badge)
![Xschem](https://img.shields.io/badge/Xschem-Schematic-brightgreen?style=for-the-badge)
![Netgen](https://img.shields.io/badge/Netgen-LVS-purple?style=for-the-badge)
![OpenROAD](https://img.shields.io/badge/OpenROAD-Physical%20Design-violet?style=for-the-badge)
![OpenSTA](https://img.shields.io/badge/OpenSTA-Timing%20Analysis-blue?style=for-the-badge)
![OriginPro](https://img.shields.io/badge/OriginPro-Data%20Analysis-orange?style=for-the-badge)
![QuestaSim](https://img.shields.io/badge/QuestaSim-Verification-00599C?style=for-the-badge)

## ‚öôÔ∏è Skills
![D Latch Characterization](https://img.shields.io/badge/D%20Latch-Characterization-blue?style=for-the-badge)
![CMOS Inverter](https://img.shields.io/badge/CMOS%20Inverter-Design-red?style=for-the-badge)
![MOSFET](https://img.shields.io/badge/MOSFET-Device%20Analysis-green?style=for-the-badge)
![SRAM Cell](https://img.shields.io/badge/SRAM%20Cell-Design-orange?style=for-the-badge)
![FinFET](https://img.shields.io/badge/FinFET-Technology-blueviolet?style=for-the-badge)
![RTL Synthesis](https://img.shields.io/badge/RTL%20Synthesis-Yosys-darkblue?style=for-the-badge)
![UART Protocol](https://img.shields.io/badge/UART-Protocol-blue?style=for-the-badge)
![Static Timing Analysis](https://img.shields.io/badge/Static%20Timing%20Analysis-red?style=for-the-badge)
![SPICE Simulation](https://img.shields.io/badge/SPICE%20Simulation-orange?style=for-the-badge)
![Cell Layout](https://img.shields.io/badge/Cell%20Layout%20Characterization-green?style=for-the-badge)
![CMOS VLSI](https://img.shields.io/badge/CMOS%20VLSI-blueviolet?style=for-the-badge)
![RTL Design](https://img.shields.io/badge/RTL%20Design-darkblue?style=for-the-badge)
![Physical Design](https://img.shields.io/badge/Physical%20Design-black?style=for-the-badge)
![Digital IC Design](https://img.shields.io/badge/Digital%20IC%20Design-teal?style=for-the-badge)
![Linux](https://img.shields.io/badge/Linux-yellow?style=for-the-badge)
![RTL Synthesis](https://img.shields.io/badge/RTL%20Synthesis-success?style=for-the-badge)
![Device Physics](https://img.shields.io/badge/Device%20Physics-purple?style=for-the-badge)
![Device Physics](https://img.shields.io/badge/Verilog-purple?style=for-the-badge)

<p align="center">
 <img src="https://media2.giphy.com/media/v1.Y2lkPTc5MGI3NjExOWF1d2V1Y2xoZWw4c2Q0dDNiajlqbm9oZnBhZ2FhMHR6Y2JseHFqOCZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/3o85xC8sdW7vmG6bRe/giphy.gif" width="500" height="500">
</p>


# üìä GitHub Stats:


![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Sanjeen1&show_icons=true&theme=tokyonight)

![](https://github-readme-stats.vercel.app/api?username=Sanjeen1&theme=dark&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Sanjeen1&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Sanjeen1&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Sanjeen1&icon=0&color=0)](https://visitcount.itsvg.in)



<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
