/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire [24:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  reg [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_4z ? celloutsig_0_9z : celloutsig_0_10z[1];
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_4z : in_data[6]);
  assign celloutsig_0_13z = ~in_data[6];
  assign celloutsig_1_0z = in_data[140] | ~(in_data[170]);
  assign celloutsig_1_9z = celloutsig_1_3z[2] | ~(celloutsig_1_6z[6]);
  assign celloutsig_0_6z = in_data[71] ^ celloutsig_0_4z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { _00_[12:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } && { _00_[11:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_7z } && { celloutsig_1_4z[9:7], celloutsig_1_6z };
  assign celloutsig_0_1z = ! { in_data[66], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[6], celloutsig_0_17z, celloutsig_0_8z } || celloutsig_0_19z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_13z[2:0], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_10z };
  assign celloutsig_1_1z = { in_data[120:115], celloutsig_1_0z } % { 1'h1, in_data[124:119] };
  assign celloutsig_1_3z = in_data[122:117] % { 1'h1, celloutsig_1_2z };
  assign celloutsig_0_3z = _00_[12:3] % { 1'h1, in_data[28:20] };
  assign celloutsig_1_13z = { celloutsig_1_10z[3:0], celloutsig_1_9z } % { 1'h1, celloutsig_1_10z[3:0] };
  assign celloutsig_0_10z = { _00_[11:4], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, in_data[6], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z } % { 1'h1, in_data[66:43] };
  assign celloutsig_0_15z = { in_data[62:59], celloutsig_0_13z, celloutsig_0_0z } % { 1'h1, celloutsig_0_12z[7:6], celloutsig_0_1z, celloutsig_0_9z, in_data[6] };
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[132:129], celloutsig_1_3z, 1'h1 } : { celloutsig_1_3z[5:2], celloutsig_1_1z };
  assign celloutsig_0_22z = - { celloutsig_0_10z[11:8], celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[111:107];
  assign celloutsig_1_7z = - { celloutsig_1_6z[0], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[6], celloutsig_0_0z };
  assign celloutsig_0_9z = | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_5z = | celloutsig_1_1z[6:4];
  assign celloutsig_0_0z = ^ in_data[43:36];
  assign celloutsig_0_11z = { celloutsig_0_10z[24:14], celloutsig_0_9z } >> { _00_[10:3], celloutsig_0_8z, in_data[6], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_11z[11:4] >> { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_6z = { celloutsig_1_1z[3:1], celloutsig_1_3z } >> { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_4z[9:4] - { celloutsig_1_10z[3:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z[12:2], celloutsig_0_0z } - { celloutsig_0_11z[11:2], celloutsig_0_8z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_1_18z = 5'h00;
    else if (!clkin_data[96]) celloutsig_1_18z = celloutsig_1_14z[5:1];
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_6z[7:3];
  assign { out_data[132:128], out_data[103:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
