# MIPS 8 bit processor

This is the semester-long project for the University of Notre Dame VLSI Design class. 

## Getting Started with Virtuoso

The first step was to get used to the Virtuoso schematic editor. In this case we created a schematic for a 2 input NAND gate and a 3 input NOR gate. Both logic gates were simulated using Spectre to check their behavior.

### 2 input NAND gate
![nand2_sch](docs/lab1/nand2_sch.png)
![nand2_waveform](docs/lab1/nand2_waveforms.png)


### 3 input NOR gate
![nor3_sch](docs/lab1/nor3_sch.png)
![nor3_waveform](docs/lab1/nor3_waveforms.png)

## Layouts: Basic PMOS and NMOS and an inverter cell

To explore the layout tools of Virtuoso we created our own standard cells for an inverter

### NMOS: schematic, symbol and IV curves
| ![](docs/lab2/NMOS_IV_3_sch.png) | 
|:--:| 
| *NMOS schematic* |

| ![](docs/lab2/sim_NMOS_IV_3_sch.png) |
|:--:| 
| *NMOS simulation schematic* |

| ![](docs/lab2/NMOS_IV_3_sym.png) |
|:--:| 
| *NMOS symbol* |

| ![](docs/lab2/NMOS_IV_3_ade.png) |
|:--:| 
| *NMOS IV Curves* |

### PMOS: schematic, symbol and IV curves
| ![](docs/lab2/PMOS_IV_3_sch.png) | 
|:--:| 
| *PMOS schematic* |

| ![](docs/lab2/sim_PMOS_IV_3_sch.png) |
|:--:| 
| *PMOS simulation schematic* |

| ![](docs/lab2/PMOS_IV_3_sym.png) |
|:--:| 
| *PMOS symbol* |

| ![](docs/lab2/PMOS_IV_3_ade.png) |
|:--:| 
| *PMOS IV Curves* |

### Inverter Cell

| ![](docs/lab2/inv_sch.png) | 
|:--:| 
| *Inverter schematic* |

| ![](docs/lab2/sim_inverter_sch.png) |
|:--:| 
| *Inverter simulation schematic* |

| ![](docs/lab2/inv_sym.png) |
|:--:| 
| *Inverter symbol* |

| ![](docs/lab2/inv_waveforms.png) |
|:--:| 
| *Inverter Waveforms* |

| ![](docs/lab2/inv_lay.png) | ![](docs/lab2/inv_ext.png) |
|:--:|:--:| 
| *Inverter Layout* | *Inverter Extracted* |

## Layout Next Step: 2 input NAND gate

| ![](docs/lab3/nand2_sch.png) | 
|:--:| 
| *NAND schematic* |

| ![](docs/lab3/nand2_sym.png) |
|:--:| 
| *NAND symbol* |

| ![](docs/lab3/nand2_waveforms.png) |
|:--:| 
| *NAND Waveforms* |

| ![](docs/lab3/nand2_lay.png) | ![](docs/lab3/nand2_ext.png) |
|:--:|:--:| 
| *NAND Layout* | *NAND Extracted* |

## Advanced Logic layouts

### Part 1 Circuit

| ![](docs/lab3/adv_logic_sch.png) | 
|:--:| 
| *Schematic* |

| ![](docs/lab3/adv_logic_sym.png) |
|:--:| 
| *Symbol* |

| ![](docs/lab3/adv_logic_waveforms.png) |
|:--:| 
| *Waveforms* |

| ![](docs/lab3/adv_logic_lay.png) | ![](docs/lab3/adv_logic_ext.png) |
|:--:|:--:| 
| *Layout* | *Extracted* |

### Part 2 Circuit

| ![](docs/lab3/part2_circuit_sch.png) | 
|:--:| 
| *Schematic* |

| ![](docs/lab3/part2_circuit_sym.png) |
|:--:| 
| *Symbol* |

| ![](docs/lab3/part2_circuit_waveforms.png) |
|:--:| 
| *Waveforms* |

| ![](docs/lab3/part2_circuit_lay.png) | ![](docs/lab3/part2_circuit_ext.png) |
|:--:|:--:| 
| *Layout* | *Extracted* |

