{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708025970967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708025970972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:39:30 2024 " "Processing started: Thu Feb 15 22:39:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708025970972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708025970972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PWM -c PWM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708025970972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_8_1200mv_85c_slow.vo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_8_1200mv_85c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_8_1200mv_0c_slow.vo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_8_1200mv_0c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_min_1200mv_0c_fast.vo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_min_1200mv_0c_fast.vo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM.vo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM.vo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_8_1200mv_85c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_8_1200mv_85c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_8_1200mv_0c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_8_1200mv_0c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_min_1200mv_0c_v_fast.sdo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_min_1200mv_0c_v_fast.sdo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PWM_v.sdo C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/ simulation " "Generated file PWM_v.sdo in folder \"C:/QuartusProjects/verilog-portfolio/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708025971861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708025971887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:39:31 2024 " "Processing ended: Thu Feb 15 22:39:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708025971887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708025971887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708025971887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708025971887 ""}
