<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Sep 15 10:52:26 PDT 2017</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2017WW37</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr22</sip_relver>
  <sip_relname>ALL_2017WW37_R1p0_PICr22</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1406433991"> 1406433991:</a> "FWD (PCR) [TGL CDC TFM] Update QuestaCDC and intelcdc tool versions"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1405328880"> 1405328880:</a> "FWD (PCR) TFM: SBR Power Artist support"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1405328884"> 1405328884:</a> "TFM: SBR Fishtail Enabling"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1406441415"> 1406441415:</a> "FWD Async_07 error within gpsb"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/1406444908"> 1406444908:</a> "FWD Latch_08 violation within gpsb"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1406370192"> 1406370192:</a> "Change the connection between the "visa port DBGBUS and Output *PUT signals"</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1406270159"> 1406270159:</a> "FWD (PCR) TGL clock gating enhancement - IOSF SBR - sequential repeater for SBR - use ISM status to explicitly clock gate (or use as enable) for staging of non-control state (payload, eom), to save the dynamic power when ISM idle"</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/1406269672"> 1406269672:</a> "FWD (PCR) Enable router port to switch between fabric and agent dynamically via pin straps"</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1406460268"> 1406460268:</a> "Add scan mux on fdfx_powergood_rst_b in pgcb"</dd>

   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
            <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2017WW37" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">Zircon Scores</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
