<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Clear</title>
</head>
<body>
<h1>Clear</h1>
<h2>Shortcut: F6</h2>
<p>
    Make Terilog eliminate all signals everywhere: all over the nodes, wires, pins and components. This action is
    useful when you want to restart the simulation process.
</p>
</body>
</html>