// Seed: 2525949584
module module_0 (
    input wand id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wire id_8,
    output tri1 id_9
);
  logic [-1 'b0 : 1 'b0] id_11;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3,
    output supply0 id_4
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
  always force id_3 = 1;
endmodule
