# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Grupal1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:22 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 18:01:22 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:22 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:01:22 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:22 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 18:01:22 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:23 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv 
# -- Compiling module CondLogic
# -- Compiling module CondCheck
# 
# Top level modules:
# 	CondLogic
# End time: 18:01:23 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:23 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 18:01:23 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:23 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:01:23 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:23 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:01:24 on Apr 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:24 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 18:01:24 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:24 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:01:24 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:24 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:01:24 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:24 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 18:01:25 on Apr 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:25 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 18:01:25 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:25 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 18:01:25 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:25 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:01:25 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:25 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu32.sv 
# -- Compiling module alu32
# 
# Top level modules:
# 	alu32
# End time: 18:01:25 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui\ I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench {C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:26 on Apr 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench" C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 18:01:26 on Apr 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 18:03:37 on Apr 12,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.Decoder
# Loading work.CondLogic
# Loading work.flopenr
# Loading work.CondCheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu32
# Loading work.imem
# Loading work.dmem
add wave -position end sim:/testbench/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Pablo  Hostname: PABLO-PC2  ProcessID: 9104
#           Attempting to use alternate WLF file "./wlfttaivcx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttaivcx
run
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# Simulation failed
# ** Note: $stop    : C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv(33)
#    Time: 215 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv line 33
run
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# No MemWrite
# End time: 22:52:36 on Apr 12,2019, Elapsed time: 4:48:59
# Errors: 0, Warnings: 2
