{
  "calyx_flags": "-d well-formed -d cell-share",
  "target": "resource-estimate",
  "fud_flags": [
    [
      "-s",
      "synth-verilog.tmpdir",
      "/scratch/cmk265/learning/my-tmp",
      "-s",
      "synth-verilog.tcl",
      "../synth-files/synth.tcl",
      "-s",
      "synth-verilog.constraints",
      "../synth-files/device3.7.xdc"
    ]
  ],
  "banked": true,
  "input_dir": "mmult-inputs/static",
  "output_dir": "resources/clock-mmult-piezo",
  "sizes": [
    16
  ]
}