/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [38:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_4z[0] ? celloutsig_1_2z : celloutsig_1_8z;
  assign celloutsig_0_18z = celloutsig_0_3z[2] ? celloutsig_0_7z : celloutsig_0_14z;
  assign celloutsig_0_30z = celloutsig_0_17z[2] ? celloutsig_0_14z : celloutsig_0_29z;
  assign celloutsig_1_10z = ~(in_data[191] & celloutsig_1_3z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z[0] & celloutsig_0_5z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_8z & celloutsig_0_14z);
  assign celloutsig_1_6z = celloutsig_1_4z[0] | ~(celloutsig_1_5z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_16z = { celloutsig_0_9z[16:10], celloutsig_0_12z } / { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_9z[36:34], celloutsig_0_13z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_17z[4:1], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_9z[20:18], celloutsig_0_13z, celloutsig_0_6z } === celloutsig_0_9z[38:34];
  assign celloutsig_0_0z = in_data[79:71] >= in_data[86:78];
  assign celloutsig_1_2z = { in_data[155:153], celloutsig_1_1z } >= { in_data[143:141], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_9z[31:18] >= { celloutsig_0_9z[26:21], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_1z } >= { celloutsig_0_9z[32:26], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_3z[1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_15z } >= celloutsig_0_16z[5:0];
  assign celloutsig_0_10z = { celloutsig_0_2z[0], celloutsig_0_8z, celloutsig_0_1z } && { celloutsig_0_9z[10:9], celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[13:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[72:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[24], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[0], in_data[0] };
  assign celloutsig_1_4z = { in_data[156:153], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[165:158] };
  assign celloutsig_1_14z = { celloutsig_1_4z[5:3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z } % { 1'h1, in_data[179:171], celloutsig_1_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[8:7] };
  assign celloutsig_0_26z = { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_11z } % { 1'h1, celloutsig_0_22z[11:0] };
  assign celloutsig_1_0z = in_data[191:172] % { 1'h1, in_data[189:171] };
  assign celloutsig_1_5z = celloutsig_1_0z[12:2] !== celloutsig_1_0z[17:7];
  assign celloutsig_0_8z = { in_data[55:53], celloutsig_0_5z, celloutsig_0_3z } !== { in_data[20:8], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_15z[0] & celloutsig_1_14z[1];
  assign celloutsig_0_25z = celloutsig_0_0z & _00_[1];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[11:4] };
  assign celloutsig_1_8z = | in_data[180:177];
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = | { celloutsig_0_1z, in_data[79] };
  assign celloutsig_0_7z = | { celloutsig_0_5z, celloutsig_0_3z[1] };
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[79], in_data[30:9], celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ celloutsig_1_0z[19:12];
  assign celloutsig_0_29z = ~^ { celloutsig_0_22z[9:0], celloutsig_0_1z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_26z[6:2], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_1_15z = { celloutsig_1_14z[9:6], celloutsig_1_8z } >> { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> in_data[51:44];
  assign celloutsig_1_19z = celloutsig_1_4z[3:0] >> { celloutsig_1_0z[10:8], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z } >> { in_data[72:43], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_21z = ~((celloutsig_0_7z & celloutsig_0_1z) | (celloutsig_0_15z & in_data[47]));
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
