{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715975941594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715975941595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 16:59:01 2024 " "Processing started: Fri May 17 16:59:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715975941595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975941595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fibonacci -c Fibonacci " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fibonacci -c Fibonacci" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975941596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715975944056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715975944056 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" SistemaDigitalFibonacci.vhd(38) " "VHDL syntax error at SistemaDigitalFibonacci.vhd(38) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SistemaDigitalFibonacci.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Fibonacci/SistemaDigitalFibonacci.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972753 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\" SistemaDigitalFibonacci.vhd(54) " "VHDL syntax error at SistemaDigitalFibonacci.vhd(54) near text \"begin\";  expecting \"end\"" {  } { { "SistemaDigitalFibonacci.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Fibonacci/SistemaDigitalFibonacci.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemadigitalfibonacci.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sistemadigitalfibonacci.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972757 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" BlocoControleFibonacci.vhd(3) " "VHDL syntax error at BlocoControleFibonacci.vhd(3) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "BlocoControleFibonacci.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Fibonacci/BlocoControleFibonacci.vhd" 3 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \";\" BlocoControleFibonacci.vhd(19) " "VHDL syntax error at BlocoControleFibonacci.vhd(19) near text \"signal\";  expecting \";\"" {  } { { "BlocoControleFibonacci.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Fibonacci/BlocoControleFibonacci.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972762 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" BlocoControleFibonacci.vhd(62) " "VHDL syntax error at BlocoControleFibonacci.vhd(62) near text \"process\";  expecting \"case\"" {  } { { "BlocoControleFibonacci.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Fibonacci/BlocoControleFibonacci.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blococontrolefibonacci.vhd 0 0 " "Found 0 design units, including 0 entities, in source file blococontrolefibonacci.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715975972968 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 16:59:32 2024 " "Processing ended: Fri May 17 16:59:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715975972968 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715975972968 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715975972968 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975972968 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715975973805 ""}
