

================================================================
== Vivado HLS Report for 'udp_eth_assemble'
================================================================
* Date:           Thu Jul 25 00:32:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        udp_eth_assemble
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.518|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      326|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|     1239|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1239|      395|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln215_1_fu_610_p2      |     +    |      0|  0|   16|           4|          16|
    |add_ln215_2_fu_638_p2      |     +    |      0|  0|   16|          16|          16|
    |add_ln215_fu_566_p2        |     +    |      0|  0|   16|           5|          16|
    |action_re_V                |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_2_fu_354_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_4_fu_373_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_fu_756_p2       |    and   |      0|  0|    2|           1|           1|
    |ap_condition_354           |    and   |      0|  0|    2|           1|           1|
    |payload_ready_V            |    and   |      0|  0|    2|           1|           1|
    |ret_V_11_fu_762_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_12_fu_338_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_14_fu_386_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_15_fu_332_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_5_fu_402_p2          |    and   |      0|  0|    2|           1|           1|
    |ret_V_7_fu_450_p2          |    and   |      0|  0|    2|           1|           1|
    |or_ln1356_fu_686_p2        |    or    |      0|  0|   22|          22|           6|
    |ret_V_13_fu_348_p2         |    or    |      0|  0|    2|           1|           1|
    |ret_V_8_fu_508_p2          |    or    |      0|  0|    2|           1|           1|
    |ret_V_9_fu_530_p2          |    or    |      0|  0|    2|           1|           1|
    |select_ln1355_1_fu_486_p3  |  select  |      0|  0|   22|           1|          22|
    |select_ln1355_fu_456_p3    |  select  |      0|  0|  178|           1|         176|
    |lhs_V_fu_444_p2            |    xor   |      0|  0|    2|           1|           2|
    |rhs_V_3_fu_367_p2          |    xor   |      0|  0|    2|           1|           2|
    |rhs_V_4_fu_396_p2          |    xor   |      0|  0|    2|           2|           1|
    |rhs_V_fu_312_p2            |    xor   |      0|  0|    2|           2|           1|
    |xor_ln1355_fu_326_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln215_fu_644_p2        |    xor   |      0|  0|   16|           2|          16|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  326|          73|         291|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |IN_PACKET_V            |   9|          2|    1|          2|
    |packet_out_reg_data_s  |  15|          3|  512|       1536|
    |packet_out_reg_keep_s  |  15|          3|   64|        192|
    |packet_out_reg_last_s  |  15|          3|    1|          3|
    |packet_out_reg_valid   |  15|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         14|  579|       1736|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |IN_PACKET_V            |    1|   0|    1|          0|
    |ap_CS_fsm              |    1|   0|    1|          0|
    |myIP_reg_V             |   32|   0|   32|          0|
    |myMac_reg_V            |   48|   0|   48|          0|
    |packet_out_reg_data_s  |  512|   0|  512|          0|
    |packet_out_reg_keep_s  |   64|   0|   64|          0|
    |packet_out_reg_last_s  |    1|   0|    1|          0|
    |packet_out_reg_valid   |    1|   0|    1|          0|
    |payload_in_reg_data_s  |  512|   0|  512|          0|
    |payload_in_reg_keep_s  |   64|   0|   64|          0|
    |payload_in_reg_last_s  |    1|   0|    1|          0|
    |payload_in_reg_valid   |    1|   0|    1|          0|
    |payloadin_pause_V      |    1|   0|    1|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1239|   0| 1239|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+--------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none |  udp_eth_assemble  | return value |
|ap_rst              |  in |    1| ap_ctrl_none |  udp_eth_assemble  | return value |
|myMac_V             |  in |   48|    ap_none   |       myMac_V      |    scalar    |
|myIP_V              |  in |   32|    ap_none   |       myIP_V       |    scalar    |
|action              |  in |  161|    ap_none   |       action       |    scalar    |
|action_valid_V      |  in |    1|    ap_none   |   action_valid_V   |    scalar    |
|action_empty_V      |  in |    1|    ap_none   |   action_empty_V   |    scalar    |
|action_re_V         | out |    1|    ap_none   |     action_re_V    |    pointer   |
|payload_in_data_V   |  in |  512|    ap_none   |  payload_in_data_V |    scalar    |
|payload_in_keep_V   |  in |   64|    ap_none   |  payload_in_keep_V |    scalar    |
|payload_in_valid_V  |  in |    1|    ap_none   | payload_in_valid_V |    scalar    |
|payload_in_last_V   |  in |    1|    ap_none   |  payload_in_last_V |    scalar    |
|payload_ready_V     | out |    1|    ap_none   |   payload_ready_V  |    pointer   |
|packet_out_data_V   | out |  512|    ap_none   |  packet_out_data_V |    pointer   |
|packet_out_keep_V   | out |   64|    ap_none   |  packet_out_keep_V |    pointer   |
|packet_out_valid_V  | out |    1|    ap_none   | packet_out_valid_V |    pointer   |
|packet_out_last_V   | out |    1|    ap_none   |  packet_out_last_V |    pointer   |
|packet_out_ready_V  |  in |    1|    ap_none   | packet_out_ready_V |    scalar    |
+--------------------+-----+-----+--------------+--------------------+--------------+

