
*** Running vivado
    with args -log disp_draw.vds -m64 -mode batch -messageDb vivado.pb -source disp_draw.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source disp_draw.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.xci
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.xci]
# read_vhdl -library xil_defaultlib {
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd
# }
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.cache/wt [current_project]
# set_property parent.project_dir /data1/cdaffron/git/ece551hw/final/chris/disp_draw [current_project]
# catch { write_hwdef -file disp_draw.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top disp_draw -part xc7a100tcsg324-1
Command: synth_design -top disp_draw -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 852.168 ; gain = 162.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:52]
INFO: [Synth 8-3491] module 'averager' declared at '/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:42' bound to instance 'avg_inst' of component 'averager' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
INFO: [Synth 8-638] synthesizing module 'averager' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:114]
INFO: [Synth 8-3491] module 'magnitude' declared at '/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:292]
INFO: [Synth 8-638] synthesizing module 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:114]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:122]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:130]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:45]
WARNING: [Synth 8-3848] Net VGA_addr in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:43]
WARNING: [Synth 8-3848] Net VGA_data in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:44]
WARNING: [Synth 8-3848] Net VGA_wren in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:45]
WARNING: [Synth 8-3848] Net avgIn2 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:139]
WARNING: [Synth 8-3848] Net avgIn3 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:140]
WARNING: [Synth 8-3848] Net avgIn4 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:141]
WARNING: [Synth 8-3848] Net avgIn5 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:142]
WARNING: [Synth 8-3848] Net avgIn6 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:143]
WARNING: [Synth 8-3848] Net avgIn7 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:144]
WARNING: [Synth 8-3848] Net avgIn8 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:145]
WARNING: [Synth 8-3848] Net avgIn9 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:146]
WARNING: [Synth 8-3848] Net avgIn10 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:147]
WARNING: [Synth 8-3848] Net avgIn11 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:148]
WARNING: [Synth 8-3848] Net avgIn12 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:149]
WARNING: [Synth 8-3848] Net avgIn13 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:150]
WARNING: [Synth 8-3848] Net avgIn14 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:151]
WARNING: [Synth 8-3848] Net avgIn15 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:152]
WARNING: [Synth 8-3848] Net avgIn16 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:153]
WARNING: [Synth 8-3848] Net avgIn17 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:154]
WARNING: [Synth 8-3848] Net avgIn18 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:155]
WARNING: [Synth 8-3848] Net avgIn19 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:156]
WARNING: [Synth 8-3848] Net avgIn20 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:157]
WARNING: [Synth 8-3848] Net avgIn21 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:158]
WARNING: [Synth 8-3848] Net avgIn22 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:159]
WARNING: [Synth 8-3848] Net avgIn23 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:160]
WARNING: [Synth 8-3848] Net avgIn24 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:161]
WARNING: [Synth 8-3848] Net avgIn25 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:162]
WARNING: [Synth 8-3848] Net avgIn26 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:163]
WARNING: [Synth 8-3848] Net avgIn27 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:164]
WARNING: [Synth 8-3848] Net avgIn28 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:165]
WARNING: [Synth 8-3848] Net avgIn29 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:166]
WARNING: [Synth 8-3848] Net avgIn30 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:167]
WARNING: [Synth 8-3848] Net avgIn31 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:168]
WARNING: [Synth 8-3848] Net avgIn32 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:169]
WARNING: [Synth 8-3848] Net avgIn33 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:170]
WARNING: [Synth 8-3848] Net avgIn34 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:171]
WARNING: [Synth 8-3848] Net avgIn35 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:172]
WARNING: [Synth 8-3848] Net avgIn36 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:173]
WARNING: [Synth 8-3848] Net avgIn37 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:174]
WARNING: [Synth 8-3848] Net avgIn38 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:175]
WARNING: [Synth 8-3848] Net avgIn39 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:176]
WARNING: [Synth 8-3848] Net avgIn40 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:177]
WARNING: [Synth 8-3848] Net avgIn41 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:178]
WARNING: [Synth 8-3848] Net avgIn42 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:179]
WARNING: [Synth 8-3848] Net avgIn43 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:180]
WARNING: [Synth 8-3848] Net avgIn44 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:181]
WARNING: [Synth 8-3848] Net avgIn45 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:182]
WARNING: [Synth 8-3848] Net avgIn46 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:183]
WARNING: [Synth 8-3848] Net avgIn47 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:184]
WARNING: [Synth 8-3848] Net avgIn48 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:185]
WARNING: [Synth 8-3848] Net avgIn49 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:186]
WARNING: [Synth 8-3848] Net avgIn50 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:187]
WARNING: [Synth 8-3848] Net avgIn51 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:188]
WARNING: [Synth 8-3848] Net avgIn52 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:189]
WARNING: [Synth 8-3848] Net avgIn53 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:190]
WARNING: [Synth 8-3848] Net avgIn54 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:191]
WARNING: [Synth 8-3848] Net avgIn55 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:192]
WARNING: [Synth 8-3848] Net avgIn56 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:193]
WARNING: [Synth 8-3848] Net avgIn57 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:194]
WARNING: [Synth 8-3848] Net avgIn58 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:195]
WARNING: [Synth 8-3848] Net avgIn59 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:196]
WARNING: [Synth 8-3848] Net avgIn60 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:197]
WARNING: [Synth 8-3848] Net avgIn61 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:198]
WARNING: [Synth 8-3848] Net avgIn62 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:199]
WARNING: [Synth 8-3848] Net avgIn63 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:52]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[18]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[17]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[16]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_wren
WARNING: [Synth 8-3331] design disp_draw has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 887.051 ; gain = 197.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in2[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in3[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in4[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in5[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in6[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[11] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[10] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[9] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[8] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[7] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[6] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[5] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[4] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[3] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[2] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[1] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in7[0] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in8[15] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in8[14] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in8[13] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
WARNING: [Synth 8-3295] tying undriven pin avg_inst:in8[12] to constant 0 [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:221]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1083.254 ; gain = 393.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1083.254 ; gain = 393.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1083.254 ; gain = 393.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'
WARNING: [Synth 8-3848] Net VGA_addr in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:43]
WARNING: [Synth 8-3848] Net VGA_data in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:44]
WARNING: [Synth 8-3848] Net VGA_wren in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:45]
WARNING: [Synth 8-3848] Net avgIn2 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:139]
WARNING: [Synth 8-3848] Net avgIn3 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:140]
WARNING: [Synth 8-3848] Net avgIn4 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:141]
WARNING: [Synth 8-3848] Net avgIn5 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:142]
WARNING: [Synth 8-3848] Net avgIn6 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:143]
WARNING: [Synth 8-3848] Net avgIn7 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:144]
WARNING: [Synth 8-3848] Net avgIn8 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:145]
WARNING: [Synth 8-3848] Net avgIn9 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:146]
WARNING: [Synth 8-3848] Net avgIn10 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:147]
WARNING: [Synth 8-3848] Net avgIn11 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:148]
WARNING: [Synth 8-3848] Net avgIn12 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:149]
WARNING: [Synth 8-3848] Net avgIn13 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:150]
WARNING: [Synth 8-3848] Net avgIn14 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:151]
WARNING: [Synth 8-3848] Net avgIn15 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:152]
WARNING: [Synth 8-3848] Net avgIn16 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:153]
WARNING: [Synth 8-3848] Net avgIn17 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:154]
WARNING: [Synth 8-3848] Net avgIn18 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:155]
WARNING: [Synth 8-3848] Net avgIn19 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:156]
WARNING: [Synth 8-3848] Net avgIn20 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:157]
WARNING: [Synth 8-3848] Net avgIn21 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:158]
WARNING: [Synth 8-3848] Net avgIn22 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:159]
WARNING: [Synth 8-3848] Net avgIn23 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:160]
WARNING: [Synth 8-3848] Net avgIn24 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:161]
WARNING: [Synth 8-3848] Net avgIn25 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:162]
WARNING: [Synth 8-3848] Net avgIn26 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:163]
WARNING: [Synth 8-3848] Net avgIn27 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:164]
WARNING: [Synth 8-3848] Net avgIn28 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:165]
WARNING: [Synth 8-3848] Net avgIn29 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:166]
WARNING: [Synth 8-3848] Net avgIn30 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:167]
WARNING: [Synth 8-3848] Net avgIn31 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:168]
WARNING: [Synth 8-3848] Net avgIn32 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:169]
WARNING: [Synth 8-3848] Net avgIn33 in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:170]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	   9 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  21 Input     12 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  21 Input     12 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	   9 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1091.262 ; gain = 401.219
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[18]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[17]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[16]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_wren
WARNING: [Synth 8-3331] design disp_draw has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1091.262 ; gain = 401.219
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1091.262 ; gain = 401.219
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\FSM_onehot_s_curr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_s_curr_reg[0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[31] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[30] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[29] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[28] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[27] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[26] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[25] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[24] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[23] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[22] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[21] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[20] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[19] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[18] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[17] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[16] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[11] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[10] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[9] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[8] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[7] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[6] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[5] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[4] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[3] ) is unused and will be removed from module disp_draw.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.289 ; gain = 433.246
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.289 ; gain = 433.246
Finished Parallel Section  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.289 ; gain = 433.246
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1171.285 ; gain = 481.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1172.281 ; gain = 482.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\mag_inst/realValReg_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/imagValReg_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[15] ) is unused and will be removed from module disp_draw.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.305 ; gain = 494.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1184.305 ; gain = 494.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1184.305 ; gain = 494.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1184.305 ; gain = 494.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|disp_draw   | mag_inst/inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         2|
|2     |c_addsub_0    |         1|
|3     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |c_addsub_0_bbox   |     1|
|2     |cordic_0_bbox     |     1|
|3     |mult_gen_0_bbox   |     1|
|4     |mult_gen_0_bbox_0 |     1|
|5     |CARRY4            |   128|
|6     |LUT1              |   240|
|7     |LUT2              |   121|
|8     |LUT3              |   139|
|9     |LUT4              |   139|
|10    |LUT5              |    23|
|11    |LUT6              |    45|
|12    |SRL16E            |     1|
|13    |FDRE              |   157|
|14    |IBUF              |    20|
|15    |OBUF              |    12|
|16    |OBUFT             |    36|
+------+------------------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |  1183|
|2     |  avg_inst |averager  |   497|
|3     |  mag_inst |magnitude |   154|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1184.305 ; gain = 494.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1184.305 ; gain = 494.262
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 308 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.305 ; gain = 380.133
# write_checkpoint disp_draw.dcp
# report_utilization -file disp_draw_utilization_synth.rpt -pb disp_draw_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1188.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 21:20:05 2015...
