<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Wed May 26 17:19:06 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">6.60</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3959, 3959, 3960, 3960, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_2d_fu_148">dct_2d, 3668, 3668, 3668, 3668, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row">144, 144, 18, -, -, 8, no</column>
<column name=" + RD_Loop_Col">16, 16, 2, -, -, 8, no</column>
<column name="- WR_Loop_Row">144, 144, 18, -, -, 8, no</column>
<column name=" + WR_Loop_Col">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 120</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">3, 1, 209, 605</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 149</column>
<column name="Register">-, -, 69, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dct_2d_fu_148">dct_2d, 3, 1, 209, 605</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_2d_row_outbuf, 1, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">dct_2d_row_outbuf, 1, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_fu_277_p2">+, 0, 0, 13, 4, 1</column>
<column name="c_fu_202_p2">+, 0, 0, 13, 4, 1</column>
<column name="r_1_fu_237_p2">+, 0, 0, 13, 4, 1</column>
<column name="r_fu_162_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_22_fu_222_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_23_fu_287_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_4_i_fu_297_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_9_i_fu_208_p2">+, 0, 0, 15, 6, 6</column>
<column name="exitcond1_i3_fu_231_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond1_i_fu_156_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_i7_fu_271_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_i_fu_196_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="buf_2d_in_address0">15, 3, 6, 18</column>
<column name="buf_2d_in_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_address0">15, 3, 6, 18</column>
<column name="buf_2d_out_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="c_i6_reg_137">9, 2, 4, 8</column>
<column name="c_i_reg_115">9, 2, 4, 8</column>
<column name="r_i2_reg_126">9, 2, 4, 8</column>
<column name="r_i_reg_104">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_reg_grp_dct_2d_fu_148_ap_start">1, 0, 1, 0</column>
<column name="c_1_reg_363">4, 0, 4, 0</column>
<column name="c_i6_reg_137">4, 0, 4, 0</column>
<column name="c_i_reg_115">4, 0, 4, 0</column>
<column name="c_reg_327">4, 0, 4, 0</column>
<column name="r_1_reg_345">4, 0, 4, 0</column>
<column name="r_i2_reg_126">4, 0, 4, 0</column>
<column name="r_i_reg_104">4, 0, 4, 0</column>
<column name="r_reg_309">4, 0, 4, 0</column>
<column name="tmp_1_i5_reg_355">3, 0, 6, 3</column>
<column name="tmp_22_reg_337">8, 0, 8, 0</column>
<column name="tmp_33_cast_reg_319">4, 0, 8, 4</column>
<column name="tmp_35_cast_reg_350">4, 0, 8, 4</column>
<column name="tmp_4_i_reg_373">6, 0, 6, 0</column>
<column name="tmp_i_reg_314">3, 0, 6, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'input_load', dct.c:62->dct.c:85">load, 3.25, 3.25, -, -, -, -, -, -, &apos;input_r&apos;, -, -, -, -</column>
<column name="dct.c:62->dct.c:85">store, 3.25, 6.51, &apos;input_load&apos;, dct.c:62-&gt;dct.c:85, -, -, -, -, -, &apos;buf_2d_in&apos;, dct.c:81, -, -, -, -</column>
</table>
</item>
</section>
</profile>
