

================================================================
== Vitis HLS Report for 'lzBestMatchFilter_6_65536_s'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.597 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_bestMatchFilter_left_over  |        6|        6|         1|          -|          -|     6|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%compare_window_17_loc = alloca i64 1"   --->   Operation 11 'alloca' 'compare_window_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%compare_window_16_loc = alloca i64 1"   --->   Operation 12 'alloca' 'compare_window_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%compare_window_15_loc = alloca i64 1"   --->   Operation 13 'alloca' 'compare_window_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%compare_window_14_loc = alloca i64 1"   --->   Operation 14 'alloca' 'compare_window_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%compare_window_13_loc = alloca i64 1"   --->   Operation 15 'alloca' 'compare_window_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%compare_window_12_loc = alloca i64 1"   --->   Operation 16 'alloca' 'compare_window_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 18 'read' 'input_size_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c1, i32 %input_size_2"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln315 = icmp_eq  i32 %input_size_2, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:315]   --->   Operation 24 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %if.end, void %cleanup.cont" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:315]   --->   Operation 25 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 26 'alloca' 'i_8' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 27 'read' 'compare_window' <Predicate = (!icmp_ln315)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln356 = store i3 0, i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 28 'store' 'store_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 29 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 29 'read' 'compare_window_16' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 30 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 30 'read' 'compare_window_17' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 31 'read' 'compare_window_18' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 5 <SV = 4> <Delay = 3.54>
ST_5 : Operation 32 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 32 'read' 'compare_window_19' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 6 <SV = 5> <Delay = 3.54>
ST_6 : Operation 33 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 33 'read' 'compare_window_20' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%fence_ln327 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c1, i32 %compressdStream, i32 4294967295, i32 %compressdStream, i32 %bestMatchStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 34 'fence' 'fence_ln327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (4.14ns)   --->   "%call_ln323 = call void @lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter, i32 %compare_window_20, i32 %compare_window_19, i32 %compare_window_18, i32 %compare_window_17, i32 %compare_window_16, i32 %compare_window, i32 %input_size_2, i32 %compressdStream, i32 %bestMatchStream, i32 %compare_window_12_loc, i32 %compare_window_13_loc, i32 %compare_window_14_loc, i32 %compare_window_15_loc, i32 %compare_window_16_loc, i32 %compare_window_17_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 35 'call' 'call_ln323' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln323 = call void @lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter, i32 %compare_window_20, i32 %compare_window_19, i32 %compare_window_18, i32 %compare_window_17, i32 %compare_window_16, i32 %compare_window, i32 %input_size_2, i32 %compressdStream, i32 %bestMatchStream, i32 %compare_window_12_loc, i32 %compare_window_13_loc, i32 %compare_window_14_loc, i32 %compare_window_15_loc, i32 %compare_window_16_loc, i32 %compare_window_17_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 36 'call' 'call_ln323' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%fence_ln356 = fence void @_ssdm_op_Fence, i32 %compressdStream, i32 %bestMatchStream, i32 4294967295, i32 %bestMatchStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 37 'fence' 'fence_ln356' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%compare_window_12_loc_load = load i32 %compare_window_12_loc"   --->   Operation 38 'load' 'compare_window_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%compare_window_13_loc_load = load i32 %compare_window_13_loc"   --->   Operation 39 'load' 'compare_window_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%compare_window_14_loc_load = load i32 %compare_window_14_loc"   --->   Operation 40 'load' 'compare_window_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%compare_window_15_loc_load = load i32 %compare_window_15_loc"   --->   Operation 41 'load' 'compare_window_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%compare_window_16_loc_load = load i32 %compare_window_16_loc"   --->   Operation 42 'load' 'compare_window_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%compare_window_17_loc_load = load i32 %compare_window_17_loc"   --->   Operation 43 'load' 'compare_window_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln356 = br void %for.inc58" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 44 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.61>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%i = load i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 45 'load' 'i' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.65ns)   --->   "%icmp_ln356 = icmp_eq  i3 %i, i3 6" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 46 'icmp' 'icmp_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln356 = add i3 %i, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 47 'add' 'add_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %for.inc58.split, void %cleanup.cont.loopexit" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 48 'br' 'br_ln356' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln357 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:357]   --->   Operation 49 'specpipeline' 'specpipeline_ln357' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln356 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 51 'specloopname' 'specloopname_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (2.06ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6i32.i32.i3, i3 0, i32 %compare_window_17_loc_load, i3 1, i32 %compare_window_16_loc_load, i3 2, i32 %compare_window_15_loc_load, i3 3, i32 %compare_window_14_loc_load, i3 4, i32 %compare_window_13_loc_load, i3 5, i32 %compare_window_12_loc_load, i32 0, i3 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358]   --->   Operation 52 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln358 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bestMatchStream, i32 %tmp_s" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358]   --->   Operation 53 'write' 'write_ln358' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_10 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln356 = store i3 %add_ln356, i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 54 'store' 'store_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 1.58>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln356 = br void %for.inc58" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 55 'br' 'br_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln315 & icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln360 = ret" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:360]   --->   Operation 57 'ret' 'ret_ln360' <Predicate = (icmp_ln356) | (icmp_ln315)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 9.735ns
The critical path consists of the following:
	fifo read operation ('input_size') on port 'input_size' [12]  (3.634 ns)
	'icmp' operation 1 bit ('icmp_ln315', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:315) [18]  (2.552 ns)
	'store' operation 0 bit ('store_ln356', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356) of constant 0 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356 [37]  (1.588 ns)
	blocking operation 1.961 ns on control path)

 <State 2>: 3.549ns
The critical path consists of the following:
	fifo read operation ('compare_window', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) [23]  (3.549 ns)

 <State 3>: 3.549ns
The critical path consists of the following:
	fifo read operation ('compare_window', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) [24]  (3.549 ns)

 <State 4>: 3.549ns
The critical path consists of the following:
	fifo read operation ('compare_window', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) [25]  (3.549 ns)

 <State 5>: 3.549ns
The critical path consists of the following:
	fifo read operation ('compare_window', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) [26]  (3.549 ns)

 <State 6>: 3.549ns
The critical path consists of the following:
	fifo read operation ('compare_window', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) [27]  (3.549 ns)

 <State 7>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln323', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323) to 'lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter' [29]  (4.140 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 5.614ns
The critical path consists of the following:
	'load' operation 3 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356) on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356 [40]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_s', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358) [48]  (2.065 ns)
	fifo write operation ('write_ln358', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358) on port 'bestMatchStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358) [49]  (3.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
