$date
	Mon Jul 14 23:02:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_comparador_nbits $end
$var wire 1 ! lt_out $end
$var wire 1 " gt_out $end
$var wire 1 # eq_out $end
$var reg 2 $ a_in [1:0] $end
$var reg 2 % b_in [1:0] $end
$scope module dut $end
$var wire 2 & a_in [1:0] $end
$var wire 2 ' b_in [1:0] $end
$var reg 1 # eq_out $end
$var reg 1 " gt_out $end
$var reg 1 ! lt_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
0#
1!
b10 %
b10 '
b1 $
b1 &
#20000
0!
1"
b1 %
b1 '
b10 $
b10 &
#30000
1#
0"
b11 %
b11 '
b11 $
b11 &
#40000
