
gsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004284  08004284  00014284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004318  08004318  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004318  08004318  00014318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004320  08004320  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004320  08004320  00014320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004324  08004324  00014324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000068  08004390  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08004390  000202e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ab3a  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a88  00000000  00000000  0002ac15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000738  00000000  00000000  0002d020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025b70  00000000  00000000  0002d758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b66c  00000000  00000000  000532c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e932a  00000000  00000000  0005e934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d38  00000000  00000000  00147c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800426c 	.word	0x0800426c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800426c 	.word	0x0800426c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000584:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000588:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800058c:	f003 0301 	and.w	r3, r3, #1
 8000590:	2b00      	cmp	r3, #0
 8000592:	d013      	beq.n	80005bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800059c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d00b      	beq.n	80005bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005a4:	e000      	b.n	80005a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d0f9      	beq.n	80005a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr

080005ca <_write>:
/* USER CODE BEGIN Includes */
#include "string.h"
#include "stdint.h"
#include "stdio.h"
int _write(int file,char *ptr,int len)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b086      	sub	sp, #24
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	60f8      	str	r0, [r7, #12]
 80005d2:	60b9      	str	r1, [r7, #8]
 80005d4:	607a      	str	r2, [r7, #4]
    int i=0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
    for(i=0;i<len;i++)
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	e009      	b.n	80005f4 <_write+0x2a>
    	ITM_SendChar((*ptr++));
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	60ba      	str	r2, [r7, #8]
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff ffc7 	bl	800057c <ITM_SendChar>
    for(i=0;i<len;i++)
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	3301      	adds	r3, #1
 80005f2:	617b      	str	r3, [r7, #20]
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	dbf1      	blt.n	80005e0 <_write+0x16>
    return len;
 80005fc:	687b      	ldr	r3, [r7, #4]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3718      	adds	r7, #24
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <GSM_Send_AT_Command>:
		return 1;
	else
		return 0;
}
void GSM_Send_AT_Command(char* AT_CMD)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)AT_CMD, strlen(AT_CMD),2000);
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fddd 	bl	80001d0 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800061e:	6879      	ldr	r1, [r7, #4]
 8000620:	4803      	ldr	r0, [pc, #12]	; (8000630 <GSM_Send_AT_Command+0x28>)
 8000622:	f002 f8dd 	bl	80027e0 <HAL_UART_Transmit>
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000084 	.word	0x20000084

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 fa34 	bl	8000aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063c:	f000 f824 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f000 f8a4 	bl	800078c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000644:	f000 f872 	bl	800072c <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  GSM_Send_AT_Command("AT\r");
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <main+0x44>)
 800064a:	f7ff ffdd 	bl	8000608 <GSM_Send_AT_Command>
	 while( HAL_UART_Receive(&huart2,(uint8_t *)RX_Buffer, RX_BUFFER_SIZE,2000));
 800064e:	bf00      	nop
 8000650:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000654:	2280      	movs	r2, #128	; 0x80
 8000656:	4909      	ldr	r1, [pc, #36]	; (800067c <main+0x48>)
 8000658:	4809      	ldr	r0, [pc, #36]	; (8000680 <main+0x4c>)
 800065a:	f002 f94b 	bl	80028f4 <HAL_UART_Receive>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1f5      	bne.n	8000650 <main+0x1c>
	  printf("Received data %s\n",RX_Buffer);
 8000664:	4905      	ldr	r1, [pc, #20]	; (800067c <main+0x48>)
 8000666:	4807      	ldr	r0, [pc, #28]	; (8000684 <main+0x50>)
 8000668:	f002 ff8c 	bl	8003584 <iprintf>
	  HAL_Delay(1000);
 800066c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000670:	f000 fa94 	bl	8000b9c <HAL_Delay>
	  GSM_Send_AT_Command("AT\r");
 8000674:	e7e8      	b.n	8000648 <main+0x14>
 8000676:	bf00      	nop
 8000678:	08004284 	.word	0x08004284
 800067c:	2000010c 	.word	0x2000010c
 8000680:	20000084 	.word	0x20000084
 8000684:	08004288 	.word	0x08004288

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b096      	sub	sp, #88	; 0x58
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	2244      	movs	r2, #68	; 0x44
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f002 ffc9 	bl	800362e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	463b      	mov	r3, r7
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006ae:	f000 fd37 	bl	8001120 <HAL_PWREx_ControlVoltageScaling>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006b8:	f000 f880 	bl	80007bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006bc:	2302      	movs	r3, #2
 80006be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c6:	2310      	movs	r3, #16
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ca:	2302      	movs	r3, #2
 80006cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ce:	2302      	movs	r3, #2
 80006d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006d2:	2301      	movs	r3, #1
 80006d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006d6:	230a      	movs	r3, #10
 80006d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006da:	2307      	movs	r3, #7
 80006dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 fd6e 	bl	80011cc <HAL_RCC_OscConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006f6:	f000 f861 	bl	80007bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fa:	230f      	movs	r3, #15
 80006fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fe:	2303      	movs	r3, #3
 8000700:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800070e:	463b      	mov	r3, r7
 8000710:	2104      	movs	r1, #4
 8000712:	4618      	mov	r0, r3
 8000714:	f001 f936 	bl	8001984 <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800071e:	f000 f84d 	bl	80007bc <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3758      	adds	r7, #88	; 0x58
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000732:	4a15      	ldr	r2, [pc, #84]	; (8000788 <MX_USART2_UART_Init+0x5c>)
 8000734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000736:	4b13      	ldr	r3, [pc, #76]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b11      	ldr	r3, [pc, #68]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0f      	ldr	r3, [pc, #60]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <MX_USART2_UART_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_USART2_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <MX_USART2_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <MX_USART2_UART_Init+0x58>)
 8000770:	f001 ffe8 	bl	8002744 <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800077a:	f000 f81f 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000084 	.word	0x20000084
 8000788:	40004400 	.word	0x40004400

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_GPIO_Init+0x2c>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	4a08      	ldr	r2, [pc, #32]	; (80007b8 <MX_GPIO_Init+0x2c>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_GPIO_Init+0x2c>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000

080007bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <Error_Handler+0x8>
	...

080007c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <HAL_MspInit+0x44>)
 80007d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007d2:	4a0e      	ldr	r2, [pc, #56]	; (800080c <HAL_MspInit+0x44>)
 80007d4:	f043 0301 	orr.w	r3, r3, #1
 80007d8:	6613      	str	r3, [r2, #96]	; 0x60
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <HAL_MspInit+0x44>)
 80007dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007de:	f003 0301 	and.w	r3, r3, #1
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <HAL_MspInit+0x44>)
 80007e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ea:	4a08      	ldr	r2, [pc, #32]	; (800080c <HAL_MspInit+0x44>)
 80007ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f0:	6593      	str	r3, [r2, #88]	; 0x58
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <HAL_MspInit+0x44>)
 80007f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b0ac      	sub	sp, #176	; 0xb0
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	2288      	movs	r2, #136	; 0x88
 800082e:	2100      	movs	r1, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f002 fefc 	bl	800362e <memset>
  if(huart->Instance==USART2)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a21      	ldr	r2, [pc, #132]	; (80008c0 <HAL_UART_MspInit+0xb0>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d13b      	bne.n	80008b8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000840:	2302      	movs	r3, #2
 8000842:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000844:	2300      	movs	r3, #0
 8000846:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4618      	mov	r0, r3
 800084e:	f001 fabd 	bl	8001dcc <HAL_RCCEx_PeriphCLKConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000858:	f7ff ffb0 	bl	80007bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800085c:	4b19      	ldr	r3, [pc, #100]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 800085e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000860:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 8000862:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000866:	6593      	str	r3, [r2, #88]	; 0x58
 8000868:	4b16      	ldr	r3, [pc, #88]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 800086a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800086c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000870:	613b      	str	r3, [r7, #16]
 8000872:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000874:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 8000876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000878:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <HAL_UART_MspInit+0xb4>)
 8000882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	60fb      	str	r3, [r7, #12]
 800088a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800088c:	230c      	movs	r3, #12
 800088e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	2302      	movs	r3, #2
 8000894:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089e:	2303      	movs	r3, #3
 80008a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008a4:	2307      	movs	r3, #7
 80008a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008ae:	4619      	mov	r1, r3
 80008b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b4:	f000 fa7c 	bl	8000db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008b8:	bf00      	nop
 80008ba:	37b0      	adds	r7, #176	; 0xb0
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40004400 	.word	0x40004400
 80008c4:	40021000 	.word	0x40021000

080008c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008cc:	e7fe      	b.n	80008cc <NMI_Handler+0x4>

080008ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d2:	e7fe      	b.n	80008d2 <HardFault_Handler+0x4>

080008d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <MemManage_Handler+0x4>

080008da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008de:	e7fe      	b.n	80008de <BusFault_Handler+0x4>

080008e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <UsageFault_Handler+0x4>

080008e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000914:	f000 f922 	bl	8000b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}

0800091c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
 800092c:	e00a      	b.n	8000944 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800092e:	f3af 8000 	nop.w
 8000932:	4601      	mov	r1, r0
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	1c5a      	adds	r2, r3, #1
 8000938:	60ba      	str	r2, [r7, #8]
 800093a:	b2ca      	uxtb	r2, r1
 800093c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	3301      	adds	r3, #1
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	697a      	ldr	r2, [r7, #20]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	429a      	cmp	r2, r3
 800094a:	dbf0      	blt.n	800092e <_read+0x12>
  }

  return len;
 800094c:	687b      	ldr	r3, [r7, #4]
}
 800094e:	4618      	mov	r0, r3
 8000950:	3718      	adds	r7, #24
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000956:	b480      	push	{r7}
 8000958:	b083      	sub	sp, #12
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800096e:	b480      	push	{r7}
 8000970:	b083      	sub	sp, #12
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800097e:	605a      	str	r2, [r3, #4]
  return 0;
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr

0800098e <_isatty>:

int _isatty(int file)
{
 800098e:	b480      	push	{r7}
 8000990:	b083      	sub	sp, #12
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000996:	2301      	movs	r3, #1
}
 8000998:	4618      	mov	r0, r3
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
	...

080009c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009c8:	4a14      	ldr	r2, [pc, #80]	; (8000a1c <_sbrk+0x5c>)
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <_sbrk+0x60>)
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <_sbrk+0x64>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d102      	bne.n	80009e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <_sbrk+0x64>)
 80009de:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <_sbrk+0x68>)
 80009e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d207      	bcs.n	8000a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f0:	f002 fe6c 	bl	80036cc <__errno>
 80009f4:	4603      	mov	r3, r0
 80009f6:	220c      	movs	r2, #12
 80009f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
 80009fe:	e009      	b.n	8000a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <_sbrk+0x64>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a06:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <_sbrk+0x64>)
 8000a10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a12:	68fb      	ldr	r3, [r7, #12]
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3718      	adds	r7, #24
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20018000 	.word	0x20018000
 8000a20:	00000400 	.word	0x00000400
 8000a24:	2000018c 	.word	0x2000018c
 8000a28:	200002e0 	.word	0x200002e0

08000a2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <SystemInit+0x20>)
 8000a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a36:	4a05      	ldr	r2, [pc, #20]	; (8000a4c <SystemInit+0x20>)
 8000a38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	e000ed00 	.word	0xe000ed00

08000a50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a54:	f7ff ffea 	bl	8000a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a58:	480c      	ldr	r0, [pc, #48]	; (8000a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a5a:	490d      	ldr	r1, [pc, #52]	; (8000a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	; (8000a94 <LoopForever+0xe>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a60:	e002      	b.n	8000a68 <LoopCopyDataInit>

08000a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a66:	3304      	adds	r3, #4

08000a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a6c:	d3f9      	bcc.n	8000a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	; (8000a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a70:	4c0a      	ldr	r4, [pc, #40]	; (8000a9c <LoopForever+0x16>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a74:	e001      	b.n	8000a7a <LoopFillZerobss>

08000a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a78:	3204      	adds	r2, #4

08000a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a7c:	d3fb      	bcc.n	8000a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a7e:	f002 fe2b 	bl	80036d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a82:	f7ff fdd7 	bl	8000634 <main>

08000a86 <LoopForever>:

LoopForever:
    b LoopForever
 8000a86:	e7fe      	b.n	8000a86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a90:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a94:	08004328 	.word	0x08004328
  ldr r2, =_sbss
 8000a98:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a9c:	200002e0 	.word	0x200002e0

08000aa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000aa0:	e7fe      	b.n	8000aa0 <ADC1_2_IRQHandler>
	...

08000aa4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <HAL_Init+0x3c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a0b      	ldr	r2, [pc, #44]	; (8000ae0 <HAL_Init+0x3c>)
 8000ab4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ab8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aba:	2003      	movs	r0, #3
 8000abc:	f000 f944 	bl	8000d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f000 f80f 	bl	8000ae4 <HAL_InitTick>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000acc:	2301      	movs	r3, #1
 8000ace:	71fb      	strb	r3, [r7, #7]
 8000ad0:	e001      	b.n	8000ad6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ad2:	f7ff fe79 	bl	80007c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40022000 	.word	0x40022000

08000ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000aec:	2300      	movs	r3, #0
 8000aee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000af0:	4b17      	ldr	r3, [pc, #92]	; (8000b50 <HAL_InitTick+0x6c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d023      	beq.n	8000b40 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <HAL_InitTick+0x70>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	4b14      	ldr	r3, [pc, #80]	; (8000b50 <HAL_InitTick+0x6c>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	4619      	mov	r1, r3
 8000b02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 f941 	bl	8000d96 <HAL_SYSTICK_Config>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d10f      	bne.n	8000b3a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b0f      	cmp	r3, #15
 8000b1e:	d809      	bhi.n	8000b34 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b20:	2200      	movs	r2, #0
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	f000 f919 	bl	8000d5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <HAL_InitTick+0x74>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	e007      	b.n	8000b44 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	73fb      	strb	r3, [r7, #15]
 8000b38:	e004      	b.n	8000b44 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	73fb      	strb	r3, [r7, #15]
 8000b3e:	e001      	b.n	8000b44 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3710      	adds	r7, #16
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000008 	.word	0x20000008
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000004 	.word	0x20000004

08000b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <HAL_IncTick+0x20>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	461a      	mov	r2, r3
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_IncTick+0x24>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	4a04      	ldr	r2, [pc, #16]	; (8000b80 <HAL_IncTick+0x24>)
 8000b6e:	6013      	str	r3, [r2, #0]
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	20000008 	.word	0x20000008
 8000b80:	20000190 	.word	0x20000190

08000b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return uwTick;
 8000b88:	4b03      	ldr	r3, [pc, #12]	; (8000b98 <HAL_GetTick+0x14>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	20000190 	.word	0x20000190

08000b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ba4:	f7ff ffee 	bl	8000b84 <HAL_GetTick>
 8000ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bb4:	d005      	beq.n	8000bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <HAL_Delay+0x44>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bc2:	bf00      	nop
 8000bc4:	f7ff ffde 	bl	8000b84 <HAL_GetTick>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d8f7      	bhi.n	8000bc4 <HAL_Delay+0x28>
  {
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	bf00      	nop
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000008 	.word	0x20000008

08000be4 <__NVIC_SetPriorityGrouping>:
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_SetPriority>:
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	db0a      	blt.n	8000c72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	490c      	ldr	r1, [pc, #48]	; (8000c94 <__NVIC_SetPriority+0x4c>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	440b      	add	r3, r1
 8000c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c70:	e00a      	b.n	8000c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4908      	ldr	r1, [pc, #32]	; (8000c98 <__NVIC_SetPriority+0x50>)
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	f003 030f 	and.w	r3, r3, #15
 8000c7e:	3b04      	subs	r3, #4
 8000c80:	0112      	lsls	r2, r2, #4
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	440b      	add	r3, r1
 8000c86:	761a      	strb	r2, [r3, #24]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	e000e100 	.word	0xe000e100
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <NVIC_EncodePriority>:
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b089      	sub	sp, #36	; 0x24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	f1c3 0307 	rsb	r3, r3, #7
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	bf28      	it	cs
 8000cba:	2304      	movcs	r3, #4
 8000cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	2b06      	cmp	r3, #6
 8000cc4:	d902      	bls.n	8000ccc <NVIC_EncodePriority+0x30>
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3b03      	subs	r3, #3
 8000cca:	e000      	b.n	8000cce <NVIC_EncodePriority+0x32>
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	43da      	mvns	r2, r3
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	401a      	ands	r2, r3
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	43d9      	mvns	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf4:	4313      	orrs	r3, r2
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3724      	adds	r7, #36	; 0x24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
	...

08000d04 <SysTick_Config>:
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d14:	d301      	bcc.n	8000d1a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00f      	b.n	8000d3a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <SysTick_Config+0x40>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3b01      	subs	r3, #1
 8000d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d22:	210f      	movs	r1, #15
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f7ff ff8e 	bl	8000c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <SysTick_Config+0x40>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d32:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <SysTick_Config+0x40>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	e000e010 	.word	0xe000e010

08000d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff47 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
 8000d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d70:	f7ff ff5c 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000d74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	6978      	ldr	r0, [r7, #20]
 8000d7c:	f7ff ff8e 	bl	8000c9c <NVIC_EncodePriority>
 8000d80:	4602      	mov	r2, r0
 8000d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d86:	4611      	mov	r1, r2
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff5d 	bl	8000c48 <__NVIC_SetPriority>
}
 8000d8e:	bf00      	nop
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffb0 	bl	8000d04 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbe:	e17f      	b.n	80010c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 8171 	beq.w	80010ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 0303 	and.w	r3, r3, #3
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d005      	beq.n	8000df0 <HAL_GPIO_Init+0x40>
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d130      	bne.n	8000e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e26:	2201      	movs	r2, #1
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	091b      	lsrs	r3, r3, #4
 8000e3c:	f003 0201 	and.w	r2, r3, #1
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d118      	bne.n	8000e90 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e64:	2201      	movs	r2, #1
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	08db      	lsrs	r3, r3, #3
 8000e7a:	f003 0201 	and.w	r2, r3, #1
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 0303 	and.w	r3, r3, #3
 8000e98:	2b03      	cmp	r3, #3
 8000e9a:	d017      	beq.n	8000ecc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d123      	bne.n	8000f20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	08da      	lsrs	r2, r3, #3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3208      	adds	r2, #8
 8000ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	f003 0307 	and.w	r3, r3, #7
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	220f      	movs	r2, #15
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	691a      	ldr	r2, [r3, #16]
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	08da      	lsrs	r2, r3, #3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3208      	adds	r2, #8
 8000f1a:	6939      	ldr	r1, [r7, #16]
 8000f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0203 	and.w	r2, r3, #3
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 80ac 	beq.w	80010ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f62:	4b5f      	ldr	r3, [pc, #380]	; (80010e0 <HAL_GPIO_Init+0x330>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f66:	4a5e      	ldr	r2, [pc, #376]	; (80010e0 <HAL_GPIO_Init+0x330>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f6e:	4b5c      	ldr	r3, [pc, #368]	; (80010e0 <HAL_GPIO_Init+0x330>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f7a:	4a5a      	ldr	r2, [pc, #360]	; (80010e4 <HAL_GPIO_Init+0x334>)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	089b      	lsrs	r3, r3, #2
 8000f80:	3302      	adds	r3, #2
 8000f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	220f      	movs	r2, #15
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fa4:	d025      	beq.n	8000ff2 <HAL_GPIO_Init+0x242>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4f      	ldr	r2, [pc, #316]	; (80010e8 <HAL_GPIO_Init+0x338>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d01f      	beq.n	8000fee <HAL_GPIO_Init+0x23e>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4e      	ldr	r2, [pc, #312]	; (80010ec <HAL_GPIO_Init+0x33c>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d019      	beq.n	8000fea <HAL_GPIO_Init+0x23a>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4d      	ldr	r2, [pc, #308]	; (80010f0 <HAL_GPIO_Init+0x340>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0x236>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4c      	ldr	r2, [pc, #304]	; (80010f4 <HAL_GPIO_Init+0x344>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d00d      	beq.n	8000fe2 <HAL_GPIO_Init+0x232>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4b      	ldr	r2, [pc, #300]	; (80010f8 <HAL_GPIO_Init+0x348>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d007      	beq.n	8000fde <HAL_GPIO_Init+0x22e>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4a      	ldr	r2, [pc, #296]	; (80010fc <HAL_GPIO_Init+0x34c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d101      	bne.n	8000fda <HAL_GPIO_Init+0x22a>
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	e00c      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fda:	2307      	movs	r3, #7
 8000fdc:	e00a      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fde:	2305      	movs	r3, #5
 8000fe0:	e008      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	e006      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e004      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fea:	2302      	movs	r3, #2
 8000fec:	e002      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e000      	b.n	8000ff4 <HAL_GPIO_Init+0x244>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	f002 0203 	and.w	r2, r2, #3
 8000ffa:	0092      	lsls	r2, r2, #2
 8000ffc:	4093      	lsls	r3, r2
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001004:	4937      	ldr	r1, [pc, #220]	; (80010e4 <HAL_GPIO_Init+0x334>)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	089b      	lsrs	r3, r3, #2
 800100a:	3302      	adds	r3, #2
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001012:	4b3b      	ldr	r3, [pc, #236]	; (8001100 <HAL_GPIO_Init+0x350>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	43db      	mvns	r3, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4313      	orrs	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001036:	4a32      	ldr	r2, [pc, #200]	; (8001100 <HAL_GPIO_Init+0x350>)
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800103c:	4b30      	ldr	r3, [pc, #192]	; (8001100 <HAL_GPIO_Init+0x350>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	43db      	mvns	r3, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4313      	orrs	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001060:	4a27      	ldr	r2, [pc, #156]	; (8001100 <HAL_GPIO_Init+0x350>)
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001066:	4b26      	ldr	r3, [pc, #152]	; (8001100 <HAL_GPIO_Init+0x350>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	43db      	mvns	r3, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800108a:	4a1d      	ldr	r2, [pc, #116]	; (8001100 <HAL_GPIO_Init+0x350>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <HAL_GPIO_Init+0x350>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	43db      	mvns	r3, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010b4:	4a12      	ldr	r2, [pc, #72]	; (8001100 <HAL_GPIO_Init+0x350>)
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	3301      	adds	r3, #1
 80010be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa22 f303 	lsr.w	r3, r2, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f47f ae78 	bne.w	8000dc0 <HAL_GPIO_Init+0x10>
  }
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	371c      	adds	r7, #28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40010000 	.word	0x40010000
 80010e8:	48000400 	.word	0x48000400
 80010ec:	48000800 	.word	0x48000800
 80010f0:	48000c00 	.word	0x48000c00
 80010f4:	48001000 	.word	0x48001000
 80010f8:	48001400 	.word	0x48001400
 80010fc:	48001800 	.word	0x48001800
 8001100:	40010400 	.word	0x40010400

08001104 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001108:	4b04      	ldr	r3, [pc, #16]	; (800111c <HAL_PWREx_GetVoltageRange+0x18>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40007000 	.word	0x40007000

08001120 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800112e:	d130      	bne.n	8001192 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001130:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800113c:	d038      	beq.n	80011b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001146:	4a1e      	ldr	r2, [pc, #120]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001148:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800114c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800114e:	4b1d      	ldr	r3, [pc, #116]	; (80011c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2232      	movs	r2, #50	; 0x32
 8001154:	fb02 f303 	mul.w	r3, r2, r3
 8001158:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800115a:	fba2 2303 	umull	r2, r3, r2, r3
 800115e:	0c9b      	lsrs	r3, r3, #18
 8001160:	3301      	adds	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001164:	e002      	b.n	800116c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	3b01      	subs	r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800116c:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001178:	d102      	bne.n	8001180 <HAL_PWREx_ControlVoltageScaling+0x60>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1f2      	bne.n	8001166 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800118c:	d110      	bne.n	80011b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e00f      	b.n	80011b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800119a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800119e:	d007      	beq.n	80011b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011a8:	4a05      	ldr	r2, [pc, #20]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40007000 	.word	0x40007000
 80011c4:	20000000 	.word	0x20000000
 80011c8:	431bde83 	.word	0x431bde83

080011cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e3ca      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011de:	4b97      	ldr	r3, [pc, #604]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f003 030c 	and.w	r3, r3, #12
 80011e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e8:	4b94      	ldr	r3, [pc, #592]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0303 	and.w	r3, r3, #3
 80011f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0310 	and.w	r3, r3, #16
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 80e4 	beq.w	80013c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d007      	beq.n	8001216 <HAL_RCC_OscConfig+0x4a>
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	2b0c      	cmp	r3, #12
 800120a:	f040 808b 	bne.w	8001324 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	2b01      	cmp	r3, #1
 8001212:	f040 8087 	bne.w	8001324 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001216:	4b89      	ldr	r3, [pc, #548]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d005      	beq.n	800122e <HAL_RCC_OscConfig+0x62>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e3a2      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a1a      	ldr	r2, [r3, #32]
 8001232:	4b82      	ldr	r3, [pc, #520]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	2b00      	cmp	r3, #0
 800123c:	d004      	beq.n	8001248 <HAL_RCC_OscConfig+0x7c>
 800123e:	4b7f      	ldr	r3, [pc, #508]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001246:	e005      	b.n	8001254 <HAL_RCC_OscConfig+0x88>
 8001248:	4b7c      	ldr	r3, [pc, #496]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800124a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800124e:	091b      	lsrs	r3, r3, #4
 8001250:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001254:	4293      	cmp	r3, r2
 8001256:	d223      	bcs.n	80012a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	4618      	mov	r0, r3
 800125e:	f000 fd55 	bl	8001d0c <RCC_SetFlashLatencyFromMSIRange>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e383      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800126c:	4b73      	ldr	r3, [pc, #460]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a72      	ldr	r2, [pc, #456]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001272:	f043 0308 	orr.w	r3, r3, #8
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b70      	ldr	r3, [pc, #448]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	496d      	ldr	r1, [pc, #436]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001286:	4313      	orrs	r3, r2
 8001288:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800128a:	4b6c      	ldr	r3, [pc, #432]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	4968      	ldr	r1, [pc, #416]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800129a:	4313      	orrs	r3, r2
 800129c:	604b      	str	r3, [r1, #4]
 800129e:	e025      	b.n	80012ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012a0:	4b66      	ldr	r3, [pc, #408]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a65      	ldr	r2, [pc, #404]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012a6:	f043 0308 	orr.w	r3, r3, #8
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	4b63      	ldr	r3, [pc, #396]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4960      	ldr	r1, [pc, #384]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012be:	4b5f      	ldr	r3, [pc, #380]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	495b      	ldr	r1, [pc, #364]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d109      	bne.n	80012ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fd15 	bl	8001d0c <RCC_SetFlashLatencyFromMSIRange>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e343      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012ec:	f000 fc4a 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 80012f0:	4602      	mov	r2, r0
 80012f2:	4b52      	ldr	r3, [pc, #328]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	091b      	lsrs	r3, r3, #4
 80012f8:	f003 030f 	and.w	r3, r3, #15
 80012fc:	4950      	ldr	r1, [pc, #320]	; (8001440 <HAL_RCC_OscConfig+0x274>)
 80012fe:	5ccb      	ldrb	r3, [r1, r3]
 8001300:	f003 031f 	and.w	r3, r3, #31
 8001304:	fa22 f303 	lsr.w	r3, r2, r3
 8001308:	4a4e      	ldr	r2, [pc, #312]	; (8001444 <HAL_RCC_OscConfig+0x278>)
 800130a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800130c:	4b4e      	ldr	r3, [pc, #312]	; (8001448 <HAL_RCC_OscConfig+0x27c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fbe7 	bl	8000ae4 <HAL_InitTick>
 8001316:	4603      	mov	r3, r0
 8001318:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d052      	beq.n	80013c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	e327      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d032      	beq.n	8001392 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800132c:	4b43      	ldr	r3, [pc, #268]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a42      	ldr	r2, [pc, #264]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001338:	f7ff fc24 	bl	8000b84 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001340:	f7ff fc20 	bl	8000b84 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e310      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001352:	4b3a      	ldr	r3, [pc, #232]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800135e:	4b37      	ldr	r3, [pc, #220]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a36      	ldr	r2, [pc, #216]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001364:	f043 0308 	orr.w	r3, r3, #8
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	4b34      	ldr	r3, [pc, #208]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a1b      	ldr	r3, [r3, #32]
 8001376:	4931      	ldr	r1, [pc, #196]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001378:	4313      	orrs	r3, r2
 800137a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800137c:	4b2f      	ldr	r3, [pc, #188]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	69db      	ldr	r3, [r3, #28]
 8001388:	021b      	lsls	r3, r3, #8
 800138a:	492c      	ldr	r1, [pc, #176]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800138c:	4313      	orrs	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
 8001390:	e01a      	b.n	80013c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001392:	4b2a      	ldr	r3, [pc, #168]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a29      	ldr	r2, [pc, #164]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800139e:	f7ff fbf1 	bl	8000b84 <HAL_GetTick>
 80013a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013a6:	f7ff fbed 	bl	8000b84 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e2dd      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013b8:	4b20      	ldr	r3, [pc, #128]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f0      	bne.n	80013a6 <HAL_RCC_OscConfig+0x1da>
 80013c4:	e000      	b.n	80013c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d074      	beq.n	80014be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d005      	beq.n	80013e6 <HAL_RCC_OscConfig+0x21a>
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	2b0c      	cmp	r3, #12
 80013de:	d10e      	bne.n	80013fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d10b      	bne.n	80013fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e6:	4b15      	ldr	r3, [pc, #84]	; (800143c <HAL_RCC_OscConfig+0x270>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d064      	beq.n	80014bc <HAL_RCC_OscConfig+0x2f0>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d160      	bne.n	80014bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e2ba      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001406:	d106      	bne.n	8001416 <HAL_RCC_OscConfig+0x24a>
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a0b      	ldr	r2, [pc, #44]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800140e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001412:	6013      	str	r3, [r2, #0]
 8001414:	e026      	b.n	8001464 <HAL_RCC_OscConfig+0x298>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800141e:	d115      	bne.n	800144c <HAL_RCC_OscConfig+0x280>
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a05      	ldr	r2, [pc, #20]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001426:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <HAL_RCC_OscConfig+0x270>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a02      	ldr	r2, [pc, #8]	; (800143c <HAL_RCC_OscConfig+0x270>)
 8001432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001436:	6013      	str	r3, [r2, #0]
 8001438:	e014      	b.n	8001464 <HAL_RCC_OscConfig+0x298>
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000
 8001440:	0800429c 	.word	0x0800429c
 8001444:	20000000 	.word	0x20000000
 8001448:	20000004 	.word	0x20000004
 800144c:	4ba0      	ldr	r3, [pc, #640]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a9f      	ldr	r2, [pc, #636]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	4b9d      	ldr	r3, [pc, #628]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a9c      	ldr	r2, [pc, #624]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800145e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d013      	beq.n	8001494 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146c:	f7ff fb8a 	bl	8000b84 <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001474:	f7ff fb86 	bl	8000b84 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b64      	cmp	r3, #100	; 0x64
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e276      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001486:	4b92      	ldr	r3, [pc, #584]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0x2a8>
 8001492:	e014      	b.n	80014be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001494:	f7ff fb76 	bl	8000b84 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff fb72 	bl	8000b84 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	; 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e262      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ae:	4b88      	ldr	r3, [pc, #544]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x2d0>
 80014ba:	e000      	b.n	80014be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d060      	beq.n	800158c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	2b04      	cmp	r3, #4
 80014ce:	d005      	beq.n	80014dc <HAL_RCC_OscConfig+0x310>
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	2b0c      	cmp	r3, #12
 80014d4:	d119      	bne.n	800150a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d116      	bne.n	800150a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014dc:	4b7c      	ldr	r3, [pc, #496]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d005      	beq.n	80014f4 <HAL_RCC_OscConfig+0x328>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e23f      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f4:	4b76      	ldr	r3, [pc, #472]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	061b      	lsls	r3, r3, #24
 8001502:	4973      	ldr	r1, [pc, #460]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001504:	4313      	orrs	r3, r2
 8001506:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001508:	e040      	b.n	800158c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d023      	beq.n	800155a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001512:	4b6f      	ldr	r3, [pc, #444]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6e      	ldr	r2, [pc, #440]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800151c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800151e:	f7ff fb31 	bl	8000b84 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001526:	f7ff fb2d 	bl	8000b84 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e21d      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001538:	4b65      	ldr	r3, [pc, #404]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0f0      	beq.n	8001526 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b62      	ldr	r3, [pc, #392]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	061b      	lsls	r3, r3, #24
 8001552:	495f      	ldr	r1, [pc, #380]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
 8001558:	e018      	b.n	800158c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155a:	4b5d      	ldr	r3, [pc, #372]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a5c      	ldr	r2, [pc, #368]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001560:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001564:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001566:	f7ff fb0d 	bl	8000b84 <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800156e:	f7ff fb09 	bl	8000b84 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e1f9      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001580:	4b53      	ldr	r3, [pc, #332]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1f0      	bne.n	800156e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0308 	and.w	r3, r3, #8
 8001594:	2b00      	cmp	r3, #0
 8001596:	d03c      	beq.n	8001612 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d01c      	beq.n	80015da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a0:	4b4b      	ldr	r3, [pc, #300]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80015a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015a6:	4a4a      	ldr	r2, [pc, #296]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b0:	f7ff fae8 	bl	8000b84 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b8:	f7ff fae4 	bl	8000b84 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e1d4      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ca:	4b41      	ldr	r3, [pc, #260]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80015cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0ef      	beq.n	80015b8 <HAL_RCC_OscConfig+0x3ec>
 80015d8:	e01b      	b.n	8001612 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015da:	4b3d      	ldr	r3, [pc, #244]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80015dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015e0:	4a3b      	ldr	r2, [pc, #236]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80015e2:	f023 0301 	bic.w	r3, r3, #1
 80015e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ea:	f7ff facb 	bl	8000b84 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015f2:	f7ff fac7 	bl	8000b84 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e1b7      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001604:	4b32      	ldr	r3, [pc, #200]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001606:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1ef      	bne.n	80015f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 80a6 	beq.w	800176c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001620:	2300      	movs	r3, #0
 8001622:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001624:	4b2a      	ldr	r3, [pc, #168]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10d      	bne.n	800164c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001630:	4b27      	ldr	r3, [pc, #156]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001634:	4a26      	ldr	r2, [pc, #152]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001636:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800163a:	6593      	str	r3, [r2, #88]	; 0x58
 800163c:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800163e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001640:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001648:	2301      	movs	r3, #1
 800164a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800164c:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <HAL_RCC_OscConfig+0x508>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001654:	2b00      	cmp	r3, #0
 8001656:	d118      	bne.n	800168a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <HAL_RCC_OscConfig+0x508>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a1d      	ldr	r2, [pc, #116]	; (80016d4 <HAL_RCC_OscConfig+0x508>)
 800165e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001662:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001664:	f7ff fa8e 	bl	8000b84 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166c:	f7ff fa8a 	bl	8000b84 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e17a      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <HAL_RCC_OscConfig+0x508>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d108      	bne.n	80016a4 <HAL_RCC_OscConfig+0x4d8>
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 8001694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001698:	4a0d      	ldr	r2, [pc, #52]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016a2:	e029      	b.n	80016f8 <HAL_RCC_OscConfig+0x52c>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b05      	cmp	r3, #5
 80016aa:	d115      	bne.n	80016d8 <HAL_RCC_OscConfig+0x50c>
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80016ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b2:	4a07      	ldr	r2, [pc, #28]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80016b4:	f043 0304 	orr.w	r3, r3, #4
 80016b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80016be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016c2:	4a03      	ldr	r2, [pc, #12]	; (80016d0 <HAL_RCC_OscConfig+0x504>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016cc:	e014      	b.n	80016f8 <HAL_RCC_OscConfig+0x52c>
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40007000 	.word	0x40007000
 80016d8:	4b9c      	ldr	r3, [pc, #624]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80016da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016de:	4a9b      	ldr	r2, [pc, #620]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80016e0:	f023 0301 	bic.w	r3, r3, #1
 80016e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016e8:	4b98      	ldr	r3, [pc, #608]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80016ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ee:	4a97      	ldr	r2, [pc, #604]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80016f0:	f023 0304 	bic.w	r3, r3, #4
 80016f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d016      	beq.n	800172e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001700:	f7ff fa40 	bl	8000b84 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001706:	e00a      	b.n	800171e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001708:	f7ff fa3c 	bl	8000b84 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	f241 3288 	movw	r2, #5000	; 0x1388
 8001716:	4293      	cmp	r3, r2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e12a      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800171e:	4b8b      	ldr	r3, [pc, #556]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0ed      	beq.n	8001708 <HAL_RCC_OscConfig+0x53c>
 800172c:	e015      	b.n	800175a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800172e:	f7ff fa29 	bl	8000b84 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff fa25 	bl	8000b84 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e113      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800174c:	4b7f      	ldr	r3, [pc, #508]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800174e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1ed      	bne.n	8001736 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800175a:	7ffb      	ldrb	r3, [r7, #31]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d105      	bne.n	800176c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001760:	4b7a      	ldr	r3, [pc, #488]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001764:	4a79      	ldr	r2, [pc, #484]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800176a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 80fe 	beq.w	8001972 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177a:	2b02      	cmp	r3, #2
 800177c:	f040 80d0 	bne.w	8001920 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001780:	4b72      	ldr	r3, [pc, #456]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f003 0203 	and.w	r2, r3, #3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001790:	429a      	cmp	r2, r3
 8001792:	d130      	bne.n	80017f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	3b01      	subs	r3, #1
 80017a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d127      	bne.n	80017f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d11f      	bne.n	80017f6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017c0:	2a07      	cmp	r2, #7
 80017c2:	bf14      	ite	ne
 80017c4:	2201      	movne	r2, #1
 80017c6:	2200      	moveq	r2, #0
 80017c8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d113      	bne.n	80017f6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d8:	085b      	lsrs	r3, r3, #1
 80017da:	3b01      	subs	r3, #1
 80017dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017de:	429a      	cmp	r2, r3
 80017e0:	d109      	bne.n	80017f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	085b      	lsrs	r3, r3, #1
 80017ee:	3b01      	subs	r3, #1
 80017f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d06e      	beq.n	80018d4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	2b0c      	cmp	r3, #12
 80017fa:	d069      	beq.n	80018d0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017fc:	4b53      	ldr	r3, [pc, #332]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d105      	bne.n	8001814 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001808:	4b50      	ldr	r3, [pc, #320]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0ad      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001818:	4b4c      	ldr	r3, [pc, #304]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a4b      	ldr	r2, [pc, #300]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800181e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001822:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001824:	f7ff f9ae 	bl	8000b84 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800182c:	f7ff f9aa 	bl	8000b84 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e09a      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800183e:	4b43      	ldr	r3, [pc, #268]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800184a:	4b40      	ldr	r3, [pc, #256]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	4b40      	ldr	r3, [pc, #256]	; (8001950 <HAL_RCC_OscConfig+0x784>)
 8001850:	4013      	ands	r3, r2
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800185a:	3a01      	subs	r2, #1
 800185c:	0112      	lsls	r2, r2, #4
 800185e:	4311      	orrs	r1, r2
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001864:	0212      	lsls	r2, r2, #8
 8001866:	4311      	orrs	r1, r2
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800186c:	0852      	lsrs	r2, r2, #1
 800186e:	3a01      	subs	r2, #1
 8001870:	0552      	lsls	r2, r2, #21
 8001872:	4311      	orrs	r1, r2
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001878:	0852      	lsrs	r2, r2, #1
 800187a:	3a01      	subs	r2, #1
 800187c:	0652      	lsls	r2, r2, #25
 800187e:	4311      	orrs	r1, r2
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001884:	0912      	lsrs	r2, r2, #4
 8001886:	0452      	lsls	r2, r2, #17
 8001888:	430a      	orrs	r2, r1
 800188a:	4930      	ldr	r1, [pc, #192]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800188c:	4313      	orrs	r3, r2
 800188e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001890:	4b2e      	ldr	r3, [pc, #184]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a2d      	ldr	r2, [pc, #180]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001896:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800189a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800189c:	4b2b      	ldr	r3, [pc, #172]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4a2a      	ldr	r2, [pc, #168]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018a8:	f7ff f96c 	bl	8000b84 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b0:	f7ff f968 	bl	8000b84 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e058      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018c2:	4b22      	ldr	r3, [pc, #136]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ce:	e050      	b.n	8001972 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e04f      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d4:	4b1d      	ldr	r3, [pc, #116]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d148      	bne.n	8001972 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018e0:	4b1a      	ldr	r3, [pc, #104]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018ec:	4b17      	ldr	r3, [pc, #92]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	4a16      	ldr	r2, [pc, #88]	; (800194c <HAL_RCC_OscConfig+0x780>)
 80018f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018f8:	f7ff f944 	bl	8000b84 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001900:	f7ff f940 	bl	8000b84 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e030      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001912:	4b0e      	ldr	r3, [pc, #56]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f0      	beq.n	8001900 <HAL_RCC_OscConfig+0x734>
 800191e:	e028      	b.n	8001972 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	2b0c      	cmp	r3, #12
 8001924:	d023      	beq.n	800196e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <HAL_RCC_OscConfig+0x780>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a08      	ldr	r2, [pc, #32]	; (800194c <HAL_RCC_OscConfig+0x780>)
 800192c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001932:	f7ff f927 	bl	8000b84 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001938:	e00c      	b.n	8001954 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800193a:	f7ff f923 	bl	8000b84 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d905      	bls.n	8001954 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e013      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
 800194c:	40021000 	.word	0x40021000
 8001950:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001954:	4b09      	ldr	r3, [pc, #36]	; (800197c <HAL_RCC_OscConfig+0x7b0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1ec      	bne.n	800193a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <HAL_RCC_OscConfig+0x7b0>)
 8001962:	68da      	ldr	r2, [r3, #12]
 8001964:	4905      	ldr	r1, [pc, #20]	; (800197c <HAL_RCC_OscConfig+0x7b0>)
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_RCC_OscConfig+0x7b4>)
 8001968:	4013      	ands	r3, r2
 800196a:	60cb      	str	r3, [r1, #12]
 800196c:	e001      	b.n	8001972 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3720      	adds	r7, #32
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000
 8001980:	feeefffc 	.word	0xfeeefffc

08001984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e0e7      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001998:	4b75      	ldr	r3, [pc, #468]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	683a      	ldr	r2, [r7, #0]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d910      	bls.n	80019c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a6:	4b72      	ldr	r3, [pc, #456]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f023 0207 	bic.w	r2, r3, #7
 80019ae:	4970      	ldr	r1, [pc, #448]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019b6:	4b6e      	ldr	r3, [pc, #440]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d001      	beq.n	80019c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e0cf      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d010      	beq.n	80019f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	4b66      	ldr	r3, [pc, #408]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d908      	bls.n	80019f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019e4:	4b63      	ldr	r3, [pc, #396]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4960      	ldr	r1, [pc, #384]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d04c      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d107      	bne.n	8001a1a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a0a:	4b5a      	ldr	r3, [pc, #360]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d121      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e0a6      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d107      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a22:	4b54      	ldr	r3, [pc, #336]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d115      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e09a      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d107      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a3a:	4b4e      	ldr	r3, [pc, #312]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e08e      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a4a:	4b4a      	ldr	r3, [pc, #296]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e086      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a5a:	4b46      	ldr	r3, [pc, #280]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f023 0203 	bic.w	r2, r3, #3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4943      	ldr	r1, [pc, #268]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a6c:	f7ff f88a 	bl	8000b84 <HAL_GetTick>
 8001a70:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a74:	f7ff f886 	bl	8000b84 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e06e      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8a:	4b3a      	ldr	r3, [pc, #232]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 020c 	and.w	r2, r3, #12
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d1eb      	bne.n	8001a74 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d010      	beq.n	8001aca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	4b31      	ldr	r3, [pc, #196]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d208      	bcs.n	8001aca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	492b      	ldr	r1, [pc, #172]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aca:	4b29      	ldr	r3, [pc, #164]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d210      	bcs.n	8001afa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad8:	4b25      	ldr	r3, [pc, #148]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f023 0207 	bic.w	r2, r3, #7
 8001ae0:	4923      	ldr	r1, [pc, #140]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <HAL_RCC_ClockConfig+0x1ec>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d001      	beq.n	8001afa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e036      	b.n	8001b68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d008      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b06:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	4918      	ldr	r1, [pc, #96]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001b14:	4313      	orrs	r3, r2
 8001b16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0308 	and.w	r3, r3, #8
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d009      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b24:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	4910      	ldr	r1, [pc, #64]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b38:	f000 f824 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	; (8001b74 <HAL_RCC_ClockConfig+0x1f0>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	091b      	lsrs	r3, r3, #4
 8001b44:	f003 030f 	and.w	r3, r3, #15
 8001b48:	490b      	ldr	r1, [pc, #44]	; (8001b78 <HAL_RCC_ClockConfig+0x1f4>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
 8001b54:	4a09      	ldr	r2, [pc, #36]	; (8001b7c <HAL_RCC_ClockConfig+0x1f8>)
 8001b56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b58:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <HAL_RCC_ClockConfig+0x1fc>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe ffc1 	bl	8000ae4 <HAL_InitTick>
 8001b62:	4603      	mov	r3, r0
 8001b64:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b66:	7afb      	ldrb	r3, [r7, #11]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40022000 	.word	0x40022000
 8001b74:	40021000 	.word	0x40021000
 8001b78:	0800429c 	.word	0x0800429c
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	20000004 	.word	0x20000004

08001b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b089      	sub	sp, #36	; 0x24
 8001b88:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b92:	4b3e      	ldr	r3, [pc, #248]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b9c:	4b3b      	ldr	r3, [pc, #236]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d005      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x34>
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	2b0c      	cmp	r3, #12
 8001bb0:	d121      	bne.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d11e      	bne.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bb8:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d107      	bne.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bc4:	4b31      	ldr	r3, [pc, #196]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bca:	0a1b      	lsrs	r3, r3, #8
 8001bcc:	f003 030f 	and.w	r3, r3, #15
 8001bd0:	61fb      	str	r3, [r7, #28]
 8001bd2:	e005      	b.n	8001be0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bd4:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	091b      	lsrs	r3, r3, #4
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001be0:	4a2b      	ldr	r2, [pc, #172]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10d      	bne.n	8001c0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	d102      	bne.n	8001c02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bfc:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bfe:	61bb      	str	r3, [r7, #24]
 8001c00:	e004      	b.n	8001c0c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d101      	bne.n	8001c0c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c08:	4b23      	ldr	r3, [pc, #140]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b0c      	cmp	r3, #12
 8001c10:	d134      	bne.n	8001c7c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c12:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d003      	beq.n	8001c2a <HAL_RCC_GetSysClockFreq+0xa6>
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	2b03      	cmp	r3, #3
 8001c26:	d003      	beq.n	8001c30 <HAL_RCC_GetSysClockFreq+0xac>
 8001c28:	e005      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c2c:	617b      	str	r3, [r7, #20]
      break;
 8001c2e:	e005      	b.n	8001c3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c32:	617b      	str	r3, [r7, #20]
      break;
 8001c34:	e002      	b.n	8001c3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	617b      	str	r3, [r7, #20]
      break;
 8001c3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	3301      	adds	r3, #1
 8001c48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c4a:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	fb03 f202 	mul.w	r2, r3, r2
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	0e5b      	lsrs	r3, r3, #25
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c7c:	69bb      	ldr	r3, [r7, #24]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3724      	adds	r7, #36	; 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	080042b4 	.word	0x080042b4
 8001c94:	00f42400 	.word	0x00f42400
 8001c98:	007a1200 	.word	0x007a1200

08001c9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cb8:	f7ff fff0 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4904      	ldr	r1, [pc, #16]	; (8001cdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	f003 031f 	and.w	r3, r3, #31
 8001cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	080042ac 	.word	0x080042ac

08001ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ce4:	f7ff ffda 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	0adb      	lsrs	r3, r3, #11
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	4904      	ldr	r1, [pc, #16]	; (8001d08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cf6:	5ccb      	ldrb	r3, [r1, r3]
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40021000 	.word	0x40021000
 8001d08:	080042ac 	.word	0x080042ac

08001d0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d14:	2300      	movs	r3, #0
 8001d16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d18:	4b2a      	ldr	r3, [pc, #168]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d24:	f7ff f9ee 	bl	8001104 <HAL_PWREx_GetVoltageRange>
 8001d28:	6178      	str	r0, [r7, #20]
 8001d2a:	e014      	b.n	8001d56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d30:	4a24      	ldr	r2, [pc, #144]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d36:	6593      	str	r3, [r2, #88]	; 0x58
 8001d38:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d44:	f7ff f9de 	bl	8001104 <HAL_PWREx_GetVoltageRange>
 8001d48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4e:	4a1d      	ldr	r2, [pc, #116]	; (8001dc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d54:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d5c:	d10b      	bne.n	8001d76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b80      	cmp	r3, #128	; 0x80
 8001d62:	d919      	bls.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2ba0      	cmp	r3, #160	; 0xa0
 8001d68:	d902      	bls.n	8001d70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	e013      	b.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d70:	2301      	movs	r3, #1
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	e010      	b.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b80      	cmp	r3, #128	; 0x80
 8001d7a:	d902      	bls.n	8001d82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	e00a      	b.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b80      	cmp	r3, #128	; 0x80
 8001d86:	d102      	bne.n	8001d8e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d88:	2302      	movs	r3, #2
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	e004      	b.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b70      	cmp	r3, #112	; 0x70
 8001d92:	d101      	bne.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d94:	2301      	movs	r3, #1
 8001d96:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d98:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f023 0207 	bic.w	r2, r3, #7
 8001da0:	4909      	ldr	r1, [pc, #36]	; (8001dc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001da8:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d001      	beq.n	8001dba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40022000 	.word	0x40022000

08001dcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001dd8:	2300      	movs	r3, #0
 8001dda:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d041      	beq.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001dec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001df0:	d02a      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001df2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001df6:	d824      	bhi.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001df8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dfc:	d008      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001dfe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e02:	d81e      	bhi.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d00a      	beq.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e0c:	d010      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e0e:	e018      	b.n	8001e42 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e10:	4b86      	ldr	r3, [pc, #536]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	4a85      	ldr	r2, [pc, #532]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e1a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e1c:	e015      	b.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 fabb 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e2e:	e00c      	b.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3320      	adds	r3, #32
 8001e34:	2100      	movs	r1, #0
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 fba6 	bl	8002588 <RCCEx_PLLSAI2_Config>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e40:	e003      	b.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	74fb      	strb	r3, [r7, #19]
      break;
 8001e46:	e000      	b.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e4a:	7cfb      	ldrb	r3, [r7, #19]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10b      	bne.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e50:	4b76      	ldr	r3, [pc, #472]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e5e:	4973      	ldr	r1, [pc, #460]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e66:	e001      	b.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e68:	7cfb      	ldrb	r3, [r7, #19]
 8001e6a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d041      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e7c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e80:	d02a      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001e82:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e86:	d824      	bhi.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001e88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e8c:	d008      	beq.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001e8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e92:	d81e      	bhi.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00a      	beq.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e9c:	d010      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e9e:	e018      	b.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ea0:	4b62      	ldr	r3, [pc, #392]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	4a61      	ldr	r2, [pc, #388]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ea6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eaa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001eac:	e015      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fa73 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ebe:	e00c      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3320      	adds	r3, #32
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 fb5e 	bl	8002588 <RCCEx_PLLSAI2_Config>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ed0:	e003      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	74fb      	strb	r3, [r7, #19]
      break;
 8001ed6:	e000      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001ed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001eda:	7cfb      	ldrb	r3, [r7, #19]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d10b      	bne.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ee0:	4b52      	ldr	r3, [pc, #328]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001eee:	494f      	ldr	r1, [pc, #316]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001ef6:	e001      	b.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ef8:	7cfb      	ldrb	r3, [r7, #19]
 8001efa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 80a0 	beq.w	800204a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f0e:	4b47      	ldr	r3, [pc, #284]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00d      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f24:	4b41      	ldr	r3, [pc, #260]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f28:	4a40      	ldr	r2, [pc, #256]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f30:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f40:	4b3b      	ldr	r3, [pc, #236]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a3a      	ldr	r2, [pc, #232]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f4c:	f7fe fe1a 	bl	8000b84 <HAL_GetTick>
 8001f50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f52:	e009      	b.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f54:	f7fe fe16 	bl	8000b84 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d902      	bls.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	74fb      	strb	r3, [r7, #19]
        break;
 8001f66:	e005      	b.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f68:	4b31      	ldr	r3, [pc, #196]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0ef      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001f74:	7cfb      	ldrb	r3, [r7, #19]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d15c      	bne.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f7a:	4b2c      	ldr	r3, [pc, #176]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d01f      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d019      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f98:	4b24      	ldr	r3, [pc, #144]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fa2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fa4:	4b21      	ldr	r3, [pc, #132]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001faa:	4a20      	ldr	r2, [pc, #128]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fb4:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fba:	4a1c      	ldr	r2, [pc, #112]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fc4:	4a19      	ldr	r2, [pc, #100]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d016      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd6:	f7fe fdd5 	bl	8000b84 <HAL_GetTick>
 8001fda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fdc:	e00b      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fde:	f7fe fdd1 	bl	8000b84 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d902      	bls.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	74fb      	strb	r3, [r7, #19]
            break;
 8001ff4:	e006      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff6:	4b0d      	ldr	r3, [pc, #52]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0ec      	beq.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002004:	7cfb      	ldrb	r3, [r7, #19]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10c      	bne.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800200c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800201a:	4904      	ldr	r1, [pc, #16]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002022:	e009      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002024:	7cfb      	ldrb	r3, [r7, #19]
 8002026:	74bb      	strb	r3, [r7, #18]
 8002028:	e006      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002034:	7cfb      	ldrb	r3, [r7, #19]
 8002036:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002038:	7c7b      	ldrb	r3, [r7, #17]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d105      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203e:	4b9e      	ldr	r3, [pc, #632]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002042:	4a9d      	ldr	r2, [pc, #628]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002044:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002048:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00a      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002056:	4b98      	ldr	r3, [pc, #608]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800205c:	f023 0203 	bic.w	r2, r3, #3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002064:	4994      	ldr	r1, [pc, #592]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002078:	4b8f      	ldr	r3, [pc, #572]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207e:	f023 020c 	bic.w	r2, r3, #12
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002086:	498c      	ldr	r1, [pc, #560]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800209a:	4b87      	ldr	r3, [pc, #540]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	4983      	ldr	r1, [pc, #524]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020bc:	4b7e      	ldr	r3, [pc, #504]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ca:	497b      	ldr	r1, [pc, #492]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0310 	and.w	r3, r3, #16
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020de:	4b76      	ldr	r3, [pc, #472]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ec:	4972      	ldr	r1, [pc, #456]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0320 	and.w	r3, r3, #32
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002100:	4b6d      	ldr	r3, [pc, #436]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002106:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	496a      	ldr	r1, [pc, #424]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002122:	4b65      	ldr	r3, [pc, #404]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002128:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002130:	4961      	ldr	r1, [pc, #388]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002144:	4b5c      	ldr	r3, [pc, #368]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002152:	4959      	ldr	r1, [pc, #356]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002166:	4b54      	ldr	r3, [pc, #336]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800216c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002174:	4950      	ldr	r1, [pc, #320]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002188:	4b4b      	ldr	r3, [pc, #300]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002196:	4948      	ldr	r1, [pc, #288]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021aa:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b8:	493f      	ldr	r1, [pc, #252]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d028      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021cc:	4b3a      	ldr	r3, [pc, #232]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021da:	4937      	ldr	r1, [pc, #220]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021ea:	d106      	bne.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021ec:	4b32      	ldr	r3, [pc, #200]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a31      	ldr	r2, [pc, #196]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021f6:	60d3      	str	r3, [r2, #12]
 80021f8:	e011      	b.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002202:	d10c      	bne.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3304      	adds	r3, #4
 8002208:	2101      	movs	r1, #1
 800220a:	4618      	mov	r0, r3
 800220c:	f000 f8c8 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 8002210:	4603      	mov	r3, r0
 8002212:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002214:	7cfb      	ldrb	r3, [r7, #19]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800221a:	7cfb      	ldrb	r3, [r7, #19]
 800221c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d028      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800222a:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002230:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002238:	491f      	ldr	r1, [pc, #124]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223a:	4313      	orrs	r3, r2
 800223c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002244:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002248:	d106      	bne.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800224a:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	4a1a      	ldr	r2, [pc, #104]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002250:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002254:	60d3      	str	r3, [r2, #12]
 8002256:	e011      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800225c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002260:	d10c      	bne.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	3304      	adds	r3, #4
 8002266:	2101      	movs	r1, #1
 8002268:	4618      	mov	r0, r3
 800226a:	f000 f899 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 800226e:	4603      	mov	r3, r0
 8002270:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002272:	7cfb      	ldrb	r3, [r7, #19]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002278:	7cfb      	ldrb	r3, [r7, #19]
 800227a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d02b      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002288:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002296:	4908      	ldr	r1, [pc, #32]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002298:	4313      	orrs	r3, r2
 800229a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022a6:	d109      	bne.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	4a02      	ldr	r2, [pc, #8]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022b2:	60d3      	str	r3, [r2, #12]
 80022b4:	e014      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3304      	adds	r3, #4
 80022ca:	2101      	movs	r1, #1
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 f867 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 80022d2:	4603      	mov	r3, r0
 80022d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022d6:	7cfb      	ldrb	r3, [r7, #19]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80022dc:	7cfb      	ldrb	r3, [r7, #19]
 80022de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d02f      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022ec:	4b2b      	ldr	r3, [pc, #172]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022fa:	4928      	ldr	r1, [pc, #160]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002306:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800230a:	d10d      	bne.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3304      	adds	r3, #4
 8002310:	2102      	movs	r1, #2
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f844 	bl	80023a0 <RCCEx_PLLSAI1_Config>
 8002318:	4603      	mov	r3, r0
 800231a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800231c:	7cfb      	ldrb	r3, [r7, #19]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d014      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002322:	7cfb      	ldrb	r3, [r7, #19]
 8002324:	74bb      	strb	r3, [r7, #18]
 8002326:	e011      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800232c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002330:	d10c      	bne.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3320      	adds	r3, #32
 8002336:	2102      	movs	r1, #2
 8002338:	4618      	mov	r0, r3
 800233a:	f000 f925 	bl	8002588 <RCCEx_PLLSAI2_Config>
 800233e:	4603      	mov	r3, r0
 8002340:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002342:	7cfb      	ldrb	r3, [r7, #19]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002348:	7cfb      	ldrb	r3, [r7, #19]
 800234a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00a      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002358:	4b10      	ldr	r3, [pc, #64]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800235a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002366:	490d      	ldr	r1, [pc, #52]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002368:	4313      	orrs	r3, r2
 800236a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00b      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800237c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002380:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800238a:	4904      	ldr	r1, [pc, #16]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800238c:	4313      	orrs	r3, r2
 800238e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002392:	7cbb      	ldrb	r3, [r7, #18]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40021000 	.word	0x40021000

080023a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023ae:	4b75      	ldr	r3, [pc, #468]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d018      	beq.n	80023ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023ba:	4b72      	ldr	r3, [pc, #456]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	f003 0203 	and.w	r2, r3, #3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d10d      	bne.n	80023e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
       ||
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d009      	beq.n	80023e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023d2:	4b6c      	ldr	r3, [pc, #432]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	091b      	lsrs	r3, r3, #4
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
       ||
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d047      	beq.n	8002476 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	73fb      	strb	r3, [r7, #15]
 80023ea:	e044      	b.n	8002476 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d018      	beq.n	8002426 <RCCEx_PLLSAI1_Config+0x86>
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d825      	bhi.n	8002444 <RCCEx_PLLSAI1_Config+0xa4>
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d002      	beq.n	8002402 <RCCEx_PLLSAI1_Config+0x62>
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d009      	beq.n	8002414 <RCCEx_PLLSAI1_Config+0x74>
 8002400:	e020      	b.n	8002444 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002402:	4b60      	ldr	r3, [pc, #384]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d11d      	bne.n	800244a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002412:	e01a      	b.n	800244a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002414:	4b5b      	ldr	r3, [pc, #364]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800241c:	2b00      	cmp	r3, #0
 800241e:	d116      	bne.n	800244e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002424:	e013      	b.n	800244e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002426:	4b57      	ldr	r3, [pc, #348]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10f      	bne.n	8002452 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002432:	4b54      	ldr	r3, [pc, #336]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d109      	bne.n	8002452 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002442:	e006      	b.n	8002452 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
      break;
 8002448:	e004      	b.n	8002454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800244a:	bf00      	nop
 800244c:	e002      	b.n	8002454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800244e:	bf00      	nop
 8002450:	e000      	b.n	8002454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002452:	bf00      	nop
    }

    if(status == HAL_OK)
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10d      	bne.n	8002476 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800245a:	4b4a      	ldr	r3, [pc, #296]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6819      	ldr	r1, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	430b      	orrs	r3, r1
 8002470:	4944      	ldr	r1, [pc, #272]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002472:	4313      	orrs	r3, r2
 8002474:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d17d      	bne.n	8002578 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800247c:	4b41      	ldr	r3, [pc, #260]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a40      	ldr	r2, [pc, #256]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002482:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002486:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002488:	f7fe fb7c 	bl	8000b84 <HAL_GetTick>
 800248c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800248e:	e009      	b.n	80024a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002490:	f7fe fb78 	bl	8000b84 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d902      	bls.n	80024a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	73fb      	strb	r3, [r7, #15]
        break;
 80024a2:	e005      	b.n	80024b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024a4:	4b37      	ldr	r3, [pc, #220]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1ef      	bne.n	8002490 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d160      	bne.n	8002578 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d111      	bne.n	80024e0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024bc:	4b31      	ldr	r3, [pc, #196]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80024c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6892      	ldr	r2, [r2, #8]
 80024cc:	0211      	lsls	r1, r2, #8
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68d2      	ldr	r2, [r2, #12]
 80024d2:	0912      	lsrs	r2, r2, #4
 80024d4:	0452      	lsls	r2, r2, #17
 80024d6:	430a      	orrs	r2, r1
 80024d8:	492a      	ldr	r1, [pc, #168]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	610b      	str	r3, [r1, #16]
 80024de:	e027      	b.n	8002530 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d112      	bne.n	800250c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024e6:	4b27      	ldr	r3, [pc, #156]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80024ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6892      	ldr	r2, [r2, #8]
 80024f6:	0211      	lsls	r1, r2, #8
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	6912      	ldr	r2, [r2, #16]
 80024fc:	0852      	lsrs	r2, r2, #1
 80024fe:	3a01      	subs	r2, #1
 8002500:	0552      	lsls	r2, r2, #21
 8002502:	430a      	orrs	r2, r1
 8002504:	491f      	ldr	r1, [pc, #124]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002506:	4313      	orrs	r3, r2
 8002508:	610b      	str	r3, [r1, #16]
 800250a:	e011      	b.n	8002530 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800250c:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002514:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6892      	ldr	r2, [r2, #8]
 800251c:	0211      	lsls	r1, r2, #8
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6952      	ldr	r2, [r2, #20]
 8002522:	0852      	lsrs	r2, r2, #1
 8002524:	3a01      	subs	r2, #1
 8002526:	0652      	lsls	r2, r2, #25
 8002528:	430a      	orrs	r2, r1
 800252a:	4916      	ldr	r1, [pc, #88]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800252c:	4313      	orrs	r3, r2
 800252e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002530:	4b14      	ldr	r3, [pc, #80]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a13      	ldr	r2, [pc, #76]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002536:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800253a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7fe fb22 	bl	8000b84 <HAL_GetTick>
 8002540:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002542:	e009      	b.n	8002558 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002544:	f7fe fb1e 	bl	8000b84 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d902      	bls.n	8002558 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	73fb      	strb	r3, [r7, #15]
          break;
 8002556:	e005      	b.n	8002564 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002558:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0ef      	beq.n	8002544 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d106      	bne.n	8002578 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	4904      	ldr	r1, [pc, #16]	; (8002584 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002574:	4313      	orrs	r3, r2
 8002576:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002578:	7bfb      	ldrb	r3, [r7, #15]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000

08002588 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002596:	4b6a      	ldr	r3, [pc, #424]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d018      	beq.n	80025d4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025a2:	4b67      	ldr	r3, [pc, #412]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	f003 0203 	and.w	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d10d      	bne.n	80025ce <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
       ||
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d009      	beq.n	80025ce <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025ba:	4b61      	ldr	r3, [pc, #388]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	091b      	lsrs	r3, r3, #4
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
       ||
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d047      	beq.n	800265e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	73fb      	strb	r3, [r7, #15]
 80025d2:	e044      	b.n	800265e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d018      	beq.n	800260e <RCCEx_PLLSAI2_Config+0x86>
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d825      	bhi.n	800262c <RCCEx_PLLSAI2_Config+0xa4>
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d002      	beq.n	80025ea <RCCEx_PLLSAI2_Config+0x62>
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d009      	beq.n	80025fc <RCCEx_PLLSAI2_Config+0x74>
 80025e8:	e020      	b.n	800262c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025ea:	4b55      	ldr	r3, [pc, #340]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11d      	bne.n	8002632 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025fa:	e01a      	b.n	8002632 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025fc:	4b50      	ldr	r3, [pc, #320]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002604:	2b00      	cmp	r3, #0
 8002606:	d116      	bne.n	8002636 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800260c:	e013      	b.n	8002636 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800260e:	4b4c      	ldr	r3, [pc, #304]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10f      	bne.n	800263a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800261a:	4b49      	ldr	r3, [pc, #292]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d109      	bne.n	800263a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800262a:	e006      	b.n	800263a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
      break;
 8002630:	e004      	b.n	800263c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002632:	bf00      	nop
 8002634:	e002      	b.n	800263c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002636:	bf00      	nop
 8002638:	e000      	b.n	800263c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800263a:	bf00      	nop
    }

    if(status == HAL_OK)
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10d      	bne.n	800265e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002642:	4b3f      	ldr	r3, [pc, #252]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6819      	ldr	r1, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	430b      	orrs	r3, r1
 8002658:	4939      	ldr	r1, [pc, #228]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 800265a:	4313      	orrs	r3, r2
 800265c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800265e:	7bfb      	ldrb	r3, [r7, #15]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d167      	bne.n	8002734 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002664:	4b36      	ldr	r3, [pc, #216]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a35      	ldr	r2, [pc, #212]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800266e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002670:	f7fe fa88 	bl	8000b84 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002676:	e009      	b.n	800268c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002678:	f7fe fa84 	bl	8000b84 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d902      	bls.n	800268c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	73fb      	strb	r3, [r7, #15]
        break;
 800268a:	e005      	b.n	8002698 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800268c:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1ef      	bne.n	8002678 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d14a      	bne.n	8002734 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d111      	bne.n	80026c8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026a4:	4b26      	ldr	r3, [pc, #152]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80026ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6892      	ldr	r2, [r2, #8]
 80026b4:	0211      	lsls	r1, r2, #8
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68d2      	ldr	r2, [r2, #12]
 80026ba:	0912      	lsrs	r2, r2, #4
 80026bc:	0452      	lsls	r2, r2, #17
 80026be:	430a      	orrs	r2, r1
 80026c0:	491f      	ldr	r1, [pc, #124]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	614b      	str	r3, [r1, #20]
 80026c6:	e011      	b.n	80026ec <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026c8:	4b1d      	ldr	r3, [pc, #116]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6892      	ldr	r2, [r2, #8]
 80026d8:	0211      	lsls	r1, r2, #8
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6912      	ldr	r2, [r2, #16]
 80026de:	0852      	lsrs	r2, r2, #1
 80026e0:	3a01      	subs	r2, #1
 80026e2:	0652      	lsls	r2, r2, #25
 80026e4:	430a      	orrs	r2, r1
 80026e6:	4916      	ldr	r1, [pc, #88]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80026ec:	4b14      	ldr	r3, [pc, #80]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a13      	ldr	r2, [pc, #76]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7fe fa44 	bl	8000b84 <HAL_GetTick>
 80026fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80026fe:	e009      	b.n	8002714 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002700:	f7fe fa40 	bl	8000b84 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d902      	bls.n	8002714 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	73fb      	strb	r3, [r7, #15]
          break;
 8002712:	e005      	b.n	8002720 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002714:	4b0a      	ldr	r3, [pc, #40]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0ef      	beq.n	8002700 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002726:	4b06      	ldr	r3, [pc, #24]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	4904      	ldr	r1, [pc, #16]	; (8002740 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002730:	4313      	orrs	r3, r2
 8002732:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002734:	7bfb      	ldrb	r3, [r7, #15]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40021000 	.word	0x40021000

08002744 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e040      	b.n	80027d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800275a:	2b00      	cmp	r3, #0
 800275c:	d106      	bne.n	800276c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe f852 	bl	8000810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2224      	movs	r2, #36	; 0x24
 8002770:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0201 	bic.w	r2, r2, #1
 8002780:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 fc34 	bl	8002ff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f979 	bl	8002a88 <UART_SetConfig>
 8002796:	4603      	mov	r3, r0
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e01b      	b.n	80027d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 fcb3 	bl	800313c <UART_CheckIdleState>
 80027d6:	4603      	mov	r3, r0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	; 0x28
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	603b      	str	r3, [r7, #0]
 80027ec:	4613      	mov	r3, r2
 80027ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027f4:	2b20      	cmp	r3, #32
 80027f6:	d178      	bne.n	80028ea <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d002      	beq.n	8002804 <HAL_UART_Transmit+0x24>
 80027fe:	88fb      	ldrh	r3, [r7, #6]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e071      	b.n	80028ec <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2221      	movs	r2, #33	; 0x21
 8002814:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002816:	f7fe f9b5 	bl	8000b84 <HAL_GetTick>
 800281a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	88fa      	ldrh	r2, [r7, #6]
 8002820:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	88fa      	ldrh	r2, [r7, #6]
 8002828:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002834:	d108      	bne.n	8002848 <HAL_UART_Transmit+0x68>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d104      	bne.n	8002848 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	61bb      	str	r3, [r7, #24]
 8002846:	e003      	b.n	8002850 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800284c:	2300      	movs	r3, #0
 800284e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002850:	e030      	b.n	80028b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2200      	movs	r2, #0
 800285a:	2180      	movs	r1, #128	; 0x80
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f000 fd15 	bl	800328c <UART_WaitOnFlagUntilTimeout>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e03c      	b.n	80028ec <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10b      	bne.n	8002890 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	881a      	ldrh	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002884:	b292      	uxth	r2, r2
 8002886:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	3302      	adds	r3, #2
 800288c:	61bb      	str	r3, [r7, #24]
 800288e:	e008      	b.n	80028a2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	781a      	ldrb	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	b292      	uxth	r2, r2
 800289a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	3301      	adds	r3, #1
 80028a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	3b01      	subs	r3, #1
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1c8      	bne.n	8002852 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	2200      	movs	r2, #0
 80028c8:	2140      	movs	r1, #64	; 0x40
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 fcde 	bl	800328c <UART_WaitOnFlagUntilTimeout>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d004      	beq.n	80028e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2220      	movs	r2, #32
 80028da:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e005      	b.n	80028ec <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e000      	b.n	80028ec <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
  }
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3720      	adds	r7, #32
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	; 0x28
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	4613      	mov	r3, r2
 8002902:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800290a:	2b20      	cmp	r3, #32
 800290c:	f040 80b6 	bne.w	8002a7c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <HAL_UART_Receive+0x28>
 8002916:	88fb      	ldrh	r3, [r7, #6]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0ae      	b.n	8002a7e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2222      	movs	r2, #34	; 0x22
 800292c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002936:	f7fe f925 	bl	8000b84 <HAL_GetTick>
 800293a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	88fa      	ldrh	r2, [r7, #6]
 8002940:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	88fa      	ldrh	r2, [r7, #6]
 8002948:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002954:	d10e      	bne.n	8002974 <HAL_UART_Receive+0x80>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d105      	bne.n	800296a <HAL_UART_Receive+0x76>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002964:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002968:	e02d      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	22ff      	movs	r2, #255	; 0xff
 800296e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002972:	e028      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d10d      	bne.n	8002998 <HAL_UART_Receive+0xa4>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d104      	bne.n	800298e <HAL_UART_Receive+0x9a>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	22ff      	movs	r2, #255	; 0xff
 8002988:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800298c:	e01b      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	227f      	movs	r2, #127	; 0x7f
 8002992:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002996:	e016      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029a0:	d10d      	bne.n	80029be <HAL_UART_Receive+0xca>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d104      	bne.n	80029b4 <HAL_UART_Receive+0xc0>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	227f      	movs	r2, #127	; 0x7f
 80029ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029b2:	e008      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	223f      	movs	r2, #63	; 0x3f
 80029b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029bc:	e003      	b.n	80029c6 <HAL_UART_Receive+0xd2>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80029cc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d6:	d108      	bne.n	80029ea <HAL_UART_Receive+0xf6>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d104      	bne.n	80029ea <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	e003      	b.n	80029f2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80029f2:	e037      	b.n	8002a64 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2200      	movs	r2, #0
 80029fc:	2120      	movs	r1, #32
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 fc44 	bl	800328c <UART_WaitOnFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d005      	beq.n	8002a16 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2220      	movs	r2, #32
 8002a0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e033      	b.n	8002a7e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10c      	bne.n	8002a36 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	8a7b      	ldrh	r3, [r7, #18]
 8002a26:	4013      	ands	r3, r2
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	3302      	adds	r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	e00d      	b.n	8002a52 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	8a7b      	ldrh	r3, [r7, #18]
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	4013      	ands	r3, r2
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1c1      	bne.n	80029f4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	e000      	b.n	8002a7e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002a7c:	2302      	movs	r3, #2
  }
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3720      	adds	r7, #32
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a8c:	b08a      	sub	sp, #40	; 0x28
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4ba4      	ldr	r3, [pc, #656]	; (8002d48 <UART_SetConfig+0x2c0>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a99      	ldr	r2, [pc, #612]	; (8002d4c <UART_SetConfig+0x2c4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d004      	beq.n	8002af4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af0:	4313      	orrs	r3, r2
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a90      	ldr	r2, [pc, #576]	; (8002d50 <UART_SetConfig+0x2c8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d126      	bne.n	8002b60 <UART_SetConfig+0xd8>
 8002b12:	4b90      	ldr	r3, [pc, #576]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d81b      	bhi.n	8002b58 <UART_SetConfig+0xd0>
 8002b20:	a201      	add	r2, pc, #4	; (adr r2, 8002b28 <UART_SetConfig+0xa0>)
 8002b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b26:	bf00      	nop
 8002b28:	08002b39 	.word	0x08002b39
 8002b2c:	08002b49 	.word	0x08002b49
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b51 	.word	0x08002b51
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b3e:	e116      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002b40:	2302      	movs	r3, #2
 8002b42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b46:	e112      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002b48:	2304      	movs	r3, #4
 8002b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b4e:	e10e      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002b50:	2308      	movs	r3, #8
 8002b52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b56:	e10a      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002b58:	2310      	movs	r3, #16
 8002b5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b5e:	e106      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a7c      	ldr	r2, [pc, #496]	; (8002d58 <UART_SetConfig+0x2d0>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d138      	bne.n	8002bdc <UART_SetConfig+0x154>
 8002b6a:	4b7a      	ldr	r3, [pc, #488]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b70:	f003 030c 	and.w	r3, r3, #12
 8002b74:	2b0c      	cmp	r3, #12
 8002b76:	d82d      	bhi.n	8002bd4 <UART_SetConfig+0x14c>
 8002b78:	a201      	add	r2, pc, #4	; (adr r2, 8002b80 <UART_SetConfig+0xf8>)
 8002b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b7e:	bf00      	nop
 8002b80:	08002bb5 	.word	0x08002bb5
 8002b84:	08002bd5 	.word	0x08002bd5
 8002b88:	08002bd5 	.word	0x08002bd5
 8002b8c:	08002bd5 	.word	0x08002bd5
 8002b90:	08002bc5 	.word	0x08002bc5
 8002b94:	08002bd5 	.word	0x08002bd5
 8002b98:	08002bd5 	.word	0x08002bd5
 8002b9c:	08002bd5 	.word	0x08002bd5
 8002ba0:	08002bbd 	.word	0x08002bbd
 8002ba4:	08002bd5 	.word	0x08002bd5
 8002ba8:	08002bd5 	.word	0x08002bd5
 8002bac:	08002bd5 	.word	0x08002bd5
 8002bb0:	08002bcd 	.word	0x08002bcd
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bba:	e0d8      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bc2:	e0d4      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bca:	e0d0      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002bcc:	2308      	movs	r3, #8
 8002bce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bd2:	e0cc      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bda:	e0c8      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a5e      	ldr	r2, [pc, #376]	; (8002d5c <UART_SetConfig+0x2d4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d125      	bne.n	8002c32 <UART_SetConfig+0x1aa>
 8002be6:	4b5b      	ldr	r3, [pc, #364]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002bf0:	2b30      	cmp	r3, #48	; 0x30
 8002bf2:	d016      	beq.n	8002c22 <UART_SetConfig+0x19a>
 8002bf4:	2b30      	cmp	r3, #48	; 0x30
 8002bf6:	d818      	bhi.n	8002c2a <UART_SetConfig+0x1a2>
 8002bf8:	2b20      	cmp	r3, #32
 8002bfa:	d00a      	beq.n	8002c12 <UART_SetConfig+0x18a>
 8002bfc:	2b20      	cmp	r3, #32
 8002bfe:	d814      	bhi.n	8002c2a <UART_SetConfig+0x1a2>
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <UART_SetConfig+0x182>
 8002c04:	2b10      	cmp	r3, #16
 8002c06:	d008      	beq.n	8002c1a <UART_SetConfig+0x192>
 8002c08:	e00f      	b.n	8002c2a <UART_SetConfig+0x1a2>
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c10:	e0ad      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c12:	2302      	movs	r3, #2
 8002c14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c18:	e0a9      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c1a:	2304      	movs	r3, #4
 8002c1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c20:	e0a5      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c22:	2308      	movs	r3, #8
 8002c24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c28:	e0a1      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c2a:	2310      	movs	r3, #16
 8002c2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c30:	e09d      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a4a      	ldr	r2, [pc, #296]	; (8002d60 <UART_SetConfig+0x2d8>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d125      	bne.n	8002c88 <UART_SetConfig+0x200>
 8002c3c:	4b45      	ldr	r3, [pc, #276]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002c46:	2bc0      	cmp	r3, #192	; 0xc0
 8002c48:	d016      	beq.n	8002c78 <UART_SetConfig+0x1f0>
 8002c4a:	2bc0      	cmp	r3, #192	; 0xc0
 8002c4c:	d818      	bhi.n	8002c80 <UART_SetConfig+0x1f8>
 8002c4e:	2b80      	cmp	r3, #128	; 0x80
 8002c50:	d00a      	beq.n	8002c68 <UART_SetConfig+0x1e0>
 8002c52:	2b80      	cmp	r3, #128	; 0x80
 8002c54:	d814      	bhi.n	8002c80 <UART_SetConfig+0x1f8>
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <UART_SetConfig+0x1d8>
 8002c5a:	2b40      	cmp	r3, #64	; 0x40
 8002c5c:	d008      	beq.n	8002c70 <UART_SetConfig+0x1e8>
 8002c5e:	e00f      	b.n	8002c80 <UART_SetConfig+0x1f8>
 8002c60:	2300      	movs	r3, #0
 8002c62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c66:	e082      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c6e:	e07e      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c70:	2304      	movs	r3, #4
 8002c72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c76:	e07a      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c78:	2308      	movs	r3, #8
 8002c7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c7e:	e076      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c80:	2310      	movs	r3, #16
 8002c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c86:	e072      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a35      	ldr	r2, [pc, #212]	; (8002d64 <UART_SetConfig+0x2dc>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d12a      	bne.n	8002ce8 <UART_SetConfig+0x260>
 8002c92:	4b30      	ldr	r3, [pc, #192]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ca0:	d01a      	beq.n	8002cd8 <UART_SetConfig+0x250>
 8002ca2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ca6:	d81b      	bhi.n	8002ce0 <UART_SetConfig+0x258>
 8002ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cac:	d00c      	beq.n	8002cc8 <UART_SetConfig+0x240>
 8002cae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cb2:	d815      	bhi.n	8002ce0 <UART_SetConfig+0x258>
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <UART_SetConfig+0x238>
 8002cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cbc:	d008      	beq.n	8002cd0 <UART_SetConfig+0x248>
 8002cbe:	e00f      	b.n	8002ce0 <UART_SetConfig+0x258>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002cc6:	e052      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002cce:	e04e      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002cd0:	2304      	movs	r3, #4
 8002cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002cd6:	e04a      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002cd8:	2308      	movs	r3, #8
 8002cda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002cde:	e046      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002ce0:	2310      	movs	r3, #16
 8002ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ce6:	e042      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <UART_SetConfig+0x2c4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d13a      	bne.n	8002d68 <UART_SetConfig+0x2e0>
 8002cf2:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <UART_SetConfig+0x2cc>)
 8002cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cfc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d00:	d01a      	beq.n	8002d38 <UART_SetConfig+0x2b0>
 8002d02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d06:	d81b      	bhi.n	8002d40 <UART_SetConfig+0x2b8>
 8002d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d0c:	d00c      	beq.n	8002d28 <UART_SetConfig+0x2a0>
 8002d0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d12:	d815      	bhi.n	8002d40 <UART_SetConfig+0x2b8>
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <UART_SetConfig+0x298>
 8002d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d1c:	d008      	beq.n	8002d30 <UART_SetConfig+0x2a8>
 8002d1e:	e00f      	b.n	8002d40 <UART_SetConfig+0x2b8>
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d26:	e022      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d2e:	e01e      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002d30:	2304      	movs	r3, #4
 8002d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d36:	e01a      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002d38:	2308      	movs	r3, #8
 8002d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d3e:	e016      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002d40:	2310      	movs	r3, #16
 8002d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d46:	e012      	b.n	8002d6e <UART_SetConfig+0x2e6>
 8002d48:	efff69f3 	.word	0xefff69f3
 8002d4c:	40008000 	.word	0x40008000
 8002d50:	40013800 	.word	0x40013800
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40004400 	.word	0x40004400
 8002d5c:	40004800 	.word	0x40004800
 8002d60:	40004c00 	.word	0x40004c00
 8002d64:	40005000 	.word	0x40005000
 8002d68:	2310      	movs	r3, #16
 8002d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a9f      	ldr	r2, [pc, #636]	; (8002ff0 <UART_SetConfig+0x568>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d17a      	bne.n	8002e6e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d824      	bhi.n	8002dca <UART_SetConfig+0x342>
 8002d80:	a201      	add	r2, pc, #4	; (adr r2, 8002d88 <UART_SetConfig+0x300>)
 8002d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d86:	bf00      	nop
 8002d88:	08002dad 	.word	0x08002dad
 8002d8c:	08002dcb 	.word	0x08002dcb
 8002d90:	08002db5 	.word	0x08002db5
 8002d94:	08002dcb 	.word	0x08002dcb
 8002d98:	08002dbb 	.word	0x08002dbb
 8002d9c:	08002dcb 	.word	0x08002dcb
 8002da0:	08002dcb 	.word	0x08002dcb
 8002da4:	08002dcb 	.word	0x08002dcb
 8002da8:	08002dc3 	.word	0x08002dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dac:	f7fe ff82 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8002db0:	61f8      	str	r0, [r7, #28]
        break;
 8002db2:	e010      	b.n	8002dd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002db4:	4b8f      	ldr	r3, [pc, #572]	; (8002ff4 <UART_SetConfig+0x56c>)
 8002db6:	61fb      	str	r3, [r7, #28]
        break;
 8002db8:	e00d      	b.n	8002dd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dba:	f7fe fee3 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 8002dbe:	61f8      	str	r0, [r7, #28]
        break;
 8002dc0:	e009      	b.n	8002dd6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dc6:	61fb      	str	r3, [r7, #28]
        break;
 8002dc8:	e005      	b.n	8002dd6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002dd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80fb 	beq.w	8002fd4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	69fa      	ldr	r2, [r7, #28]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d305      	bcc.n	8002dfa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d903      	bls.n	8002e02 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002e00:	e0e8      	b.n	8002fd4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	2200      	movs	r2, #0
 8002e06:	461c      	mov	r4, r3
 8002e08:	4615      	mov	r5, r2
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	f04f 0300 	mov.w	r3, #0
 8002e12:	022b      	lsls	r3, r5, #8
 8002e14:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002e18:	0222      	lsls	r2, r4, #8
 8002e1a:	68f9      	ldr	r1, [r7, #12]
 8002e1c:	6849      	ldr	r1, [r1, #4]
 8002e1e:	0849      	lsrs	r1, r1, #1
 8002e20:	2000      	movs	r0, #0
 8002e22:	4688      	mov	r8, r1
 8002e24:	4681      	mov	r9, r0
 8002e26:	eb12 0a08 	adds.w	sl, r2, r8
 8002e2a:	eb43 0b09 	adc.w	fp, r3, r9
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	607a      	str	r2, [r7, #4]
 8002e38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e3c:	4650      	mov	r0, sl
 8002e3e:	4659      	mov	r1, fp
 8002e40:	f7fd fa1e 	bl	8000280 <__aeabi_uldivmod>
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	4613      	mov	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e52:	d308      	bcc.n	8002e66 <UART_SetConfig+0x3de>
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e5a:	d204      	bcs.n	8002e66 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	60da      	str	r2, [r3, #12]
 8002e64:	e0b6      	b.n	8002fd4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002e6c:	e0b2      	b.n	8002fd4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e76:	d15e      	bne.n	8002f36 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002e78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d828      	bhi.n	8002ed2 <UART_SetConfig+0x44a>
 8002e80:	a201      	add	r2, pc, #4	; (adr r2, 8002e88 <UART_SetConfig+0x400>)
 8002e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e86:	bf00      	nop
 8002e88:	08002ead 	.word	0x08002ead
 8002e8c:	08002eb5 	.word	0x08002eb5
 8002e90:	08002ebd 	.word	0x08002ebd
 8002e94:	08002ed3 	.word	0x08002ed3
 8002e98:	08002ec3 	.word	0x08002ec3
 8002e9c:	08002ed3 	.word	0x08002ed3
 8002ea0:	08002ed3 	.word	0x08002ed3
 8002ea4:	08002ed3 	.word	0x08002ed3
 8002ea8:	08002ecb 	.word	0x08002ecb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eac:	f7fe ff02 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8002eb0:	61f8      	str	r0, [r7, #28]
        break;
 8002eb2:	e014      	b.n	8002ede <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002eb4:	f7fe ff14 	bl	8001ce0 <HAL_RCC_GetPCLK2Freq>
 8002eb8:	61f8      	str	r0, [r7, #28]
        break;
 8002eba:	e010      	b.n	8002ede <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ebc:	4b4d      	ldr	r3, [pc, #308]	; (8002ff4 <UART_SetConfig+0x56c>)
 8002ebe:	61fb      	str	r3, [r7, #28]
        break;
 8002ec0:	e00d      	b.n	8002ede <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ec2:	f7fe fe5f 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 8002ec6:	61f8      	str	r0, [r7, #28]
        break;
 8002ec8:	e009      	b.n	8002ede <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ece:	61fb      	str	r3, [r7, #28]
        break;
 8002ed0:	e005      	b.n	8002ede <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002edc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d077      	beq.n	8002fd4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	005a      	lsls	r2, r3, #1
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	085b      	lsrs	r3, r3, #1
 8002eee:	441a      	add	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	2b0f      	cmp	r3, #15
 8002efe:	d916      	bls.n	8002f2e <UART_SetConfig+0x4a6>
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f06:	d212      	bcs.n	8002f2e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	f023 030f 	bic.w	r3, r3, #15
 8002f10:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	8afb      	ldrh	r3, [r7, #22]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	8afa      	ldrh	r2, [r7, #22]
 8002f2a:	60da      	str	r2, [r3, #12]
 8002f2c:	e052      	b.n	8002fd4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002f34:	e04e      	b.n	8002fd4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d827      	bhi.n	8002f8e <UART_SetConfig+0x506>
 8002f3e:	a201      	add	r2, pc, #4	; (adr r2, 8002f44 <UART_SetConfig+0x4bc>)
 8002f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f44:	08002f69 	.word	0x08002f69
 8002f48:	08002f71 	.word	0x08002f71
 8002f4c:	08002f79 	.word	0x08002f79
 8002f50:	08002f8f 	.word	0x08002f8f
 8002f54:	08002f7f 	.word	0x08002f7f
 8002f58:	08002f8f 	.word	0x08002f8f
 8002f5c:	08002f8f 	.word	0x08002f8f
 8002f60:	08002f8f 	.word	0x08002f8f
 8002f64:	08002f87 	.word	0x08002f87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f68:	f7fe fea4 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8002f6c:	61f8      	str	r0, [r7, #28]
        break;
 8002f6e:	e014      	b.n	8002f9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f70:	f7fe feb6 	bl	8001ce0 <HAL_RCC_GetPCLK2Freq>
 8002f74:	61f8      	str	r0, [r7, #28]
        break;
 8002f76:	e010      	b.n	8002f9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f78:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <UART_SetConfig+0x56c>)
 8002f7a:	61fb      	str	r3, [r7, #28]
        break;
 8002f7c:	e00d      	b.n	8002f9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f7e:	f7fe fe01 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 8002f82:	61f8      	str	r0, [r7, #28]
        break;
 8002f84:	e009      	b.n	8002f9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f8a:	61fb      	str	r3, [r7, #28]
        break;
 8002f8c:	e005      	b.n	8002f9a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002f98:	bf00      	nop
    }

    if (pclk != 0U)
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d019      	beq.n	8002fd4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	085a      	lsrs	r2, r3, #1
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	441a      	add	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b0f      	cmp	r3, #15
 8002fb8:	d909      	bls.n	8002fce <UART_SetConfig+0x546>
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc0:	d205      	bcs.n	8002fce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	60da      	str	r2, [r3, #12]
 8002fcc:	e002      	b.n	8002fd4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002fe0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3728      	adds	r7, #40	; 0x28
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fee:	bf00      	nop
 8002ff0:	40008000 	.word	0x40008000
 8002ff4:	00f42400 	.word	0x00f42400

08002ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00a      	beq.n	8003022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00a      	beq.n	8003066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	f003 0304 	and.w	r3, r3, #4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	f003 0310 	and.w	r3, r3, #16
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00a      	beq.n	80030aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ae:	f003 0320 	and.w	r3, r3, #32
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d01a      	beq.n	800310e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030f6:	d10a      	bne.n	800310e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	605a      	str	r2, [r3, #4]
  }
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b098      	sub	sp, #96	; 0x60
 8003140:	af02      	add	r7, sp, #8
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800314c:	f7fd fd1a 	bl	8000b84 <HAL_GetTick>
 8003150:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0308 	and.w	r3, r3, #8
 800315c:	2b08      	cmp	r3, #8
 800315e:	d12e      	bne.n	80031be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003160:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003168:	2200      	movs	r2, #0
 800316a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 f88c 	bl	800328c <UART_WaitOnFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d021      	beq.n	80031be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003182:	e853 3f00 	ldrex	r3, [r3]
 8003186:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800318a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800318e:	653b      	str	r3, [r7, #80]	; 0x50
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003198:	647b      	str	r3, [r7, #68]	; 0x44
 800319a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800319e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80031a0:	e841 2300 	strex	r3, r2, [r1]
 80031a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80031a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1e6      	bne.n	800317a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2220      	movs	r2, #32
 80031b0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e062      	b.n	8003284 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d149      	bne.n	8003260 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031d4:	2200      	movs	r2, #0
 80031d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f856 	bl	800328c <UART_WaitOnFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d03c      	beq.n	8003260 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	e853 3f00 	ldrex	r3, [r3]
 80031f2:	623b      	str	r3, [r7, #32]
   return(result);
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003204:	633b      	str	r3, [r7, #48]	; 0x30
 8003206:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003208:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800320a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800320c:	e841 2300 	strex	r3, r2, [r1]
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e6      	bne.n	80031e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	3308      	adds	r3, #8
 800321e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	60fb      	str	r3, [r7, #12]
   return(result);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0301 	bic.w	r3, r3, #1
 800322e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	3308      	adds	r3, #8
 8003236:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003238:	61fa      	str	r2, [r7, #28]
 800323a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323c:	69b9      	ldr	r1, [r7, #24]
 800323e:	69fa      	ldr	r2, [r7, #28]
 8003240:	e841 2300 	strex	r3, r2, [r1]
 8003244:	617b      	str	r3, [r7, #20]
   return(result);
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e5      	bne.n	8003218 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e011      	b.n	8003284 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2220      	movs	r2, #32
 800326a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3758      	adds	r7, #88	; 0x58
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	4613      	mov	r3, r2
 800329a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800329c:	e049      	b.n	8003332 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d045      	beq.n	8003332 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032a6:	f7fd fc6d 	bl	8000b84 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d302      	bcc.n	80032bc <UART_WaitOnFlagUntilTimeout+0x30>
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e048      	b.n	8003352 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d031      	beq.n	8003332 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	f003 0308 	and.w	r3, r3, #8
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d110      	bne.n	80032fe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2208      	movs	r2, #8
 80032e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 f838 	bl	800335a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2208      	movs	r2, #8
 80032ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e029      	b.n	8003352 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003308:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800330c:	d111      	bne.n	8003332 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 f81e 	bl	800335a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2220      	movs	r2, #32
 8003322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e00f      	b.n	8003352 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	69da      	ldr	r2, [r3, #28]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	4013      	ands	r3, r2
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	429a      	cmp	r2, r3
 8003340:	bf0c      	ite	eq
 8003342:	2301      	moveq	r3, #1
 8003344:	2300      	movne	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	461a      	mov	r2, r3
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	429a      	cmp	r2, r3
 800334e:	d0a6      	beq.n	800329e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800335a:	b480      	push	{r7}
 800335c:	b095      	sub	sp, #84	; 0x54
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800336a:	e853 3f00 	ldrex	r3, [r3]
 800336e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003372:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003376:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	461a      	mov	r2, r3
 800337e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003380:	643b      	str	r3, [r7, #64]	; 0x40
 8003382:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003384:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003386:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003388:	e841 2300 	strex	r3, r2, [r1]
 800338c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1e6      	bne.n	8003362 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	3308      	adds	r3, #8
 800339a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	e853 3f00 	ldrex	r3, [r3]
 80033a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f023 0301 	bic.w	r3, r3, #1
 80033aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	3308      	adds	r3, #8
 80033b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033bc:	e841 2300 	strex	r3, r2, [r1]
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1e5      	bne.n	8003394 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d118      	bne.n	8003402 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	e853 3f00 	ldrex	r3, [r3]
 80033dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f023 0310 	bic.w	r3, r3, #16
 80033e4:	647b      	str	r3, [r7, #68]	; 0x44
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	461a      	mov	r2, r3
 80033ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033ee:	61bb      	str	r3, [r7, #24]
 80033f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f2:	6979      	ldr	r1, [r7, #20]
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	e841 2300 	strex	r3, r2, [r1]
 80033fa:	613b      	str	r3, [r7, #16]
   return(result);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1e6      	bne.n	80033d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2220      	movs	r2, #32
 8003406:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003416:	bf00      	nop
 8003418:	3754      	adds	r7, #84	; 0x54
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <std>:
 8003424:	2300      	movs	r3, #0
 8003426:	b510      	push	{r4, lr}
 8003428:	4604      	mov	r4, r0
 800342a:	e9c0 3300 	strd	r3, r3, [r0]
 800342e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003432:	6083      	str	r3, [r0, #8]
 8003434:	8181      	strh	r1, [r0, #12]
 8003436:	6643      	str	r3, [r0, #100]	; 0x64
 8003438:	81c2      	strh	r2, [r0, #14]
 800343a:	6183      	str	r3, [r0, #24]
 800343c:	4619      	mov	r1, r3
 800343e:	2208      	movs	r2, #8
 8003440:	305c      	adds	r0, #92	; 0x5c
 8003442:	f000 f8f4 	bl	800362e <memset>
 8003446:	4b05      	ldr	r3, [pc, #20]	; (800345c <std+0x38>)
 8003448:	6263      	str	r3, [r4, #36]	; 0x24
 800344a:	4b05      	ldr	r3, [pc, #20]	; (8003460 <std+0x3c>)
 800344c:	62a3      	str	r3, [r4, #40]	; 0x28
 800344e:	4b05      	ldr	r3, [pc, #20]	; (8003464 <std+0x40>)
 8003450:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <std+0x44>)
 8003454:	6224      	str	r4, [r4, #32]
 8003456:	6323      	str	r3, [r4, #48]	; 0x30
 8003458:	bd10      	pop	{r4, pc}
 800345a:	bf00      	nop
 800345c:	080035a9 	.word	0x080035a9
 8003460:	080035cb 	.word	0x080035cb
 8003464:	08003603 	.word	0x08003603
 8003468:	08003627 	.word	0x08003627

0800346c <stdio_exit_handler>:
 800346c:	4a02      	ldr	r2, [pc, #8]	; (8003478 <stdio_exit_handler+0xc>)
 800346e:	4903      	ldr	r1, [pc, #12]	; (800347c <stdio_exit_handler+0x10>)
 8003470:	4803      	ldr	r0, [pc, #12]	; (8003480 <stdio_exit_handler+0x14>)
 8003472:	f000 b869 	b.w	8003548 <_fwalk_sglue>
 8003476:	bf00      	nop
 8003478:	2000000c 	.word	0x2000000c
 800347c:	08003fc9 	.word	0x08003fc9
 8003480:	20000018 	.word	0x20000018

08003484 <cleanup_stdio>:
 8003484:	6841      	ldr	r1, [r0, #4]
 8003486:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <cleanup_stdio+0x34>)
 8003488:	4299      	cmp	r1, r3
 800348a:	b510      	push	{r4, lr}
 800348c:	4604      	mov	r4, r0
 800348e:	d001      	beq.n	8003494 <cleanup_stdio+0x10>
 8003490:	f000 fd9a 	bl	8003fc8 <_fflush_r>
 8003494:	68a1      	ldr	r1, [r4, #8]
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <cleanup_stdio+0x38>)
 8003498:	4299      	cmp	r1, r3
 800349a:	d002      	beq.n	80034a2 <cleanup_stdio+0x1e>
 800349c:	4620      	mov	r0, r4
 800349e:	f000 fd93 	bl	8003fc8 <_fflush_r>
 80034a2:	68e1      	ldr	r1, [r4, #12]
 80034a4:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <cleanup_stdio+0x3c>)
 80034a6:	4299      	cmp	r1, r3
 80034a8:	d004      	beq.n	80034b4 <cleanup_stdio+0x30>
 80034aa:	4620      	mov	r0, r4
 80034ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034b0:	f000 bd8a 	b.w	8003fc8 <_fflush_r>
 80034b4:	bd10      	pop	{r4, pc}
 80034b6:	bf00      	nop
 80034b8:	20000194 	.word	0x20000194
 80034bc:	200001fc 	.word	0x200001fc
 80034c0:	20000264 	.word	0x20000264

080034c4 <global_stdio_init.part.0>:
 80034c4:	b510      	push	{r4, lr}
 80034c6:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <global_stdio_init.part.0+0x30>)
 80034c8:	4c0b      	ldr	r4, [pc, #44]	; (80034f8 <global_stdio_init.part.0+0x34>)
 80034ca:	4a0c      	ldr	r2, [pc, #48]	; (80034fc <global_stdio_init.part.0+0x38>)
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	4620      	mov	r0, r4
 80034d0:	2200      	movs	r2, #0
 80034d2:	2104      	movs	r1, #4
 80034d4:	f7ff ffa6 	bl	8003424 <std>
 80034d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80034dc:	2201      	movs	r2, #1
 80034de:	2109      	movs	r1, #9
 80034e0:	f7ff ffa0 	bl	8003424 <std>
 80034e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80034e8:	2202      	movs	r2, #2
 80034ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034ee:	2112      	movs	r1, #18
 80034f0:	f7ff bf98 	b.w	8003424 <std>
 80034f4:	200002cc 	.word	0x200002cc
 80034f8:	20000194 	.word	0x20000194
 80034fc:	0800346d 	.word	0x0800346d

08003500 <__sfp_lock_acquire>:
 8003500:	4801      	ldr	r0, [pc, #4]	; (8003508 <__sfp_lock_acquire+0x8>)
 8003502:	f000 b90d 	b.w	8003720 <__retarget_lock_acquire_recursive>
 8003506:	bf00      	nop
 8003508:	200002d5 	.word	0x200002d5

0800350c <__sfp_lock_release>:
 800350c:	4801      	ldr	r0, [pc, #4]	; (8003514 <__sfp_lock_release+0x8>)
 800350e:	f000 b908 	b.w	8003722 <__retarget_lock_release_recursive>
 8003512:	bf00      	nop
 8003514:	200002d5 	.word	0x200002d5

08003518 <__sinit>:
 8003518:	b510      	push	{r4, lr}
 800351a:	4604      	mov	r4, r0
 800351c:	f7ff fff0 	bl	8003500 <__sfp_lock_acquire>
 8003520:	6a23      	ldr	r3, [r4, #32]
 8003522:	b11b      	cbz	r3, 800352c <__sinit+0x14>
 8003524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003528:	f7ff bff0 	b.w	800350c <__sfp_lock_release>
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <__sinit+0x28>)
 800352e:	6223      	str	r3, [r4, #32]
 8003530:	4b04      	ldr	r3, [pc, #16]	; (8003544 <__sinit+0x2c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f5      	bne.n	8003524 <__sinit+0xc>
 8003538:	f7ff ffc4 	bl	80034c4 <global_stdio_init.part.0>
 800353c:	e7f2      	b.n	8003524 <__sinit+0xc>
 800353e:	bf00      	nop
 8003540:	08003485 	.word	0x08003485
 8003544:	200002cc 	.word	0x200002cc

08003548 <_fwalk_sglue>:
 8003548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800354c:	4607      	mov	r7, r0
 800354e:	4688      	mov	r8, r1
 8003550:	4614      	mov	r4, r2
 8003552:	2600      	movs	r6, #0
 8003554:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003558:	f1b9 0901 	subs.w	r9, r9, #1
 800355c:	d505      	bpl.n	800356a <_fwalk_sglue+0x22>
 800355e:	6824      	ldr	r4, [r4, #0]
 8003560:	2c00      	cmp	r4, #0
 8003562:	d1f7      	bne.n	8003554 <_fwalk_sglue+0xc>
 8003564:	4630      	mov	r0, r6
 8003566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800356a:	89ab      	ldrh	r3, [r5, #12]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d907      	bls.n	8003580 <_fwalk_sglue+0x38>
 8003570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003574:	3301      	adds	r3, #1
 8003576:	d003      	beq.n	8003580 <_fwalk_sglue+0x38>
 8003578:	4629      	mov	r1, r5
 800357a:	4638      	mov	r0, r7
 800357c:	47c0      	blx	r8
 800357e:	4306      	orrs	r6, r0
 8003580:	3568      	adds	r5, #104	; 0x68
 8003582:	e7e9      	b.n	8003558 <_fwalk_sglue+0x10>

08003584 <iprintf>:
 8003584:	b40f      	push	{r0, r1, r2, r3}
 8003586:	b507      	push	{r0, r1, r2, lr}
 8003588:	4906      	ldr	r1, [pc, #24]	; (80035a4 <iprintf+0x20>)
 800358a:	ab04      	add	r3, sp, #16
 800358c:	6808      	ldr	r0, [r1, #0]
 800358e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003592:	6881      	ldr	r1, [r0, #8]
 8003594:	9301      	str	r3, [sp, #4]
 8003596:	f000 f9e7 	bl	8003968 <_vfiprintf_r>
 800359a:	b003      	add	sp, #12
 800359c:	f85d eb04 	ldr.w	lr, [sp], #4
 80035a0:	b004      	add	sp, #16
 80035a2:	4770      	bx	lr
 80035a4:	20000064 	.word	0x20000064

080035a8 <__sread>:
 80035a8:	b510      	push	{r4, lr}
 80035aa:	460c      	mov	r4, r1
 80035ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035b0:	f000 f868 	bl	8003684 <_read_r>
 80035b4:	2800      	cmp	r0, #0
 80035b6:	bfab      	itete	ge
 80035b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035ba:	89a3      	ldrhlt	r3, [r4, #12]
 80035bc:	181b      	addge	r3, r3, r0
 80035be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035c2:	bfac      	ite	ge
 80035c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80035c6:	81a3      	strhlt	r3, [r4, #12]
 80035c8:	bd10      	pop	{r4, pc}

080035ca <__swrite>:
 80035ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ce:	461f      	mov	r7, r3
 80035d0:	898b      	ldrh	r3, [r1, #12]
 80035d2:	05db      	lsls	r3, r3, #23
 80035d4:	4605      	mov	r5, r0
 80035d6:	460c      	mov	r4, r1
 80035d8:	4616      	mov	r6, r2
 80035da:	d505      	bpl.n	80035e8 <__swrite+0x1e>
 80035dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e0:	2302      	movs	r3, #2
 80035e2:	2200      	movs	r2, #0
 80035e4:	f000 f83c 	bl	8003660 <_lseek_r>
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035f2:	81a3      	strh	r3, [r4, #12]
 80035f4:	4632      	mov	r2, r6
 80035f6:	463b      	mov	r3, r7
 80035f8:	4628      	mov	r0, r5
 80035fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fe:	f000 b853 	b.w	80036a8 <_write_r>

08003602 <__sseek>:
 8003602:	b510      	push	{r4, lr}
 8003604:	460c      	mov	r4, r1
 8003606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800360a:	f000 f829 	bl	8003660 <_lseek_r>
 800360e:	1c43      	adds	r3, r0, #1
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	bf15      	itete	ne
 8003614:	6560      	strne	r0, [r4, #84]	; 0x54
 8003616:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800361a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800361e:	81a3      	strheq	r3, [r4, #12]
 8003620:	bf18      	it	ne
 8003622:	81a3      	strhne	r3, [r4, #12]
 8003624:	bd10      	pop	{r4, pc}

08003626 <__sclose>:
 8003626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800362a:	f000 b809 	b.w	8003640 <_close_r>

0800362e <memset>:
 800362e:	4402      	add	r2, r0
 8003630:	4603      	mov	r3, r0
 8003632:	4293      	cmp	r3, r2
 8003634:	d100      	bne.n	8003638 <memset+0xa>
 8003636:	4770      	bx	lr
 8003638:	f803 1b01 	strb.w	r1, [r3], #1
 800363c:	e7f9      	b.n	8003632 <memset+0x4>
	...

08003640 <_close_r>:
 8003640:	b538      	push	{r3, r4, r5, lr}
 8003642:	4d06      	ldr	r5, [pc, #24]	; (800365c <_close_r+0x1c>)
 8003644:	2300      	movs	r3, #0
 8003646:	4604      	mov	r4, r0
 8003648:	4608      	mov	r0, r1
 800364a:	602b      	str	r3, [r5, #0]
 800364c:	f7fd f983 	bl	8000956 <_close>
 8003650:	1c43      	adds	r3, r0, #1
 8003652:	d102      	bne.n	800365a <_close_r+0x1a>
 8003654:	682b      	ldr	r3, [r5, #0]
 8003656:	b103      	cbz	r3, 800365a <_close_r+0x1a>
 8003658:	6023      	str	r3, [r4, #0]
 800365a:	bd38      	pop	{r3, r4, r5, pc}
 800365c:	200002d0 	.word	0x200002d0

08003660 <_lseek_r>:
 8003660:	b538      	push	{r3, r4, r5, lr}
 8003662:	4d07      	ldr	r5, [pc, #28]	; (8003680 <_lseek_r+0x20>)
 8003664:	4604      	mov	r4, r0
 8003666:	4608      	mov	r0, r1
 8003668:	4611      	mov	r1, r2
 800366a:	2200      	movs	r2, #0
 800366c:	602a      	str	r2, [r5, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	f7fd f998 	bl	80009a4 <_lseek>
 8003674:	1c43      	adds	r3, r0, #1
 8003676:	d102      	bne.n	800367e <_lseek_r+0x1e>
 8003678:	682b      	ldr	r3, [r5, #0]
 800367a:	b103      	cbz	r3, 800367e <_lseek_r+0x1e>
 800367c:	6023      	str	r3, [r4, #0]
 800367e:	bd38      	pop	{r3, r4, r5, pc}
 8003680:	200002d0 	.word	0x200002d0

08003684 <_read_r>:
 8003684:	b538      	push	{r3, r4, r5, lr}
 8003686:	4d07      	ldr	r5, [pc, #28]	; (80036a4 <_read_r+0x20>)
 8003688:	4604      	mov	r4, r0
 800368a:	4608      	mov	r0, r1
 800368c:	4611      	mov	r1, r2
 800368e:	2200      	movs	r2, #0
 8003690:	602a      	str	r2, [r5, #0]
 8003692:	461a      	mov	r2, r3
 8003694:	f7fd f942 	bl	800091c <_read>
 8003698:	1c43      	adds	r3, r0, #1
 800369a:	d102      	bne.n	80036a2 <_read_r+0x1e>
 800369c:	682b      	ldr	r3, [r5, #0]
 800369e:	b103      	cbz	r3, 80036a2 <_read_r+0x1e>
 80036a0:	6023      	str	r3, [r4, #0]
 80036a2:	bd38      	pop	{r3, r4, r5, pc}
 80036a4:	200002d0 	.word	0x200002d0

080036a8 <_write_r>:
 80036a8:	b538      	push	{r3, r4, r5, lr}
 80036aa:	4d07      	ldr	r5, [pc, #28]	; (80036c8 <_write_r+0x20>)
 80036ac:	4604      	mov	r4, r0
 80036ae:	4608      	mov	r0, r1
 80036b0:	4611      	mov	r1, r2
 80036b2:	2200      	movs	r2, #0
 80036b4:	602a      	str	r2, [r5, #0]
 80036b6:	461a      	mov	r2, r3
 80036b8:	f7fc ff87 	bl	80005ca <_write>
 80036bc:	1c43      	adds	r3, r0, #1
 80036be:	d102      	bne.n	80036c6 <_write_r+0x1e>
 80036c0:	682b      	ldr	r3, [r5, #0]
 80036c2:	b103      	cbz	r3, 80036c6 <_write_r+0x1e>
 80036c4:	6023      	str	r3, [r4, #0]
 80036c6:	bd38      	pop	{r3, r4, r5, pc}
 80036c8:	200002d0 	.word	0x200002d0

080036cc <__errno>:
 80036cc:	4b01      	ldr	r3, [pc, #4]	; (80036d4 <__errno+0x8>)
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	20000064 	.word	0x20000064

080036d8 <__libc_init_array>:
 80036d8:	b570      	push	{r4, r5, r6, lr}
 80036da:	4d0d      	ldr	r5, [pc, #52]	; (8003710 <__libc_init_array+0x38>)
 80036dc:	4c0d      	ldr	r4, [pc, #52]	; (8003714 <__libc_init_array+0x3c>)
 80036de:	1b64      	subs	r4, r4, r5
 80036e0:	10a4      	asrs	r4, r4, #2
 80036e2:	2600      	movs	r6, #0
 80036e4:	42a6      	cmp	r6, r4
 80036e6:	d109      	bne.n	80036fc <__libc_init_array+0x24>
 80036e8:	4d0b      	ldr	r5, [pc, #44]	; (8003718 <__libc_init_array+0x40>)
 80036ea:	4c0c      	ldr	r4, [pc, #48]	; (800371c <__libc_init_array+0x44>)
 80036ec:	f000 fdbe 	bl	800426c <_init>
 80036f0:	1b64      	subs	r4, r4, r5
 80036f2:	10a4      	asrs	r4, r4, #2
 80036f4:	2600      	movs	r6, #0
 80036f6:	42a6      	cmp	r6, r4
 80036f8:	d105      	bne.n	8003706 <__libc_init_array+0x2e>
 80036fa:	bd70      	pop	{r4, r5, r6, pc}
 80036fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003700:	4798      	blx	r3
 8003702:	3601      	adds	r6, #1
 8003704:	e7ee      	b.n	80036e4 <__libc_init_array+0xc>
 8003706:	f855 3b04 	ldr.w	r3, [r5], #4
 800370a:	4798      	blx	r3
 800370c:	3601      	adds	r6, #1
 800370e:	e7f2      	b.n	80036f6 <__libc_init_array+0x1e>
 8003710:	08004320 	.word	0x08004320
 8003714:	08004320 	.word	0x08004320
 8003718:	08004320 	.word	0x08004320
 800371c:	08004324 	.word	0x08004324

08003720 <__retarget_lock_acquire_recursive>:
 8003720:	4770      	bx	lr

08003722 <__retarget_lock_release_recursive>:
 8003722:	4770      	bx	lr

08003724 <_free_r>:
 8003724:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003726:	2900      	cmp	r1, #0
 8003728:	d044      	beq.n	80037b4 <_free_r+0x90>
 800372a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800372e:	9001      	str	r0, [sp, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	f1a1 0404 	sub.w	r4, r1, #4
 8003736:	bfb8      	it	lt
 8003738:	18e4      	addlt	r4, r4, r3
 800373a:	f000 f8df 	bl	80038fc <__malloc_lock>
 800373e:	4a1e      	ldr	r2, [pc, #120]	; (80037b8 <_free_r+0x94>)
 8003740:	9801      	ldr	r0, [sp, #4]
 8003742:	6813      	ldr	r3, [r2, #0]
 8003744:	b933      	cbnz	r3, 8003754 <_free_r+0x30>
 8003746:	6063      	str	r3, [r4, #4]
 8003748:	6014      	str	r4, [r2, #0]
 800374a:	b003      	add	sp, #12
 800374c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003750:	f000 b8da 	b.w	8003908 <__malloc_unlock>
 8003754:	42a3      	cmp	r3, r4
 8003756:	d908      	bls.n	800376a <_free_r+0x46>
 8003758:	6825      	ldr	r5, [r4, #0]
 800375a:	1961      	adds	r1, r4, r5
 800375c:	428b      	cmp	r3, r1
 800375e:	bf01      	itttt	eq
 8003760:	6819      	ldreq	r1, [r3, #0]
 8003762:	685b      	ldreq	r3, [r3, #4]
 8003764:	1949      	addeq	r1, r1, r5
 8003766:	6021      	streq	r1, [r4, #0]
 8003768:	e7ed      	b.n	8003746 <_free_r+0x22>
 800376a:	461a      	mov	r2, r3
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	b10b      	cbz	r3, 8003774 <_free_r+0x50>
 8003770:	42a3      	cmp	r3, r4
 8003772:	d9fa      	bls.n	800376a <_free_r+0x46>
 8003774:	6811      	ldr	r1, [r2, #0]
 8003776:	1855      	adds	r5, r2, r1
 8003778:	42a5      	cmp	r5, r4
 800377a:	d10b      	bne.n	8003794 <_free_r+0x70>
 800377c:	6824      	ldr	r4, [r4, #0]
 800377e:	4421      	add	r1, r4
 8003780:	1854      	adds	r4, r2, r1
 8003782:	42a3      	cmp	r3, r4
 8003784:	6011      	str	r1, [r2, #0]
 8003786:	d1e0      	bne.n	800374a <_free_r+0x26>
 8003788:	681c      	ldr	r4, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	6053      	str	r3, [r2, #4]
 800378e:	440c      	add	r4, r1
 8003790:	6014      	str	r4, [r2, #0]
 8003792:	e7da      	b.n	800374a <_free_r+0x26>
 8003794:	d902      	bls.n	800379c <_free_r+0x78>
 8003796:	230c      	movs	r3, #12
 8003798:	6003      	str	r3, [r0, #0]
 800379a:	e7d6      	b.n	800374a <_free_r+0x26>
 800379c:	6825      	ldr	r5, [r4, #0]
 800379e:	1961      	adds	r1, r4, r5
 80037a0:	428b      	cmp	r3, r1
 80037a2:	bf04      	itt	eq
 80037a4:	6819      	ldreq	r1, [r3, #0]
 80037a6:	685b      	ldreq	r3, [r3, #4]
 80037a8:	6063      	str	r3, [r4, #4]
 80037aa:	bf04      	itt	eq
 80037ac:	1949      	addeq	r1, r1, r5
 80037ae:	6021      	streq	r1, [r4, #0]
 80037b0:	6054      	str	r4, [r2, #4]
 80037b2:	e7ca      	b.n	800374a <_free_r+0x26>
 80037b4:	b003      	add	sp, #12
 80037b6:	bd30      	pop	{r4, r5, pc}
 80037b8:	200002d8 	.word	0x200002d8

080037bc <sbrk_aligned>:
 80037bc:	b570      	push	{r4, r5, r6, lr}
 80037be:	4e0e      	ldr	r6, [pc, #56]	; (80037f8 <sbrk_aligned+0x3c>)
 80037c0:	460c      	mov	r4, r1
 80037c2:	6831      	ldr	r1, [r6, #0]
 80037c4:	4605      	mov	r5, r0
 80037c6:	b911      	cbnz	r1, 80037ce <sbrk_aligned+0x12>
 80037c8:	f000 fcbc 	bl	8004144 <_sbrk_r>
 80037cc:	6030      	str	r0, [r6, #0]
 80037ce:	4621      	mov	r1, r4
 80037d0:	4628      	mov	r0, r5
 80037d2:	f000 fcb7 	bl	8004144 <_sbrk_r>
 80037d6:	1c43      	adds	r3, r0, #1
 80037d8:	d00a      	beq.n	80037f0 <sbrk_aligned+0x34>
 80037da:	1cc4      	adds	r4, r0, #3
 80037dc:	f024 0403 	bic.w	r4, r4, #3
 80037e0:	42a0      	cmp	r0, r4
 80037e2:	d007      	beq.n	80037f4 <sbrk_aligned+0x38>
 80037e4:	1a21      	subs	r1, r4, r0
 80037e6:	4628      	mov	r0, r5
 80037e8:	f000 fcac 	bl	8004144 <_sbrk_r>
 80037ec:	3001      	adds	r0, #1
 80037ee:	d101      	bne.n	80037f4 <sbrk_aligned+0x38>
 80037f0:	f04f 34ff 	mov.w	r4, #4294967295
 80037f4:	4620      	mov	r0, r4
 80037f6:	bd70      	pop	{r4, r5, r6, pc}
 80037f8:	200002dc 	.word	0x200002dc

080037fc <_malloc_r>:
 80037fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003800:	1ccd      	adds	r5, r1, #3
 8003802:	f025 0503 	bic.w	r5, r5, #3
 8003806:	3508      	adds	r5, #8
 8003808:	2d0c      	cmp	r5, #12
 800380a:	bf38      	it	cc
 800380c:	250c      	movcc	r5, #12
 800380e:	2d00      	cmp	r5, #0
 8003810:	4607      	mov	r7, r0
 8003812:	db01      	blt.n	8003818 <_malloc_r+0x1c>
 8003814:	42a9      	cmp	r1, r5
 8003816:	d905      	bls.n	8003824 <_malloc_r+0x28>
 8003818:	230c      	movs	r3, #12
 800381a:	603b      	str	r3, [r7, #0]
 800381c:	2600      	movs	r6, #0
 800381e:	4630      	mov	r0, r6
 8003820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003824:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80038f8 <_malloc_r+0xfc>
 8003828:	f000 f868 	bl	80038fc <__malloc_lock>
 800382c:	f8d8 3000 	ldr.w	r3, [r8]
 8003830:	461c      	mov	r4, r3
 8003832:	bb5c      	cbnz	r4, 800388c <_malloc_r+0x90>
 8003834:	4629      	mov	r1, r5
 8003836:	4638      	mov	r0, r7
 8003838:	f7ff ffc0 	bl	80037bc <sbrk_aligned>
 800383c:	1c43      	adds	r3, r0, #1
 800383e:	4604      	mov	r4, r0
 8003840:	d155      	bne.n	80038ee <_malloc_r+0xf2>
 8003842:	f8d8 4000 	ldr.w	r4, [r8]
 8003846:	4626      	mov	r6, r4
 8003848:	2e00      	cmp	r6, #0
 800384a:	d145      	bne.n	80038d8 <_malloc_r+0xdc>
 800384c:	2c00      	cmp	r4, #0
 800384e:	d048      	beq.n	80038e2 <_malloc_r+0xe6>
 8003850:	6823      	ldr	r3, [r4, #0]
 8003852:	4631      	mov	r1, r6
 8003854:	4638      	mov	r0, r7
 8003856:	eb04 0903 	add.w	r9, r4, r3
 800385a:	f000 fc73 	bl	8004144 <_sbrk_r>
 800385e:	4581      	cmp	r9, r0
 8003860:	d13f      	bne.n	80038e2 <_malloc_r+0xe6>
 8003862:	6821      	ldr	r1, [r4, #0]
 8003864:	1a6d      	subs	r5, r5, r1
 8003866:	4629      	mov	r1, r5
 8003868:	4638      	mov	r0, r7
 800386a:	f7ff ffa7 	bl	80037bc <sbrk_aligned>
 800386e:	3001      	adds	r0, #1
 8003870:	d037      	beq.n	80038e2 <_malloc_r+0xe6>
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	442b      	add	r3, r5
 8003876:	6023      	str	r3, [r4, #0]
 8003878:	f8d8 3000 	ldr.w	r3, [r8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d038      	beq.n	80038f2 <_malloc_r+0xf6>
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	42a2      	cmp	r2, r4
 8003884:	d12b      	bne.n	80038de <_malloc_r+0xe2>
 8003886:	2200      	movs	r2, #0
 8003888:	605a      	str	r2, [r3, #4]
 800388a:	e00f      	b.n	80038ac <_malloc_r+0xb0>
 800388c:	6822      	ldr	r2, [r4, #0]
 800388e:	1b52      	subs	r2, r2, r5
 8003890:	d41f      	bmi.n	80038d2 <_malloc_r+0xd6>
 8003892:	2a0b      	cmp	r2, #11
 8003894:	d917      	bls.n	80038c6 <_malloc_r+0xca>
 8003896:	1961      	adds	r1, r4, r5
 8003898:	42a3      	cmp	r3, r4
 800389a:	6025      	str	r5, [r4, #0]
 800389c:	bf18      	it	ne
 800389e:	6059      	strne	r1, [r3, #4]
 80038a0:	6863      	ldr	r3, [r4, #4]
 80038a2:	bf08      	it	eq
 80038a4:	f8c8 1000 	streq.w	r1, [r8]
 80038a8:	5162      	str	r2, [r4, r5]
 80038aa:	604b      	str	r3, [r1, #4]
 80038ac:	4638      	mov	r0, r7
 80038ae:	f104 060b 	add.w	r6, r4, #11
 80038b2:	f000 f829 	bl	8003908 <__malloc_unlock>
 80038b6:	f026 0607 	bic.w	r6, r6, #7
 80038ba:	1d23      	adds	r3, r4, #4
 80038bc:	1af2      	subs	r2, r6, r3
 80038be:	d0ae      	beq.n	800381e <_malloc_r+0x22>
 80038c0:	1b9b      	subs	r3, r3, r6
 80038c2:	50a3      	str	r3, [r4, r2]
 80038c4:	e7ab      	b.n	800381e <_malloc_r+0x22>
 80038c6:	42a3      	cmp	r3, r4
 80038c8:	6862      	ldr	r2, [r4, #4]
 80038ca:	d1dd      	bne.n	8003888 <_malloc_r+0x8c>
 80038cc:	f8c8 2000 	str.w	r2, [r8]
 80038d0:	e7ec      	b.n	80038ac <_malloc_r+0xb0>
 80038d2:	4623      	mov	r3, r4
 80038d4:	6864      	ldr	r4, [r4, #4]
 80038d6:	e7ac      	b.n	8003832 <_malloc_r+0x36>
 80038d8:	4634      	mov	r4, r6
 80038da:	6876      	ldr	r6, [r6, #4]
 80038dc:	e7b4      	b.n	8003848 <_malloc_r+0x4c>
 80038de:	4613      	mov	r3, r2
 80038e0:	e7cc      	b.n	800387c <_malloc_r+0x80>
 80038e2:	230c      	movs	r3, #12
 80038e4:	603b      	str	r3, [r7, #0]
 80038e6:	4638      	mov	r0, r7
 80038e8:	f000 f80e 	bl	8003908 <__malloc_unlock>
 80038ec:	e797      	b.n	800381e <_malloc_r+0x22>
 80038ee:	6025      	str	r5, [r4, #0]
 80038f0:	e7dc      	b.n	80038ac <_malloc_r+0xb0>
 80038f2:	605b      	str	r3, [r3, #4]
 80038f4:	deff      	udf	#255	; 0xff
 80038f6:	bf00      	nop
 80038f8:	200002d8 	.word	0x200002d8

080038fc <__malloc_lock>:
 80038fc:	4801      	ldr	r0, [pc, #4]	; (8003904 <__malloc_lock+0x8>)
 80038fe:	f7ff bf0f 	b.w	8003720 <__retarget_lock_acquire_recursive>
 8003902:	bf00      	nop
 8003904:	200002d4 	.word	0x200002d4

08003908 <__malloc_unlock>:
 8003908:	4801      	ldr	r0, [pc, #4]	; (8003910 <__malloc_unlock+0x8>)
 800390a:	f7ff bf0a 	b.w	8003722 <__retarget_lock_release_recursive>
 800390e:	bf00      	nop
 8003910:	200002d4 	.word	0x200002d4

08003914 <__sfputc_r>:
 8003914:	6893      	ldr	r3, [r2, #8]
 8003916:	3b01      	subs	r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	b410      	push	{r4}
 800391c:	6093      	str	r3, [r2, #8]
 800391e:	da08      	bge.n	8003932 <__sfputc_r+0x1e>
 8003920:	6994      	ldr	r4, [r2, #24]
 8003922:	42a3      	cmp	r3, r4
 8003924:	db01      	blt.n	800392a <__sfputc_r+0x16>
 8003926:	290a      	cmp	r1, #10
 8003928:	d103      	bne.n	8003932 <__sfputc_r+0x1e>
 800392a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800392e:	f000 bb73 	b.w	8004018 <__swbuf_r>
 8003932:	6813      	ldr	r3, [r2, #0]
 8003934:	1c58      	adds	r0, r3, #1
 8003936:	6010      	str	r0, [r2, #0]
 8003938:	7019      	strb	r1, [r3, #0]
 800393a:	4608      	mov	r0, r1
 800393c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003940:	4770      	bx	lr

08003942 <__sfputs_r>:
 8003942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003944:	4606      	mov	r6, r0
 8003946:	460f      	mov	r7, r1
 8003948:	4614      	mov	r4, r2
 800394a:	18d5      	adds	r5, r2, r3
 800394c:	42ac      	cmp	r4, r5
 800394e:	d101      	bne.n	8003954 <__sfputs_r+0x12>
 8003950:	2000      	movs	r0, #0
 8003952:	e007      	b.n	8003964 <__sfputs_r+0x22>
 8003954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003958:	463a      	mov	r2, r7
 800395a:	4630      	mov	r0, r6
 800395c:	f7ff ffda 	bl	8003914 <__sfputc_r>
 8003960:	1c43      	adds	r3, r0, #1
 8003962:	d1f3      	bne.n	800394c <__sfputs_r+0xa>
 8003964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003968 <_vfiprintf_r>:
 8003968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800396c:	460d      	mov	r5, r1
 800396e:	b09d      	sub	sp, #116	; 0x74
 8003970:	4614      	mov	r4, r2
 8003972:	4698      	mov	r8, r3
 8003974:	4606      	mov	r6, r0
 8003976:	b118      	cbz	r0, 8003980 <_vfiprintf_r+0x18>
 8003978:	6a03      	ldr	r3, [r0, #32]
 800397a:	b90b      	cbnz	r3, 8003980 <_vfiprintf_r+0x18>
 800397c:	f7ff fdcc 	bl	8003518 <__sinit>
 8003980:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003982:	07d9      	lsls	r1, r3, #31
 8003984:	d405      	bmi.n	8003992 <_vfiprintf_r+0x2a>
 8003986:	89ab      	ldrh	r3, [r5, #12]
 8003988:	059a      	lsls	r2, r3, #22
 800398a:	d402      	bmi.n	8003992 <_vfiprintf_r+0x2a>
 800398c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800398e:	f7ff fec7 	bl	8003720 <__retarget_lock_acquire_recursive>
 8003992:	89ab      	ldrh	r3, [r5, #12]
 8003994:	071b      	lsls	r3, r3, #28
 8003996:	d501      	bpl.n	800399c <_vfiprintf_r+0x34>
 8003998:	692b      	ldr	r3, [r5, #16]
 800399a:	b99b      	cbnz	r3, 80039c4 <_vfiprintf_r+0x5c>
 800399c:	4629      	mov	r1, r5
 800399e:	4630      	mov	r0, r6
 80039a0:	f000 fb78 	bl	8004094 <__swsetup_r>
 80039a4:	b170      	cbz	r0, 80039c4 <_vfiprintf_r+0x5c>
 80039a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039a8:	07dc      	lsls	r4, r3, #31
 80039aa:	d504      	bpl.n	80039b6 <_vfiprintf_r+0x4e>
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	b01d      	add	sp, #116	; 0x74
 80039b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039b6:	89ab      	ldrh	r3, [r5, #12]
 80039b8:	0598      	lsls	r0, r3, #22
 80039ba:	d4f7      	bmi.n	80039ac <_vfiprintf_r+0x44>
 80039bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80039be:	f7ff feb0 	bl	8003722 <__retarget_lock_release_recursive>
 80039c2:	e7f3      	b.n	80039ac <_vfiprintf_r+0x44>
 80039c4:	2300      	movs	r3, #0
 80039c6:	9309      	str	r3, [sp, #36]	; 0x24
 80039c8:	2320      	movs	r3, #32
 80039ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80039d2:	2330      	movs	r3, #48	; 0x30
 80039d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003b88 <_vfiprintf_r+0x220>
 80039d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039dc:	f04f 0901 	mov.w	r9, #1
 80039e0:	4623      	mov	r3, r4
 80039e2:	469a      	mov	sl, r3
 80039e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039e8:	b10a      	cbz	r2, 80039ee <_vfiprintf_r+0x86>
 80039ea:	2a25      	cmp	r2, #37	; 0x25
 80039ec:	d1f9      	bne.n	80039e2 <_vfiprintf_r+0x7a>
 80039ee:	ebba 0b04 	subs.w	fp, sl, r4
 80039f2:	d00b      	beq.n	8003a0c <_vfiprintf_r+0xa4>
 80039f4:	465b      	mov	r3, fp
 80039f6:	4622      	mov	r2, r4
 80039f8:	4629      	mov	r1, r5
 80039fa:	4630      	mov	r0, r6
 80039fc:	f7ff ffa1 	bl	8003942 <__sfputs_r>
 8003a00:	3001      	adds	r0, #1
 8003a02:	f000 80a9 	beq.w	8003b58 <_vfiprintf_r+0x1f0>
 8003a06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a08:	445a      	add	r2, fp
 8003a0a:	9209      	str	r2, [sp, #36]	; 0x24
 8003a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 80a1 	beq.w	8003b58 <_vfiprintf_r+0x1f0>
 8003a16:	2300      	movs	r3, #0
 8003a18:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a20:	f10a 0a01 	add.w	sl, sl, #1
 8003a24:	9304      	str	r3, [sp, #16]
 8003a26:	9307      	str	r3, [sp, #28]
 8003a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8003a2e:	4654      	mov	r4, sl
 8003a30:	2205      	movs	r2, #5
 8003a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a36:	4854      	ldr	r0, [pc, #336]	; (8003b88 <_vfiprintf_r+0x220>)
 8003a38:	f7fc fbd2 	bl	80001e0 <memchr>
 8003a3c:	9a04      	ldr	r2, [sp, #16]
 8003a3e:	b9d8      	cbnz	r0, 8003a78 <_vfiprintf_r+0x110>
 8003a40:	06d1      	lsls	r1, r2, #27
 8003a42:	bf44      	itt	mi
 8003a44:	2320      	movmi	r3, #32
 8003a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a4a:	0713      	lsls	r3, r2, #28
 8003a4c:	bf44      	itt	mi
 8003a4e:	232b      	movmi	r3, #43	; 0x2b
 8003a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a54:	f89a 3000 	ldrb.w	r3, [sl]
 8003a58:	2b2a      	cmp	r3, #42	; 0x2a
 8003a5a:	d015      	beq.n	8003a88 <_vfiprintf_r+0x120>
 8003a5c:	9a07      	ldr	r2, [sp, #28]
 8003a5e:	4654      	mov	r4, sl
 8003a60:	2000      	movs	r0, #0
 8003a62:	f04f 0c0a 	mov.w	ip, #10
 8003a66:	4621      	mov	r1, r4
 8003a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a6c:	3b30      	subs	r3, #48	; 0x30
 8003a6e:	2b09      	cmp	r3, #9
 8003a70:	d94d      	bls.n	8003b0e <_vfiprintf_r+0x1a6>
 8003a72:	b1b0      	cbz	r0, 8003aa2 <_vfiprintf_r+0x13a>
 8003a74:	9207      	str	r2, [sp, #28]
 8003a76:	e014      	b.n	8003aa2 <_vfiprintf_r+0x13a>
 8003a78:	eba0 0308 	sub.w	r3, r0, r8
 8003a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8003a80:	4313      	orrs	r3, r2
 8003a82:	9304      	str	r3, [sp, #16]
 8003a84:	46a2      	mov	sl, r4
 8003a86:	e7d2      	b.n	8003a2e <_vfiprintf_r+0xc6>
 8003a88:	9b03      	ldr	r3, [sp, #12]
 8003a8a:	1d19      	adds	r1, r3, #4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	9103      	str	r1, [sp, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	bfbb      	ittet	lt
 8003a94:	425b      	neglt	r3, r3
 8003a96:	f042 0202 	orrlt.w	r2, r2, #2
 8003a9a:	9307      	strge	r3, [sp, #28]
 8003a9c:	9307      	strlt	r3, [sp, #28]
 8003a9e:	bfb8      	it	lt
 8003aa0:	9204      	strlt	r2, [sp, #16]
 8003aa2:	7823      	ldrb	r3, [r4, #0]
 8003aa4:	2b2e      	cmp	r3, #46	; 0x2e
 8003aa6:	d10c      	bne.n	8003ac2 <_vfiprintf_r+0x15a>
 8003aa8:	7863      	ldrb	r3, [r4, #1]
 8003aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8003aac:	d134      	bne.n	8003b18 <_vfiprintf_r+0x1b0>
 8003aae:	9b03      	ldr	r3, [sp, #12]
 8003ab0:	1d1a      	adds	r2, r3, #4
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	9203      	str	r2, [sp, #12]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bfb8      	it	lt
 8003aba:	f04f 33ff 	movlt.w	r3, #4294967295
 8003abe:	3402      	adds	r4, #2
 8003ac0:	9305      	str	r3, [sp, #20]
 8003ac2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003b98 <_vfiprintf_r+0x230>
 8003ac6:	7821      	ldrb	r1, [r4, #0]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	4650      	mov	r0, sl
 8003acc:	f7fc fb88 	bl	80001e0 <memchr>
 8003ad0:	b138      	cbz	r0, 8003ae2 <_vfiprintf_r+0x17a>
 8003ad2:	9b04      	ldr	r3, [sp, #16]
 8003ad4:	eba0 000a 	sub.w	r0, r0, sl
 8003ad8:	2240      	movs	r2, #64	; 0x40
 8003ada:	4082      	lsls	r2, r0
 8003adc:	4313      	orrs	r3, r2
 8003ade:	3401      	adds	r4, #1
 8003ae0:	9304      	str	r3, [sp, #16]
 8003ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ae6:	4829      	ldr	r0, [pc, #164]	; (8003b8c <_vfiprintf_r+0x224>)
 8003ae8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003aec:	2206      	movs	r2, #6
 8003aee:	f7fc fb77 	bl	80001e0 <memchr>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d03f      	beq.n	8003b76 <_vfiprintf_r+0x20e>
 8003af6:	4b26      	ldr	r3, [pc, #152]	; (8003b90 <_vfiprintf_r+0x228>)
 8003af8:	bb1b      	cbnz	r3, 8003b42 <_vfiprintf_r+0x1da>
 8003afa:	9b03      	ldr	r3, [sp, #12]
 8003afc:	3307      	adds	r3, #7
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	3308      	adds	r3, #8
 8003b04:	9303      	str	r3, [sp, #12]
 8003b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b08:	443b      	add	r3, r7
 8003b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8003b0c:	e768      	b.n	80039e0 <_vfiprintf_r+0x78>
 8003b0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b12:	460c      	mov	r4, r1
 8003b14:	2001      	movs	r0, #1
 8003b16:	e7a6      	b.n	8003a66 <_vfiprintf_r+0xfe>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	3401      	adds	r4, #1
 8003b1c:	9305      	str	r3, [sp, #20]
 8003b1e:	4619      	mov	r1, r3
 8003b20:	f04f 0c0a 	mov.w	ip, #10
 8003b24:	4620      	mov	r0, r4
 8003b26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b2a:	3a30      	subs	r2, #48	; 0x30
 8003b2c:	2a09      	cmp	r2, #9
 8003b2e:	d903      	bls.n	8003b38 <_vfiprintf_r+0x1d0>
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0c6      	beq.n	8003ac2 <_vfiprintf_r+0x15a>
 8003b34:	9105      	str	r1, [sp, #20]
 8003b36:	e7c4      	b.n	8003ac2 <_vfiprintf_r+0x15a>
 8003b38:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b3c:	4604      	mov	r4, r0
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e7f0      	b.n	8003b24 <_vfiprintf_r+0x1bc>
 8003b42:	ab03      	add	r3, sp, #12
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	462a      	mov	r2, r5
 8003b48:	4b12      	ldr	r3, [pc, #72]	; (8003b94 <_vfiprintf_r+0x22c>)
 8003b4a:	a904      	add	r1, sp, #16
 8003b4c:	4630      	mov	r0, r6
 8003b4e:	f3af 8000 	nop.w
 8003b52:	4607      	mov	r7, r0
 8003b54:	1c78      	adds	r0, r7, #1
 8003b56:	d1d6      	bne.n	8003b06 <_vfiprintf_r+0x19e>
 8003b58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b5a:	07d9      	lsls	r1, r3, #31
 8003b5c:	d405      	bmi.n	8003b6a <_vfiprintf_r+0x202>
 8003b5e:	89ab      	ldrh	r3, [r5, #12]
 8003b60:	059a      	lsls	r2, r3, #22
 8003b62:	d402      	bmi.n	8003b6a <_vfiprintf_r+0x202>
 8003b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b66:	f7ff fddc 	bl	8003722 <__retarget_lock_release_recursive>
 8003b6a:	89ab      	ldrh	r3, [r5, #12]
 8003b6c:	065b      	lsls	r3, r3, #25
 8003b6e:	f53f af1d 	bmi.w	80039ac <_vfiprintf_r+0x44>
 8003b72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b74:	e71c      	b.n	80039b0 <_vfiprintf_r+0x48>
 8003b76:	ab03      	add	r3, sp, #12
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	462a      	mov	r2, r5
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <_vfiprintf_r+0x22c>)
 8003b7e:	a904      	add	r1, sp, #16
 8003b80:	4630      	mov	r0, r6
 8003b82:	f000 f879 	bl	8003c78 <_printf_i>
 8003b86:	e7e4      	b.n	8003b52 <_vfiprintf_r+0x1ea>
 8003b88:	080042e4 	.word	0x080042e4
 8003b8c:	080042ee 	.word	0x080042ee
 8003b90:	00000000 	.word	0x00000000
 8003b94:	08003943 	.word	0x08003943
 8003b98:	080042ea 	.word	0x080042ea

08003b9c <_printf_common>:
 8003b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ba0:	4616      	mov	r6, r2
 8003ba2:	4699      	mov	r9, r3
 8003ba4:	688a      	ldr	r2, [r1, #8]
 8003ba6:	690b      	ldr	r3, [r1, #16]
 8003ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003bac:	4293      	cmp	r3, r2
 8003bae:	bfb8      	it	lt
 8003bb0:	4613      	movlt	r3, r2
 8003bb2:	6033      	str	r3, [r6, #0]
 8003bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bb8:	4607      	mov	r7, r0
 8003bba:	460c      	mov	r4, r1
 8003bbc:	b10a      	cbz	r2, 8003bc2 <_printf_common+0x26>
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	6033      	str	r3, [r6, #0]
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	0699      	lsls	r1, r3, #26
 8003bc6:	bf42      	ittt	mi
 8003bc8:	6833      	ldrmi	r3, [r6, #0]
 8003bca:	3302      	addmi	r3, #2
 8003bcc:	6033      	strmi	r3, [r6, #0]
 8003bce:	6825      	ldr	r5, [r4, #0]
 8003bd0:	f015 0506 	ands.w	r5, r5, #6
 8003bd4:	d106      	bne.n	8003be4 <_printf_common+0x48>
 8003bd6:	f104 0a19 	add.w	sl, r4, #25
 8003bda:	68e3      	ldr	r3, [r4, #12]
 8003bdc:	6832      	ldr	r2, [r6, #0]
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	42ab      	cmp	r3, r5
 8003be2:	dc26      	bgt.n	8003c32 <_printf_common+0x96>
 8003be4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003be8:	1e13      	subs	r3, r2, #0
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	bf18      	it	ne
 8003bee:	2301      	movne	r3, #1
 8003bf0:	0692      	lsls	r2, r2, #26
 8003bf2:	d42b      	bmi.n	8003c4c <_printf_common+0xb0>
 8003bf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bf8:	4649      	mov	r1, r9
 8003bfa:	4638      	mov	r0, r7
 8003bfc:	47c0      	blx	r8
 8003bfe:	3001      	adds	r0, #1
 8003c00:	d01e      	beq.n	8003c40 <_printf_common+0xa4>
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	6922      	ldr	r2, [r4, #16]
 8003c06:	f003 0306 	and.w	r3, r3, #6
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	bf02      	ittt	eq
 8003c0e:	68e5      	ldreq	r5, [r4, #12]
 8003c10:	6833      	ldreq	r3, [r6, #0]
 8003c12:	1aed      	subeq	r5, r5, r3
 8003c14:	68a3      	ldr	r3, [r4, #8]
 8003c16:	bf0c      	ite	eq
 8003c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c1c:	2500      	movne	r5, #0
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	bfc4      	itt	gt
 8003c22:	1a9b      	subgt	r3, r3, r2
 8003c24:	18ed      	addgt	r5, r5, r3
 8003c26:	2600      	movs	r6, #0
 8003c28:	341a      	adds	r4, #26
 8003c2a:	42b5      	cmp	r5, r6
 8003c2c:	d11a      	bne.n	8003c64 <_printf_common+0xc8>
 8003c2e:	2000      	movs	r0, #0
 8003c30:	e008      	b.n	8003c44 <_printf_common+0xa8>
 8003c32:	2301      	movs	r3, #1
 8003c34:	4652      	mov	r2, sl
 8003c36:	4649      	mov	r1, r9
 8003c38:	4638      	mov	r0, r7
 8003c3a:	47c0      	blx	r8
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	d103      	bne.n	8003c48 <_printf_common+0xac>
 8003c40:	f04f 30ff 	mov.w	r0, #4294967295
 8003c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c48:	3501      	adds	r5, #1
 8003c4a:	e7c6      	b.n	8003bda <_printf_common+0x3e>
 8003c4c:	18e1      	adds	r1, r4, r3
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	2030      	movs	r0, #48	; 0x30
 8003c52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c56:	4422      	add	r2, r4
 8003c58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c60:	3302      	adds	r3, #2
 8003c62:	e7c7      	b.n	8003bf4 <_printf_common+0x58>
 8003c64:	2301      	movs	r3, #1
 8003c66:	4622      	mov	r2, r4
 8003c68:	4649      	mov	r1, r9
 8003c6a:	4638      	mov	r0, r7
 8003c6c:	47c0      	blx	r8
 8003c6e:	3001      	adds	r0, #1
 8003c70:	d0e6      	beq.n	8003c40 <_printf_common+0xa4>
 8003c72:	3601      	adds	r6, #1
 8003c74:	e7d9      	b.n	8003c2a <_printf_common+0x8e>
	...

08003c78 <_printf_i>:
 8003c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c7c:	7e0f      	ldrb	r7, [r1, #24]
 8003c7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003c80:	2f78      	cmp	r7, #120	; 0x78
 8003c82:	4691      	mov	r9, r2
 8003c84:	4680      	mov	r8, r0
 8003c86:	460c      	mov	r4, r1
 8003c88:	469a      	mov	sl, r3
 8003c8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003c8e:	d807      	bhi.n	8003ca0 <_printf_i+0x28>
 8003c90:	2f62      	cmp	r7, #98	; 0x62
 8003c92:	d80a      	bhi.n	8003caa <_printf_i+0x32>
 8003c94:	2f00      	cmp	r7, #0
 8003c96:	f000 80d4 	beq.w	8003e42 <_printf_i+0x1ca>
 8003c9a:	2f58      	cmp	r7, #88	; 0x58
 8003c9c:	f000 80c0 	beq.w	8003e20 <_printf_i+0x1a8>
 8003ca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ca4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ca8:	e03a      	b.n	8003d20 <_printf_i+0xa8>
 8003caa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003cae:	2b15      	cmp	r3, #21
 8003cb0:	d8f6      	bhi.n	8003ca0 <_printf_i+0x28>
 8003cb2:	a101      	add	r1, pc, #4	; (adr r1, 8003cb8 <_printf_i+0x40>)
 8003cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cb8:	08003d11 	.word	0x08003d11
 8003cbc:	08003d25 	.word	0x08003d25
 8003cc0:	08003ca1 	.word	0x08003ca1
 8003cc4:	08003ca1 	.word	0x08003ca1
 8003cc8:	08003ca1 	.word	0x08003ca1
 8003ccc:	08003ca1 	.word	0x08003ca1
 8003cd0:	08003d25 	.word	0x08003d25
 8003cd4:	08003ca1 	.word	0x08003ca1
 8003cd8:	08003ca1 	.word	0x08003ca1
 8003cdc:	08003ca1 	.word	0x08003ca1
 8003ce0:	08003ca1 	.word	0x08003ca1
 8003ce4:	08003e29 	.word	0x08003e29
 8003ce8:	08003d51 	.word	0x08003d51
 8003cec:	08003de3 	.word	0x08003de3
 8003cf0:	08003ca1 	.word	0x08003ca1
 8003cf4:	08003ca1 	.word	0x08003ca1
 8003cf8:	08003e4b 	.word	0x08003e4b
 8003cfc:	08003ca1 	.word	0x08003ca1
 8003d00:	08003d51 	.word	0x08003d51
 8003d04:	08003ca1 	.word	0x08003ca1
 8003d08:	08003ca1 	.word	0x08003ca1
 8003d0c:	08003deb 	.word	0x08003deb
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	602a      	str	r2, [r5, #0]
 8003d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d20:	2301      	movs	r3, #1
 8003d22:	e09f      	b.n	8003e64 <_printf_i+0x1ec>
 8003d24:	6820      	ldr	r0, [r4, #0]
 8003d26:	682b      	ldr	r3, [r5, #0]
 8003d28:	0607      	lsls	r7, r0, #24
 8003d2a:	f103 0104 	add.w	r1, r3, #4
 8003d2e:	6029      	str	r1, [r5, #0]
 8003d30:	d501      	bpl.n	8003d36 <_printf_i+0xbe>
 8003d32:	681e      	ldr	r6, [r3, #0]
 8003d34:	e003      	b.n	8003d3e <_printf_i+0xc6>
 8003d36:	0646      	lsls	r6, r0, #25
 8003d38:	d5fb      	bpl.n	8003d32 <_printf_i+0xba>
 8003d3a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d3e:	2e00      	cmp	r6, #0
 8003d40:	da03      	bge.n	8003d4a <_printf_i+0xd2>
 8003d42:	232d      	movs	r3, #45	; 0x2d
 8003d44:	4276      	negs	r6, r6
 8003d46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d4a:	485a      	ldr	r0, [pc, #360]	; (8003eb4 <_printf_i+0x23c>)
 8003d4c:	230a      	movs	r3, #10
 8003d4e:	e012      	b.n	8003d76 <_printf_i+0xfe>
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	6820      	ldr	r0, [r4, #0]
 8003d54:	1d19      	adds	r1, r3, #4
 8003d56:	6029      	str	r1, [r5, #0]
 8003d58:	0605      	lsls	r5, r0, #24
 8003d5a:	d501      	bpl.n	8003d60 <_printf_i+0xe8>
 8003d5c:	681e      	ldr	r6, [r3, #0]
 8003d5e:	e002      	b.n	8003d66 <_printf_i+0xee>
 8003d60:	0641      	lsls	r1, r0, #25
 8003d62:	d5fb      	bpl.n	8003d5c <_printf_i+0xe4>
 8003d64:	881e      	ldrh	r6, [r3, #0]
 8003d66:	4853      	ldr	r0, [pc, #332]	; (8003eb4 <_printf_i+0x23c>)
 8003d68:	2f6f      	cmp	r7, #111	; 0x6f
 8003d6a:	bf0c      	ite	eq
 8003d6c:	2308      	moveq	r3, #8
 8003d6e:	230a      	movne	r3, #10
 8003d70:	2100      	movs	r1, #0
 8003d72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d76:	6865      	ldr	r5, [r4, #4]
 8003d78:	60a5      	str	r5, [r4, #8]
 8003d7a:	2d00      	cmp	r5, #0
 8003d7c:	bfa2      	ittt	ge
 8003d7e:	6821      	ldrge	r1, [r4, #0]
 8003d80:	f021 0104 	bicge.w	r1, r1, #4
 8003d84:	6021      	strge	r1, [r4, #0]
 8003d86:	b90e      	cbnz	r6, 8003d8c <_printf_i+0x114>
 8003d88:	2d00      	cmp	r5, #0
 8003d8a:	d04b      	beq.n	8003e24 <_printf_i+0x1ac>
 8003d8c:	4615      	mov	r5, r2
 8003d8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d92:	fb03 6711 	mls	r7, r3, r1, r6
 8003d96:	5dc7      	ldrb	r7, [r0, r7]
 8003d98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d9c:	4637      	mov	r7, r6
 8003d9e:	42bb      	cmp	r3, r7
 8003da0:	460e      	mov	r6, r1
 8003da2:	d9f4      	bls.n	8003d8e <_printf_i+0x116>
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d10b      	bne.n	8003dc0 <_printf_i+0x148>
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	07de      	lsls	r6, r3, #31
 8003dac:	d508      	bpl.n	8003dc0 <_printf_i+0x148>
 8003dae:	6923      	ldr	r3, [r4, #16]
 8003db0:	6861      	ldr	r1, [r4, #4]
 8003db2:	4299      	cmp	r1, r3
 8003db4:	bfde      	ittt	le
 8003db6:	2330      	movle	r3, #48	; 0x30
 8003db8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003dbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003dc0:	1b52      	subs	r2, r2, r5
 8003dc2:	6122      	str	r2, [r4, #16]
 8003dc4:	f8cd a000 	str.w	sl, [sp]
 8003dc8:	464b      	mov	r3, r9
 8003dca:	aa03      	add	r2, sp, #12
 8003dcc:	4621      	mov	r1, r4
 8003dce:	4640      	mov	r0, r8
 8003dd0:	f7ff fee4 	bl	8003b9c <_printf_common>
 8003dd4:	3001      	adds	r0, #1
 8003dd6:	d14a      	bne.n	8003e6e <_printf_i+0x1f6>
 8003dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ddc:	b004      	add	sp, #16
 8003dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	f043 0320 	orr.w	r3, r3, #32
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	4833      	ldr	r0, [pc, #204]	; (8003eb8 <_printf_i+0x240>)
 8003dec:	2778      	movs	r7, #120	; 0x78
 8003dee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	6829      	ldr	r1, [r5, #0]
 8003df6:	061f      	lsls	r7, r3, #24
 8003df8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003dfc:	d402      	bmi.n	8003e04 <_printf_i+0x18c>
 8003dfe:	065f      	lsls	r7, r3, #25
 8003e00:	bf48      	it	mi
 8003e02:	b2b6      	uxthmi	r6, r6
 8003e04:	07df      	lsls	r7, r3, #31
 8003e06:	bf48      	it	mi
 8003e08:	f043 0320 	orrmi.w	r3, r3, #32
 8003e0c:	6029      	str	r1, [r5, #0]
 8003e0e:	bf48      	it	mi
 8003e10:	6023      	strmi	r3, [r4, #0]
 8003e12:	b91e      	cbnz	r6, 8003e1c <_printf_i+0x1a4>
 8003e14:	6823      	ldr	r3, [r4, #0]
 8003e16:	f023 0320 	bic.w	r3, r3, #32
 8003e1a:	6023      	str	r3, [r4, #0]
 8003e1c:	2310      	movs	r3, #16
 8003e1e:	e7a7      	b.n	8003d70 <_printf_i+0xf8>
 8003e20:	4824      	ldr	r0, [pc, #144]	; (8003eb4 <_printf_i+0x23c>)
 8003e22:	e7e4      	b.n	8003dee <_printf_i+0x176>
 8003e24:	4615      	mov	r5, r2
 8003e26:	e7bd      	b.n	8003da4 <_printf_i+0x12c>
 8003e28:	682b      	ldr	r3, [r5, #0]
 8003e2a:	6826      	ldr	r6, [r4, #0]
 8003e2c:	6961      	ldr	r1, [r4, #20]
 8003e2e:	1d18      	adds	r0, r3, #4
 8003e30:	6028      	str	r0, [r5, #0]
 8003e32:	0635      	lsls	r5, r6, #24
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	d501      	bpl.n	8003e3c <_printf_i+0x1c4>
 8003e38:	6019      	str	r1, [r3, #0]
 8003e3a:	e002      	b.n	8003e42 <_printf_i+0x1ca>
 8003e3c:	0670      	lsls	r0, r6, #25
 8003e3e:	d5fb      	bpl.n	8003e38 <_printf_i+0x1c0>
 8003e40:	8019      	strh	r1, [r3, #0]
 8003e42:	2300      	movs	r3, #0
 8003e44:	6123      	str	r3, [r4, #16]
 8003e46:	4615      	mov	r5, r2
 8003e48:	e7bc      	b.n	8003dc4 <_printf_i+0x14c>
 8003e4a:	682b      	ldr	r3, [r5, #0]
 8003e4c:	1d1a      	adds	r2, r3, #4
 8003e4e:	602a      	str	r2, [r5, #0]
 8003e50:	681d      	ldr	r5, [r3, #0]
 8003e52:	6862      	ldr	r2, [r4, #4]
 8003e54:	2100      	movs	r1, #0
 8003e56:	4628      	mov	r0, r5
 8003e58:	f7fc f9c2 	bl	80001e0 <memchr>
 8003e5c:	b108      	cbz	r0, 8003e62 <_printf_i+0x1ea>
 8003e5e:	1b40      	subs	r0, r0, r5
 8003e60:	6060      	str	r0, [r4, #4]
 8003e62:	6863      	ldr	r3, [r4, #4]
 8003e64:	6123      	str	r3, [r4, #16]
 8003e66:	2300      	movs	r3, #0
 8003e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e6c:	e7aa      	b.n	8003dc4 <_printf_i+0x14c>
 8003e6e:	6923      	ldr	r3, [r4, #16]
 8003e70:	462a      	mov	r2, r5
 8003e72:	4649      	mov	r1, r9
 8003e74:	4640      	mov	r0, r8
 8003e76:	47d0      	blx	sl
 8003e78:	3001      	adds	r0, #1
 8003e7a:	d0ad      	beq.n	8003dd8 <_printf_i+0x160>
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	079b      	lsls	r3, r3, #30
 8003e80:	d413      	bmi.n	8003eaa <_printf_i+0x232>
 8003e82:	68e0      	ldr	r0, [r4, #12]
 8003e84:	9b03      	ldr	r3, [sp, #12]
 8003e86:	4298      	cmp	r0, r3
 8003e88:	bfb8      	it	lt
 8003e8a:	4618      	movlt	r0, r3
 8003e8c:	e7a6      	b.n	8003ddc <_printf_i+0x164>
 8003e8e:	2301      	movs	r3, #1
 8003e90:	4632      	mov	r2, r6
 8003e92:	4649      	mov	r1, r9
 8003e94:	4640      	mov	r0, r8
 8003e96:	47d0      	blx	sl
 8003e98:	3001      	adds	r0, #1
 8003e9a:	d09d      	beq.n	8003dd8 <_printf_i+0x160>
 8003e9c:	3501      	adds	r5, #1
 8003e9e:	68e3      	ldr	r3, [r4, #12]
 8003ea0:	9903      	ldr	r1, [sp, #12]
 8003ea2:	1a5b      	subs	r3, r3, r1
 8003ea4:	42ab      	cmp	r3, r5
 8003ea6:	dcf2      	bgt.n	8003e8e <_printf_i+0x216>
 8003ea8:	e7eb      	b.n	8003e82 <_printf_i+0x20a>
 8003eaa:	2500      	movs	r5, #0
 8003eac:	f104 0619 	add.w	r6, r4, #25
 8003eb0:	e7f5      	b.n	8003e9e <_printf_i+0x226>
 8003eb2:	bf00      	nop
 8003eb4:	080042f5 	.word	0x080042f5
 8003eb8:	08004306 	.word	0x08004306

08003ebc <__sflush_r>:
 8003ebc:	898a      	ldrh	r2, [r1, #12]
 8003ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ec2:	4605      	mov	r5, r0
 8003ec4:	0710      	lsls	r0, r2, #28
 8003ec6:	460c      	mov	r4, r1
 8003ec8:	d458      	bmi.n	8003f7c <__sflush_r+0xc0>
 8003eca:	684b      	ldr	r3, [r1, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	dc05      	bgt.n	8003edc <__sflush_r+0x20>
 8003ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	dc02      	bgt.n	8003edc <__sflush_r+0x20>
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ede:	2e00      	cmp	r6, #0
 8003ee0:	d0f9      	beq.n	8003ed6 <__sflush_r+0x1a>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ee8:	682f      	ldr	r7, [r5, #0]
 8003eea:	6a21      	ldr	r1, [r4, #32]
 8003eec:	602b      	str	r3, [r5, #0]
 8003eee:	d032      	beq.n	8003f56 <__sflush_r+0x9a>
 8003ef0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ef2:	89a3      	ldrh	r3, [r4, #12]
 8003ef4:	075a      	lsls	r2, r3, #29
 8003ef6:	d505      	bpl.n	8003f04 <__sflush_r+0x48>
 8003ef8:	6863      	ldr	r3, [r4, #4]
 8003efa:	1ac0      	subs	r0, r0, r3
 8003efc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003efe:	b10b      	cbz	r3, 8003f04 <__sflush_r+0x48>
 8003f00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f02:	1ac0      	subs	r0, r0, r3
 8003f04:	2300      	movs	r3, #0
 8003f06:	4602      	mov	r2, r0
 8003f08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f0a:	6a21      	ldr	r1, [r4, #32]
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	47b0      	blx	r6
 8003f10:	1c43      	adds	r3, r0, #1
 8003f12:	89a3      	ldrh	r3, [r4, #12]
 8003f14:	d106      	bne.n	8003f24 <__sflush_r+0x68>
 8003f16:	6829      	ldr	r1, [r5, #0]
 8003f18:	291d      	cmp	r1, #29
 8003f1a:	d82b      	bhi.n	8003f74 <__sflush_r+0xb8>
 8003f1c:	4a29      	ldr	r2, [pc, #164]	; (8003fc4 <__sflush_r+0x108>)
 8003f1e:	410a      	asrs	r2, r1
 8003f20:	07d6      	lsls	r6, r2, #31
 8003f22:	d427      	bmi.n	8003f74 <__sflush_r+0xb8>
 8003f24:	2200      	movs	r2, #0
 8003f26:	6062      	str	r2, [r4, #4]
 8003f28:	04d9      	lsls	r1, r3, #19
 8003f2a:	6922      	ldr	r2, [r4, #16]
 8003f2c:	6022      	str	r2, [r4, #0]
 8003f2e:	d504      	bpl.n	8003f3a <__sflush_r+0x7e>
 8003f30:	1c42      	adds	r2, r0, #1
 8003f32:	d101      	bne.n	8003f38 <__sflush_r+0x7c>
 8003f34:	682b      	ldr	r3, [r5, #0]
 8003f36:	b903      	cbnz	r3, 8003f3a <__sflush_r+0x7e>
 8003f38:	6560      	str	r0, [r4, #84]	; 0x54
 8003f3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f3c:	602f      	str	r7, [r5, #0]
 8003f3e:	2900      	cmp	r1, #0
 8003f40:	d0c9      	beq.n	8003ed6 <__sflush_r+0x1a>
 8003f42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f46:	4299      	cmp	r1, r3
 8003f48:	d002      	beq.n	8003f50 <__sflush_r+0x94>
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	f7ff fbea 	bl	8003724 <_free_r>
 8003f50:	2000      	movs	r0, #0
 8003f52:	6360      	str	r0, [r4, #52]	; 0x34
 8003f54:	e7c0      	b.n	8003ed8 <__sflush_r+0x1c>
 8003f56:	2301      	movs	r3, #1
 8003f58:	4628      	mov	r0, r5
 8003f5a:	47b0      	blx	r6
 8003f5c:	1c41      	adds	r1, r0, #1
 8003f5e:	d1c8      	bne.n	8003ef2 <__sflush_r+0x36>
 8003f60:	682b      	ldr	r3, [r5, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0c5      	beq.n	8003ef2 <__sflush_r+0x36>
 8003f66:	2b1d      	cmp	r3, #29
 8003f68:	d001      	beq.n	8003f6e <__sflush_r+0xb2>
 8003f6a:	2b16      	cmp	r3, #22
 8003f6c:	d101      	bne.n	8003f72 <__sflush_r+0xb6>
 8003f6e:	602f      	str	r7, [r5, #0]
 8003f70:	e7b1      	b.n	8003ed6 <__sflush_r+0x1a>
 8003f72:	89a3      	ldrh	r3, [r4, #12]
 8003f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f78:	81a3      	strh	r3, [r4, #12]
 8003f7a:	e7ad      	b.n	8003ed8 <__sflush_r+0x1c>
 8003f7c:	690f      	ldr	r7, [r1, #16]
 8003f7e:	2f00      	cmp	r7, #0
 8003f80:	d0a9      	beq.n	8003ed6 <__sflush_r+0x1a>
 8003f82:	0793      	lsls	r3, r2, #30
 8003f84:	680e      	ldr	r6, [r1, #0]
 8003f86:	bf08      	it	eq
 8003f88:	694b      	ldreq	r3, [r1, #20]
 8003f8a:	600f      	str	r7, [r1, #0]
 8003f8c:	bf18      	it	ne
 8003f8e:	2300      	movne	r3, #0
 8003f90:	eba6 0807 	sub.w	r8, r6, r7
 8003f94:	608b      	str	r3, [r1, #8]
 8003f96:	f1b8 0f00 	cmp.w	r8, #0
 8003f9a:	dd9c      	ble.n	8003ed6 <__sflush_r+0x1a>
 8003f9c:	6a21      	ldr	r1, [r4, #32]
 8003f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003fa0:	4643      	mov	r3, r8
 8003fa2:	463a      	mov	r2, r7
 8003fa4:	4628      	mov	r0, r5
 8003fa6:	47b0      	blx	r6
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	dc06      	bgt.n	8003fba <__sflush_r+0xfe>
 8003fac:	89a3      	ldrh	r3, [r4, #12]
 8003fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fb2:	81a3      	strh	r3, [r4, #12]
 8003fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb8:	e78e      	b.n	8003ed8 <__sflush_r+0x1c>
 8003fba:	4407      	add	r7, r0
 8003fbc:	eba8 0800 	sub.w	r8, r8, r0
 8003fc0:	e7e9      	b.n	8003f96 <__sflush_r+0xda>
 8003fc2:	bf00      	nop
 8003fc4:	dfbffffe 	.word	0xdfbffffe

08003fc8 <_fflush_r>:
 8003fc8:	b538      	push	{r3, r4, r5, lr}
 8003fca:	690b      	ldr	r3, [r1, #16]
 8003fcc:	4605      	mov	r5, r0
 8003fce:	460c      	mov	r4, r1
 8003fd0:	b913      	cbnz	r3, 8003fd8 <_fflush_r+0x10>
 8003fd2:	2500      	movs	r5, #0
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	bd38      	pop	{r3, r4, r5, pc}
 8003fd8:	b118      	cbz	r0, 8003fe2 <_fflush_r+0x1a>
 8003fda:	6a03      	ldr	r3, [r0, #32]
 8003fdc:	b90b      	cbnz	r3, 8003fe2 <_fflush_r+0x1a>
 8003fde:	f7ff fa9b 	bl	8003518 <__sinit>
 8003fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f3      	beq.n	8003fd2 <_fflush_r+0xa>
 8003fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003fec:	07d0      	lsls	r0, r2, #31
 8003fee:	d404      	bmi.n	8003ffa <_fflush_r+0x32>
 8003ff0:	0599      	lsls	r1, r3, #22
 8003ff2:	d402      	bmi.n	8003ffa <_fflush_r+0x32>
 8003ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ff6:	f7ff fb93 	bl	8003720 <__retarget_lock_acquire_recursive>
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	f7ff ff5d 	bl	8003ebc <__sflush_r>
 8004002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004004:	07da      	lsls	r2, r3, #31
 8004006:	4605      	mov	r5, r0
 8004008:	d4e4      	bmi.n	8003fd4 <_fflush_r+0xc>
 800400a:	89a3      	ldrh	r3, [r4, #12]
 800400c:	059b      	lsls	r3, r3, #22
 800400e:	d4e1      	bmi.n	8003fd4 <_fflush_r+0xc>
 8004010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004012:	f7ff fb86 	bl	8003722 <__retarget_lock_release_recursive>
 8004016:	e7dd      	b.n	8003fd4 <_fflush_r+0xc>

08004018 <__swbuf_r>:
 8004018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800401a:	460e      	mov	r6, r1
 800401c:	4614      	mov	r4, r2
 800401e:	4605      	mov	r5, r0
 8004020:	b118      	cbz	r0, 800402a <__swbuf_r+0x12>
 8004022:	6a03      	ldr	r3, [r0, #32]
 8004024:	b90b      	cbnz	r3, 800402a <__swbuf_r+0x12>
 8004026:	f7ff fa77 	bl	8003518 <__sinit>
 800402a:	69a3      	ldr	r3, [r4, #24]
 800402c:	60a3      	str	r3, [r4, #8]
 800402e:	89a3      	ldrh	r3, [r4, #12]
 8004030:	071a      	lsls	r2, r3, #28
 8004032:	d525      	bpl.n	8004080 <__swbuf_r+0x68>
 8004034:	6923      	ldr	r3, [r4, #16]
 8004036:	b31b      	cbz	r3, 8004080 <__swbuf_r+0x68>
 8004038:	6823      	ldr	r3, [r4, #0]
 800403a:	6922      	ldr	r2, [r4, #16]
 800403c:	1a98      	subs	r0, r3, r2
 800403e:	6963      	ldr	r3, [r4, #20]
 8004040:	b2f6      	uxtb	r6, r6
 8004042:	4283      	cmp	r3, r0
 8004044:	4637      	mov	r7, r6
 8004046:	dc04      	bgt.n	8004052 <__swbuf_r+0x3a>
 8004048:	4621      	mov	r1, r4
 800404a:	4628      	mov	r0, r5
 800404c:	f7ff ffbc 	bl	8003fc8 <_fflush_r>
 8004050:	b9e0      	cbnz	r0, 800408c <__swbuf_r+0x74>
 8004052:	68a3      	ldr	r3, [r4, #8]
 8004054:	3b01      	subs	r3, #1
 8004056:	60a3      	str	r3, [r4, #8]
 8004058:	6823      	ldr	r3, [r4, #0]
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	6022      	str	r2, [r4, #0]
 800405e:	701e      	strb	r6, [r3, #0]
 8004060:	6962      	ldr	r2, [r4, #20]
 8004062:	1c43      	adds	r3, r0, #1
 8004064:	429a      	cmp	r2, r3
 8004066:	d004      	beq.n	8004072 <__swbuf_r+0x5a>
 8004068:	89a3      	ldrh	r3, [r4, #12]
 800406a:	07db      	lsls	r3, r3, #31
 800406c:	d506      	bpl.n	800407c <__swbuf_r+0x64>
 800406e:	2e0a      	cmp	r6, #10
 8004070:	d104      	bne.n	800407c <__swbuf_r+0x64>
 8004072:	4621      	mov	r1, r4
 8004074:	4628      	mov	r0, r5
 8004076:	f7ff ffa7 	bl	8003fc8 <_fflush_r>
 800407a:	b938      	cbnz	r0, 800408c <__swbuf_r+0x74>
 800407c:	4638      	mov	r0, r7
 800407e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004080:	4621      	mov	r1, r4
 8004082:	4628      	mov	r0, r5
 8004084:	f000 f806 	bl	8004094 <__swsetup_r>
 8004088:	2800      	cmp	r0, #0
 800408a:	d0d5      	beq.n	8004038 <__swbuf_r+0x20>
 800408c:	f04f 37ff 	mov.w	r7, #4294967295
 8004090:	e7f4      	b.n	800407c <__swbuf_r+0x64>
	...

08004094 <__swsetup_r>:
 8004094:	b538      	push	{r3, r4, r5, lr}
 8004096:	4b2a      	ldr	r3, [pc, #168]	; (8004140 <__swsetup_r+0xac>)
 8004098:	4605      	mov	r5, r0
 800409a:	6818      	ldr	r0, [r3, #0]
 800409c:	460c      	mov	r4, r1
 800409e:	b118      	cbz	r0, 80040a8 <__swsetup_r+0x14>
 80040a0:	6a03      	ldr	r3, [r0, #32]
 80040a2:	b90b      	cbnz	r3, 80040a8 <__swsetup_r+0x14>
 80040a4:	f7ff fa38 	bl	8003518 <__sinit>
 80040a8:	89a3      	ldrh	r3, [r4, #12]
 80040aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80040ae:	0718      	lsls	r0, r3, #28
 80040b0:	d422      	bmi.n	80040f8 <__swsetup_r+0x64>
 80040b2:	06d9      	lsls	r1, r3, #27
 80040b4:	d407      	bmi.n	80040c6 <__swsetup_r+0x32>
 80040b6:	2309      	movs	r3, #9
 80040b8:	602b      	str	r3, [r5, #0]
 80040ba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	e034      	b.n	8004130 <__swsetup_r+0x9c>
 80040c6:	0758      	lsls	r0, r3, #29
 80040c8:	d512      	bpl.n	80040f0 <__swsetup_r+0x5c>
 80040ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040cc:	b141      	cbz	r1, 80040e0 <__swsetup_r+0x4c>
 80040ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040d2:	4299      	cmp	r1, r3
 80040d4:	d002      	beq.n	80040dc <__swsetup_r+0x48>
 80040d6:	4628      	mov	r0, r5
 80040d8:	f7ff fb24 	bl	8003724 <_free_r>
 80040dc:	2300      	movs	r3, #0
 80040de:	6363      	str	r3, [r4, #52]	; 0x34
 80040e0:	89a3      	ldrh	r3, [r4, #12]
 80040e2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80040e6:	81a3      	strh	r3, [r4, #12]
 80040e8:	2300      	movs	r3, #0
 80040ea:	6063      	str	r3, [r4, #4]
 80040ec:	6923      	ldr	r3, [r4, #16]
 80040ee:	6023      	str	r3, [r4, #0]
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	f043 0308 	orr.w	r3, r3, #8
 80040f6:	81a3      	strh	r3, [r4, #12]
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	b94b      	cbnz	r3, 8004110 <__swsetup_r+0x7c>
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004106:	d003      	beq.n	8004110 <__swsetup_r+0x7c>
 8004108:	4621      	mov	r1, r4
 800410a:	4628      	mov	r0, r5
 800410c:	f000 f850 	bl	80041b0 <__smakebuf_r>
 8004110:	89a0      	ldrh	r0, [r4, #12]
 8004112:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004116:	f010 0301 	ands.w	r3, r0, #1
 800411a:	d00a      	beq.n	8004132 <__swsetup_r+0x9e>
 800411c:	2300      	movs	r3, #0
 800411e:	60a3      	str	r3, [r4, #8]
 8004120:	6963      	ldr	r3, [r4, #20]
 8004122:	425b      	negs	r3, r3
 8004124:	61a3      	str	r3, [r4, #24]
 8004126:	6923      	ldr	r3, [r4, #16]
 8004128:	b943      	cbnz	r3, 800413c <__swsetup_r+0xa8>
 800412a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800412e:	d1c4      	bne.n	80040ba <__swsetup_r+0x26>
 8004130:	bd38      	pop	{r3, r4, r5, pc}
 8004132:	0781      	lsls	r1, r0, #30
 8004134:	bf58      	it	pl
 8004136:	6963      	ldrpl	r3, [r4, #20]
 8004138:	60a3      	str	r3, [r4, #8]
 800413a:	e7f4      	b.n	8004126 <__swsetup_r+0x92>
 800413c:	2000      	movs	r0, #0
 800413e:	e7f7      	b.n	8004130 <__swsetup_r+0x9c>
 8004140:	20000064 	.word	0x20000064

08004144 <_sbrk_r>:
 8004144:	b538      	push	{r3, r4, r5, lr}
 8004146:	4d06      	ldr	r5, [pc, #24]	; (8004160 <_sbrk_r+0x1c>)
 8004148:	2300      	movs	r3, #0
 800414a:	4604      	mov	r4, r0
 800414c:	4608      	mov	r0, r1
 800414e:	602b      	str	r3, [r5, #0]
 8004150:	f7fc fc36 	bl	80009c0 <_sbrk>
 8004154:	1c43      	adds	r3, r0, #1
 8004156:	d102      	bne.n	800415e <_sbrk_r+0x1a>
 8004158:	682b      	ldr	r3, [r5, #0]
 800415a:	b103      	cbz	r3, 800415e <_sbrk_r+0x1a>
 800415c:	6023      	str	r3, [r4, #0]
 800415e:	bd38      	pop	{r3, r4, r5, pc}
 8004160:	200002d0 	.word	0x200002d0

08004164 <__swhatbuf_r>:
 8004164:	b570      	push	{r4, r5, r6, lr}
 8004166:	460c      	mov	r4, r1
 8004168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800416c:	2900      	cmp	r1, #0
 800416e:	b096      	sub	sp, #88	; 0x58
 8004170:	4615      	mov	r5, r2
 8004172:	461e      	mov	r6, r3
 8004174:	da0d      	bge.n	8004192 <__swhatbuf_r+0x2e>
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	f013 0f80 	tst.w	r3, #128	; 0x80
 800417c:	f04f 0100 	mov.w	r1, #0
 8004180:	bf0c      	ite	eq
 8004182:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004186:	2340      	movne	r3, #64	; 0x40
 8004188:	2000      	movs	r0, #0
 800418a:	6031      	str	r1, [r6, #0]
 800418c:	602b      	str	r3, [r5, #0]
 800418e:	b016      	add	sp, #88	; 0x58
 8004190:	bd70      	pop	{r4, r5, r6, pc}
 8004192:	466a      	mov	r2, sp
 8004194:	f000 f848 	bl	8004228 <_fstat_r>
 8004198:	2800      	cmp	r0, #0
 800419a:	dbec      	blt.n	8004176 <__swhatbuf_r+0x12>
 800419c:	9901      	ldr	r1, [sp, #4]
 800419e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80041a2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80041a6:	4259      	negs	r1, r3
 80041a8:	4159      	adcs	r1, r3
 80041aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041ae:	e7eb      	b.n	8004188 <__swhatbuf_r+0x24>

080041b0 <__smakebuf_r>:
 80041b0:	898b      	ldrh	r3, [r1, #12]
 80041b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80041b4:	079d      	lsls	r5, r3, #30
 80041b6:	4606      	mov	r6, r0
 80041b8:	460c      	mov	r4, r1
 80041ba:	d507      	bpl.n	80041cc <__smakebuf_r+0x1c>
 80041bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	6123      	str	r3, [r4, #16]
 80041c4:	2301      	movs	r3, #1
 80041c6:	6163      	str	r3, [r4, #20]
 80041c8:	b002      	add	sp, #8
 80041ca:	bd70      	pop	{r4, r5, r6, pc}
 80041cc:	ab01      	add	r3, sp, #4
 80041ce:	466a      	mov	r2, sp
 80041d0:	f7ff ffc8 	bl	8004164 <__swhatbuf_r>
 80041d4:	9900      	ldr	r1, [sp, #0]
 80041d6:	4605      	mov	r5, r0
 80041d8:	4630      	mov	r0, r6
 80041da:	f7ff fb0f 	bl	80037fc <_malloc_r>
 80041de:	b948      	cbnz	r0, 80041f4 <__smakebuf_r+0x44>
 80041e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041e4:	059a      	lsls	r2, r3, #22
 80041e6:	d4ef      	bmi.n	80041c8 <__smakebuf_r+0x18>
 80041e8:	f023 0303 	bic.w	r3, r3, #3
 80041ec:	f043 0302 	orr.w	r3, r3, #2
 80041f0:	81a3      	strh	r3, [r4, #12]
 80041f2:	e7e3      	b.n	80041bc <__smakebuf_r+0xc>
 80041f4:	89a3      	ldrh	r3, [r4, #12]
 80041f6:	6020      	str	r0, [r4, #0]
 80041f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041fc:	81a3      	strh	r3, [r4, #12]
 80041fe:	9b00      	ldr	r3, [sp, #0]
 8004200:	6163      	str	r3, [r4, #20]
 8004202:	9b01      	ldr	r3, [sp, #4]
 8004204:	6120      	str	r0, [r4, #16]
 8004206:	b15b      	cbz	r3, 8004220 <__smakebuf_r+0x70>
 8004208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800420c:	4630      	mov	r0, r6
 800420e:	f000 f81d 	bl	800424c <_isatty_r>
 8004212:	b128      	cbz	r0, 8004220 <__smakebuf_r+0x70>
 8004214:	89a3      	ldrh	r3, [r4, #12]
 8004216:	f023 0303 	bic.w	r3, r3, #3
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	81a3      	strh	r3, [r4, #12]
 8004220:	89a3      	ldrh	r3, [r4, #12]
 8004222:	431d      	orrs	r5, r3
 8004224:	81a5      	strh	r5, [r4, #12]
 8004226:	e7cf      	b.n	80041c8 <__smakebuf_r+0x18>

08004228 <_fstat_r>:
 8004228:	b538      	push	{r3, r4, r5, lr}
 800422a:	4d07      	ldr	r5, [pc, #28]	; (8004248 <_fstat_r+0x20>)
 800422c:	2300      	movs	r3, #0
 800422e:	4604      	mov	r4, r0
 8004230:	4608      	mov	r0, r1
 8004232:	4611      	mov	r1, r2
 8004234:	602b      	str	r3, [r5, #0]
 8004236:	f7fc fb9a 	bl	800096e <_fstat>
 800423a:	1c43      	adds	r3, r0, #1
 800423c:	d102      	bne.n	8004244 <_fstat_r+0x1c>
 800423e:	682b      	ldr	r3, [r5, #0]
 8004240:	b103      	cbz	r3, 8004244 <_fstat_r+0x1c>
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	bd38      	pop	{r3, r4, r5, pc}
 8004246:	bf00      	nop
 8004248:	200002d0 	.word	0x200002d0

0800424c <_isatty_r>:
 800424c:	b538      	push	{r3, r4, r5, lr}
 800424e:	4d06      	ldr	r5, [pc, #24]	; (8004268 <_isatty_r+0x1c>)
 8004250:	2300      	movs	r3, #0
 8004252:	4604      	mov	r4, r0
 8004254:	4608      	mov	r0, r1
 8004256:	602b      	str	r3, [r5, #0]
 8004258:	f7fc fb99 	bl	800098e <_isatty>
 800425c:	1c43      	adds	r3, r0, #1
 800425e:	d102      	bne.n	8004266 <_isatty_r+0x1a>
 8004260:	682b      	ldr	r3, [r5, #0]
 8004262:	b103      	cbz	r3, 8004266 <_isatty_r+0x1a>
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	bd38      	pop	{r3, r4, r5, pc}
 8004268:	200002d0 	.word	0x200002d0

0800426c <_init>:
 800426c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426e:	bf00      	nop
 8004270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004272:	bc08      	pop	{r3}
 8004274:	469e      	mov	lr, r3
 8004276:	4770      	bx	lr

08004278 <_fini>:
 8004278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427a:	bf00      	nop
 800427c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427e:	bc08      	pop	{r3}
 8004280:	469e      	mov	lr, r3
 8004282:	4770      	bx	lr
