

================================================================
== Vivado HLS Report for 'pgconv64_64u_s'
================================================================
* Date:           Sun Sep  6 13:26:52 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.454 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      327|      327| 3.270 us | 3.270 us |  327|  327|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_engine_64_fu_440  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_449  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_458  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_467  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_476  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_486  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_relu_fu_498               |relu               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_sum_engine_fu_519         |sum_engine         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_batch_norm_fu_533         |batch_norm         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      325|      325|        11|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    385|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     300|   3645|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    515|    -|
|Register         |        -|      -|     327|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     627|   4545|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |           Instance           |        Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |ResNet_mux_42_1_1_1_U608      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U609      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U610      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U611      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U612      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U613      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U614      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U615      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U616      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U617      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U618      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U619      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U620      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U621      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U622      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U623      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U624      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U625      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |grp_batch_norm_fu_533         |batch_norm           |        0|      0|   0|   94|    0|
    |grp_compute_engine_64_fu_440  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_449  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_458  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_467  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_476  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_486  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_relu_fu_498               |relu                 |        0|      0|   0|  369|    0|
    |grp_sum_engine_fu_519         |sum_engine           |        0|      0|   0|  128|    0|
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |Total                         |                     |        0|      0| 300| 3645|    0|
    +------------------------------+---------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_587_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln109_1_fu_667_p2      |     +    |      0|  0|  12|           2|           4|
    |add_ln109_2_fu_639_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln109_3_fu_677_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln109_fu_569_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln110_fu_692_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln111_1_fu_750_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln112_1_fu_731_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln112_fu_725_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln113_fu_881_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln114_fu_895_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln115_1_fu_870_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln115_2_fu_876_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln115_fu_653_p2        |     +    |      0|  0|  12|           2|           4|
    |add_ln116_fu_890_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln117_fu_904_p2        |     +    |      0|  0|  15|           8|           8|
    |col_fu_741_p2              |     +    |      0|  0|  12|           1|           4|
    |row_fu_575_p2              |     +    |      0|  0|  12|           4|           1|
    |ap_condition_452           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_466           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_471           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_477           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_548_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln103_fu_581_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln104_fu_593_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1494_fu_1229_p2     |   icmp   |      0|  0|  11|           5|           1|
    |select_ln109_1_fu_607_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_2_fu_645_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_3_fu_659_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_4_fu_773_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln109_5_fu_817_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln109_fu_599_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln110_1_fu_839_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln110_fu_795_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln111_1_fu_966_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln111_fu_922_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln112_1_fu_988_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln112_fu_944_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln113_1_fu_1062_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln113_fu_1018_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln114_1_fu_1084_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln114_fu_1040_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln115_1_fu_1154_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln115_fu_1110_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln116_1_fu_1176_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln116_fu_1132_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln117_1_fu_1220_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln117_fu_1198_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln131_1_fu_1253_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln131_2_fu_1267_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln131_fu_1239_p3    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 385|         168|         206|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_433_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_411_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_422_p4           |   9|          2|    4|          8|
    |bottom1_V_address0                       |  33|          6|    7|         42|
    |bottom1_V_address1                       |  27|          5|    7|         35|
    |col_0_reg_429                            |   9|          2|    4|          8|
    |grp_batch_norm_fu_533_sum_V              |  21|          4|    8|         32|
    |grp_compute_engine_64_fu_440_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_449_b_V         |  15|          3|   64|        192|
    |grp_compute_engine_64_fu_449_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_458_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_467_w_V         |  27|          5|   64|        320|
    |grp_sum_engine_fu_519_t0_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t1_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t2_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t3_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t4_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t5_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t6_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t7_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t8_V               |  21|          4|    6|         24|
    |indvar_flatten_reg_407                   |   9|          2|    7|         14|
    |row_0_reg_418                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 515|         99|  428|       2059|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_1301                         |   7|   0|    7|          0|
    |add_ln109_2_reg_1311                       |   7|   0|    8|          1|
    |add_ln112_reg_1351                         |   7|   0|    8|          1|
    |add_ln115_2_reg_1378                       |   8|   0|    8|          0|
    |add_ln116_reg_1408                         |   8|   0|    8|          0|
    |add_ln117_reg_1418                         |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |col_0_reg_429                              |   4|   0|    4|          0|
    |col_reg_1362                               |   4|   0|    4|          0|
    |grp_compute_engine_64_fu_440_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_449_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_458_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_486_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln103_reg_1297                        |   1|   0|    1|          0|
    |icmp_ln103_reg_1297_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten_reg_407                     |   7|   0|    7|          0|
    |p_080_1_reg_1428                           |   6|   0|    6|          0|
    |p_080_2_reg_1438                           |   6|   0|    6|          0|
    |p_080_2_reg_1438_pp0_iter1_reg             |   6|   0|    6|          0|
    |p_s_reg_1423                               |   6|   0|    6|          0|
    |reg_554                                    |   6|   0|    6|          0|
    |reg_560                                    |  12|   0|   12|          0|
    |row_0_reg_418                              |   4|   0|    4|          0|
    |select_ln109_2_reg_1316                    |   4|   0|    4|          0|
    |select_ln109_3_reg_1323                    |   4|   0|    4|          0|
    |select_ln109_reg_1306                      |   4|   0|    4|          0|
    |select_ln131_1_reg_1569                    |   8|   0|    8|          0|
    |select_ln131_2_reg_1574                    |   8|   0|    8|          0|
    |sum_V_ret_reg_1553                         |   8|   0|    8|          0|
    |tmp1_V_0_1_reg_1433                        |   6|   0|    6|          0|
    |tmp1_V_0_2_reg_1443                        |   6|   0|    6|          0|
    |tmp1_V_0_2_reg_1443_pp0_iter1_reg          |   6|   0|    6|          0|
    |tmp2_V_0_1_reg_1468                        |   6|   0|    6|          0|
    |tmp2_V_0_2_reg_1478                        |   6|   0|    6|          0|
    |tmp2_V_reg_1458                            |   6|   0|    6|          0|
    |tmp3_V_0_1_reg_1473                        |   6|   0|    6|          0|
    |tmp3_V_0_2_reg_1483                        |   6|   0|    6|          0|
    |tmp3_V_reg_1463                            |   6|   0|    6|          0|
    |tmp4_V_0_1_reg_1503                        |   6|   0|    6|          0|
    |tmp4_V_0_2_reg_1513                        |   6|   0|    6|          0|
    |tmp4_V_reg_1493                            |   6|   0|    6|          0|
    |tmp5_V_0_1_reg_1508                        |   6|   0|    6|          0|
    |tmp5_V_0_2_reg_1518                        |   6|   0|    6|          0|
    |tmp5_V_reg_1498                            |   6|   0|    6|          0|
    |tmp6_V_0_1_reg_1533                        |   6|   0|    6|          0|
    |tmp6_V_0_2_reg_1543                        |   6|   0|    6|          0|
    |tmp6_V_reg_1523                            |   6|   0|    6|          0|
    |tmp7_V_0_1_reg_1538                        |   6|   0|    6|          0|
    |tmp7_V_0_2_reg_1548                        |   6|   0|    6|          0|
    |tmp7_V_reg_1528                            |   6|   0|    6|          0|
    |tmp8_V_0_2_reg_1564                        |   6|   0|    6|          0|
    |tmp_106_reg_1559                           |   5|   0|    5|          0|
    |trunc_ln109_reg_1275                       |   2|   0|    2|          0|
    |zext_ln109_2_reg_1329                      |   4|   0|    8|          4|
    |zext_ln110_reg_1340                        |   4|   0|    8|          4|
    |zext_ln111_reg_1367                        |   4|   0|    8|          4|
    |zext_ln113_reg_1383                        |   8|   0|   64|         56|
    |zext_ln113_reg_1383_pp0_iter1_reg          |   8|   0|   64|         56|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 327|   0|  453|        126|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|bottom1_V_address0  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce0       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q0        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_address1  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce1       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q1        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|c                   |  in |    3|   ap_none  |       c       |    scalar    |
|top_0_V_address0    | out |    7|  ap_memory |    top_0_V    |     array    |
|top_0_V_ce0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_we0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_d0          | out |   12|  ap_memory |    top_0_V    |     array    |
|top_1_V_address0    | out |    7|  ap_memory |    top_1_V    |     array    |
|top_1_V_ce0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_we0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_d0          | out |   12|  ap_memory |    top_1_V    |     array    |
|top_2_V_address0    | out |    7|  ap_memory |    top_2_V    |     array    |
|top_2_V_ce0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_we0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_d0          | out |   12|  ap_memory |    top_2_V    |     array    |
|top_3_V_address0    | out |    7|  ap_memory |    top_3_V    |     array    |
|top_3_V_ce0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_we0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_d0          | out |   12|  ap_memory |    top_3_V    |     array    |
|top_4_V_address0    | out |    7|  ap_memory |    top_4_V    |     array    |
|top_4_V_ce0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_we0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_d0          | out |   12|  ap_memory |    top_4_V    |     array    |
|top_5_V_address0    | out |    7|  ap_memory |    top_5_V    |     array    |
|top_5_V_ce0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_we0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_d0          | out |   12|  ap_memory |    top_5_V    |     array    |
|top_6_V_address0    | out |    7|  ap_memory |    top_6_V    |     array    |
|top_6_V_ce0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_we0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_d0          | out |   12|  ap_memory |    top_6_V    |     array    |
|top_7_V_address0    | out |    7|  ap_memory |    top_7_V    |     array    |
|top_7_V_ce0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_we0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_d0          | out |   12|  ap_memory |    top_7_V    |     array    |
|top_8_V_address0    | out |    7|  ap_memory |    top_8_V    |     array    |
|top_8_V_ce0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_we0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_d0          | out |   12|  ap_memory |    top_8_V    |     array    |
|top_9_V_address0    | out |    7|  ap_memory |    top_9_V    |     array    |
|top_9_V_ce0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_we0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_d0          | out |   12|  ap_memory |    top_9_V    |     array    |
|top_10_V_address0   | out |    7|  ap_memory |    top_10_V   |     array    |
|top_10_V_ce0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_we0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_d0         | out |   12|  ap_memory |    top_10_V   |     array    |
|top_11_V_address0   | out |    7|  ap_memory |    top_11_V   |     array    |
|top_11_V_ce0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_we0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_d0         | out |   12|  ap_memory |    top_11_V   |     array    |
|top_12_V_address0   | out |    7|  ap_memory |    top_12_V   |     array    |
|top_12_V_ce0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_we0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_d0         | out |   12|  ap_memory |    top_12_V   |     array    |
|top_13_V_address0   | out |    7|  ap_memory |    top_13_V   |     array    |
|top_13_V_ce0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_we0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_d0         | out |   12|  ap_memory |    top_13_V   |     array    |
|top_14_V_address0   | out |    7|  ap_memory |    top_14_V   |     array    |
|top_14_V_ce0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_we0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_d0         | out |   12|  ap_memory |    top_14_V   |     array    |
|top_15_V_address0   | out |    7|  ap_memory |    top_15_V   |     array    |
|top_15_V_ce0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_we0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_d0         | out |   12|  ap_memory |    top_15_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)" [ResNet/pgconv64.h:80]   --->   Operation 14 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %c_read to i2" [ResNet/pgconv64.h:109]   --->   Operation 15 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "br label %1" [ResNet/pgconv64.h:103]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %biconv_col ]" [ResNet/pgconv64.h:103]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %0 ], [ %select_ln109_2, %biconv_col ]" [ResNet/pgconv64.h:109]   --->   Operation 18 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]"   --->   Operation 19 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%add_ln109 = add i4 %row_0, -1" [ResNet/pgconv64.h:109]   --->   Operation 20 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [ResNet/pgconv64.h:115]   --->   Operation 21 'add' 'row' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [ResNet/pgconv64.h:103]   --->   Operation 22 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [ResNet/pgconv64.h:103]   --->   Operation 23 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %2, label %biconv_col" [ResNet/pgconv64.h:103]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln104 = icmp eq i4 %col_0, -7" [ResNet/pgconv64.h:104]   --->   Operation 25 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %icmp_ln104, i4 1, i4 %col_0" [ResNet/pgconv64.h:109]   --->   Operation 26 'select' 'select_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln109_1 = select i1 %icmp_ln104, i4 %row_0, i4 %add_ln109" [ResNet/pgconv64.h:109]   --->   Operation 27 'select' 'select_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_1, i3 0)" [ResNet/pgconv64.h:109]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %tmp to i8" [ResNet/pgconv64.h:109]   --->   Operation 29 'zext' 'zext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_101 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_1, i1 false)" [ResNet/pgconv64.h:109]   --->   Operation 30 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i5 %tmp_101 to i8" [ResNet/pgconv64.h:109]   --->   Operation 31 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%add_ln109_2 = add i8 %zext_ln109_1, %zext_ln109" [ResNet/pgconv64.h:109]   --->   Operation 32 'add' 'add_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln109_2 = select i1 %icmp_ln104, i4 %row, i4 %row_0" [ResNet/pgconv64.h:109]   --->   Operation 33 'select' 'select_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln115 = add i4 2, %row_0" [ResNet/pgconv64.h:115]   --->   Operation 34 'add' 'add_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.45ns)   --->   "%select_ln109_3 = select i1 %icmp_ln104, i4 %add_ln115, i4 %row" [ResNet/pgconv64.h:109]   --->   Operation 35 'select' 'select_ln109_3' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%add_ln109_1 = add i4 -1, %select_ln109" [ResNet/pgconv64.h:109]   --->   Operation 36 'add' 'add_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i4 %add_ln109_1 to i8" [ResNet/pgconv64.h:109]   --->   Operation 37 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln109_3 = add i8 %add_ln109_2, %zext_ln109_2" [ResNet/pgconv64.h:109]   --->   Operation 38 'add' 'add_ln109_3' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i8 %add_ln109_3 to i64" [ResNet/pgconv64.h:109]   --->   Operation 39 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln109_3" [ResNet/pgconv64.h:109]   --->   Operation 40 'getelementptr' 'bottom1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %select_ln109 to i8" [ResNet/pgconv64.h:110]   --->   Operation 41 'zext' 'zext_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.90ns)   --->   "%add_ln110 = add i8 %add_ln109_2, %zext_ln110" [ResNet/pgconv64.h:110]   --->   Operation 42 'add' 'add_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i8 %add_ln110 to i64" [ResNet/pgconv64.h:110]   --->   Operation 43 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bottom1_V_addr_17 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln110_1" [ResNet/pgconv64.h:110]   --->   Operation 44 'getelementptr' 'bottom1_V_addr_17' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 45 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 46 [2/2] (1.35ns)   --->   "%bottom1_V_load_17 = load i64* %bottom1_V_addr_17, align 8" [ResNet/pgconv64.h:110]   --->   Operation 46 'load' 'bottom1_V_load_17' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_2, i3 0)" [ResNet/pgconv64.h:112]   --->   Operation 47 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp_102 to i8" [ResNet/pgconv64.h:112]   --->   Operation 48 'zext' 'zext_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_2, i1 false)" [ResNet/pgconv64.h:112]   --->   Operation 49 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %tmp_103 to i8" [ResNet/pgconv64.h:112]   --->   Operation 50 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.89ns)   --->   "%add_ln112 = add i8 %zext_ln112_1, %zext_ln112" [ResNet/pgconv64.h:112]   --->   Operation 51 'add' 'add_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.90ns)   --->   "%add_ln112_1 = add i8 %add_ln112, %zext_ln109_2" [ResNet/pgconv64.h:112]   --->   Operation 52 'add' 'add_ln112_1' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i8 %add_ln112_1 to i64" [ResNet/pgconv64.h:112]   --->   Operation 53 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bottom1_V_addr_19 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln112_2" [ResNet/pgconv64.h:112]   --->   Operation 54 'getelementptr' 'bottom1_V_addr_19' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.86ns)   --->   "%col = add i4 1, %select_ln109" [ResNet/pgconv64.h:111]   --->   Operation 55 'add' 'col' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %col to i8" [ResNet/pgconv64.h:111]   --->   Operation 56 'zext' 'zext_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.90ns)   --->   "%add_ln111_1 = add i8 %add_ln109_2, %zext_ln111" [ResNet/pgconv64.h:111]   --->   Operation 57 'add' 'add_ln111_1' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i8 %add_ln111_1 to i64" [ResNet/pgconv64.h:111]   --->   Operation 58 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bottom1_V_addr_18 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln111_1" [ResNet/pgconv64.h:111]   --->   Operation 59 'getelementptr' 'bottom1_V_addr_18' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 60 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_4)   --->   "%weights_0_0_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 61 'mux' 'weights_0_0_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln109_4 = select i1 %weights_0_0_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:109]   --->   Operation 62 'select' 'select_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (3.01ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_4)" [ResNet/pgconv64.h:109]   --->   Operation 63 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [1/2] (1.35ns)   --->   "%bottom1_V_load_17 = load i64* %bottom1_V_addr_17, align 8" [ResNet/pgconv64.h:110]   --->   Operation 64 'load' 'bottom1_V_load_17' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln110)   --->   "%weights_0_0_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 65 'mux' 'weights_0_0_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln110 = select i1 %weights_0_0_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:110]   --->   Operation 66 'select' 'select_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (3.01ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110)" [ResNet/pgconv64.h:110]   --->   Operation 67 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 68 [2/2] (1.35ns)   --->   "%bottom1_V_load_18 = load i64* %bottom1_V_addr_18, align 8" [ResNet/pgconv64.h:111]   --->   Operation 68 'load' 'bottom1_V_load_18' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 69 [2/2] (1.35ns)   --->   "%bottom1_V_load_19 = load i64* %bottom1_V_addr_19, align 8" [ResNet/pgconv64.h:112]   --->   Operation 69 'load' 'bottom1_V_load_19' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_5)   --->   "%weights_1_0_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 70 'mux' 'weights_1_0_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln109_5 = select i1 %weights_1_0_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:109]   --->   Operation 71 'select' 'select_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [2/2] (3.01ns)   --->   "%p_080_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_5)" [ResNet/pgconv64.h:109]   --->   Operation 72 'call' 'p_080_1' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_1)   --->   "%weights_1_0_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 73 'mux' 'weights_1_0_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln110_1 = select i1 %weights_1_0_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:110]   --->   Operation 74 'select' 'select_ln110_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [2/2] (1.79ns)   --->   "%tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110_1)" [ResNet/pgconv64.h:110]   --->   Operation 75 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [2/2] (1.79ns)   --->   "%p_080_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 -1)" [ResNet/pgconv64.h:109]   --->   Operation 76 'call' 'p_080_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [2/2] (1.79ns)   --->   "%tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 -1)" [ResNet/pgconv64.h:110]   --->   Operation 77 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_104 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_3, i3 0)" [ResNet/pgconv64.h:115]   --->   Operation 78 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_104 to i8" [ResNet/pgconv64.h:115]   --->   Operation 79 'zext' 'zext_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_105 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_3, i1 false)" [ResNet/pgconv64.h:115]   --->   Operation 80 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %tmp_105 to i8" [ResNet/pgconv64.h:115]   --->   Operation 81 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.89ns)   --->   "%add_ln115_1 = add i8 %zext_ln115_1, %zext_ln115" [ResNet/pgconv64.h:115]   --->   Operation 82 'add' 'add_ln115_1' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.90ns)   --->   "%add_ln115_2 = add i8 %add_ln115_1, %zext_ln109_2" [ResNet/pgconv64.h:115]   --->   Operation 83 'add' 'add_ln115_2' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.90ns)   --->   "%add_ln113 = add i8 %add_ln112, %zext_ln110" [ResNet/pgconv64.h:113]   --->   Operation 84 'add' 'add_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %add_ln113 to i64" [ResNet/pgconv64.h:113]   --->   Operation 85 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bottom1_V_addr_20 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:113]   --->   Operation 86 'getelementptr' 'bottom1_V_addr_20' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.90ns)   --->   "%add_ln116 = add i8 %add_ln115_1, %zext_ln110" [ResNet/pgconv64.h:116]   --->   Operation 87 'add' 'add_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.90ns)   --->   "%add_ln114 = add i8 %add_ln112, %zext_ln111" [ResNet/pgconv64.h:114]   --->   Operation 88 'add' 'add_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %add_ln114 to i64" [ResNet/pgconv64.h:114]   --->   Operation 89 'zext' 'zext_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bottom1_V_addr_21 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln114" [ResNet/pgconv64.h:114]   --->   Operation 90 'getelementptr' 'bottom1_V_addr_21' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.90ns)   --->   "%add_ln117 = add i8 %add_ln115_1, %zext_ln111" [ResNet/pgconv64.h:117]   --->   Operation 91 'add' 'add_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (4.72ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_4)" [ResNet/pgconv64.h:109]   --->   Operation 92 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [1/2] (4.72ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110)" [ResNet/pgconv64.h:110]   --->   Operation 93 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 94 [1/2] (1.35ns)   --->   "%bottom1_V_load_18 = load i64* %bottom1_V_addr_18, align 8" [ResNet/pgconv64.h:111]   --->   Operation 94 'load' 'bottom1_V_load_18' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln111)   --->   "%weights_0_0_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 95 'mux' 'weights_0_0_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln111 = select i1 %weights_0_0_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:111]   --->   Operation 96 'select' 'select_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (3.01ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111)" [ResNet/pgconv64.h:111]   --->   Operation 97 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/2] (1.35ns)   --->   "%bottom1_V_load_19 = load i64* %bottom1_V_addr_19, align 8" [ResNet/pgconv64.h:112]   --->   Operation 98 'load' 'bottom1_V_load_19' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%weights_0_1_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 99 'mux' 'weights_0_1_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %weights_0_1_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:112]   --->   Operation 100 'select' 'select_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [2/2] (3.01ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112)" [ResNet/pgconv64.h:112]   --->   Operation 101 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [2/2] (1.35ns)   --->   "%bottom1_V_load_20 = load i64* %bottom1_V_addr_20, align 8" [ResNet/pgconv64.h:113]   --->   Operation 102 'load' 'bottom1_V_load_20' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 103 [2/2] (1.35ns)   --->   "%bottom1_V_load_21 = load i64* %bottom1_V_addr_21, align 8" [ResNet/pgconv64.h:114]   --->   Operation 103 'load' 'bottom1_V_load_21' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/2] (4.72ns)   --->   "%p_080_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_5)" [ResNet/pgconv64.h:109]   --->   Operation 104 'call' 'p_080_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [1/2] (4.72ns)   --->   "%tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110_1)" [ResNet/pgconv64.h:110]   --->   Operation 105 'call' 'tmp1_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_1)   --->   "%weights_1_0_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 106 'mux' 'weights_1_0_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln111_1 = select i1 %weights_1_0_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:111]   --->   Operation 107 'select' 'select_ln111_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (3.01ns)   --->   "%tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111_1)" [ResNet/pgconv64.h:111]   --->   Operation 108 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_1)   --->   "%weights_1_1_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 109 'mux' 'weights_1_1_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln112_1 = select i1 %weights_1_1_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:112]   --->   Operation 110 'select' 'select_ln112_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [2/2] (1.79ns)   --->   "%tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112_1)" [ResNet/pgconv64.h:112]   --->   Operation 111 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [1/2] (4.72ns)   --->   "%p_080_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 -1)" [ResNet/pgconv64.h:109]   --->   Operation 112 'call' 'p_080_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [1/2] (4.72ns)   --->   "%tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 -1)" [ResNet/pgconv64.h:110]   --->   Operation 113 'call' 'tmp1_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [2/2] (1.79ns)   --->   "%tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 -1)" [ResNet/pgconv64.h:111]   --->   Operation 114 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [2/2] (1.79ns)   --->   "%tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 -1)" [ResNet/pgconv64.h:112]   --->   Operation 115 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i8 %add_ln115_2 to i64" [ResNet/pgconv64.h:115]   --->   Operation 116 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%bottom1_V_addr_22 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln115_2" [ResNet/pgconv64.h:115]   --->   Operation 117 'getelementptr' 'bottom1_V_addr_22' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %add_ln116 to i64" [ResNet/pgconv64.h:116]   --->   Operation 118 'zext' 'zext_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%bottom1_V_addr_23 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln116" [ResNet/pgconv64.h:116]   --->   Operation 119 'getelementptr' 'bottom1_V_addr_23' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (4.72ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111)" [ResNet/pgconv64.h:111]   --->   Operation 120 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [1/2] (4.72ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112)" [ResNet/pgconv64.h:112]   --->   Operation 121 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 122 [1/2] (1.35ns)   --->   "%bottom1_V_load_20 = load i64* %bottom1_V_addr_20, align 8" [ResNet/pgconv64.h:113]   --->   Operation 122 'load' 'bottom1_V_load_20' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%weights_0_1_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 123 'mux' 'weights_0_1_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %weights_0_1_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:113]   --->   Operation 124 'select' 'select_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [2/2] (3.01ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113)" [ResNet/pgconv64.h:113]   --->   Operation 125 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [1/2] (1.35ns)   --->   "%bottom1_V_load_21 = load i64* %bottom1_V_addr_21, align 8" [ResNet/pgconv64.h:114]   --->   Operation 126 'load' 'bottom1_V_load_21' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln114)   --->   "%weights_0_1_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 127 'mux' 'weights_0_1_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln114 = select i1 %weights_0_1_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:114]   --->   Operation 128 'select' 'select_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [2/2] (3.01ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114)" [ResNet/pgconv64.h:114]   --->   Operation 129 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [2/2] (1.35ns)   --->   "%bottom1_V_load_22 = load i64* %bottom1_V_addr_22, align 8" [ResNet/pgconv64.h:115]   --->   Operation 130 'load' 'bottom1_V_load_22' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 131 [2/2] (1.35ns)   --->   "%bottom1_V_load_23 = load i64* %bottom1_V_addr_23, align 8" [ResNet/pgconv64.h:116]   --->   Operation 131 'load' 'bottom1_V_load_23' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 132 [1/2] (4.72ns)   --->   "%tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111_1)" [ResNet/pgconv64.h:111]   --->   Operation 132 'call' 'tmp2_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [1/2] (4.72ns)   --->   "%tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112_1)" [ResNet/pgconv64.h:112]   --->   Operation 133 'call' 'tmp3_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_1)   --->   "%weights_1_1_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 134 'mux' 'weights_1_1_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln113_1 = select i1 %weights_1_1_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:113]   --->   Operation 135 'select' 'select_ln113_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [2/2] (3.01ns)   --->   "%tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113_1)" [ResNet/pgconv64.h:113]   --->   Operation 136 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln114_1)   --->   "%weights_1_1_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 137 'mux' 'weights_1_1_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln114_1 = select i1 %weights_1_1_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:114]   --->   Operation 138 'select' 'select_ln114_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [2/2] (1.79ns)   --->   "%tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114_1)" [ResNet/pgconv64.h:114]   --->   Operation 139 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [1/2] (4.72ns)   --->   "%tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 -1)" [ResNet/pgconv64.h:111]   --->   Operation 140 'call' 'tmp2_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [1/2] (4.72ns)   --->   "%tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 -1)" [ResNet/pgconv64.h:112]   --->   Operation 141 'call' 'tmp3_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [2/2] (1.79ns)   --->   "%tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 -1)" [ResNet/pgconv64.h:113]   --->   Operation 142 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [2/2] (1.79ns)   --->   "%tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 -1)" [ResNet/pgconv64.h:114]   --->   Operation 143 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %add_ln117 to i64" [ResNet/pgconv64.h:117]   --->   Operation 144 'zext' 'zext_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bottom1_V_addr_24 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln117" [ResNet/pgconv64.h:117]   --->   Operation 145 'getelementptr' 'bottom1_V_addr_24' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 146 [1/2] (4.72ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113)" [ResNet/pgconv64.h:113]   --->   Operation 146 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [1/2] (4.72ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114)" [ResNet/pgconv64.h:114]   --->   Operation 147 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [1/2] (1.35ns)   --->   "%bottom1_V_load_22 = load i64* %bottom1_V_addr_22, align 8" [ResNet/pgconv64.h:115]   --->   Operation 148 'load' 'bottom1_V_load_22' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln115)   --->   "%weights_0_2_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 149 'mux' 'weights_0_2_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln115 = select i1 %weights_0_2_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:115]   --->   Operation 150 'select' 'select_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [2/2] (3.01ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115)" [ResNet/pgconv64.h:115]   --->   Operation 151 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [1/2] (1.35ns)   --->   "%bottom1_V_load_23 = load i64* %bottom1_V_addr_23, align 8" [ResNet/pgconv64.h:116]   --->   Operation 152 'load' 'bottom1_V_load_23' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%weights_0_2_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 153 'mux' 'weights_0_2_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %weights_0_2_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:116]   --->   Operation 154 'select' 'select_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [2/2] (3.01ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116)" [ResNet/pgconv64.h:116]   --->   Operation 155 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [2/2] (1.35ns)   --->   "%bottom1_V_load_24 = load i64* %bottom1_V_addr_24, align 8" [ResNet/pgconv64.h:117]   --->   Operation 156 'load' 'bottom1_V_load_24' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 157 [1/2] (4.72ns)   --->   "%tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113_1)" [ResNet/pgconv64.h:113]   --->   Operation 157 'call' 'tmp4_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [1/2] (4.72ns)   --->   "%tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114_1)" [ResNet/pgconv64.h:114]   --->   Operation 158 'call' 'tmp5_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%weights_1_2_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 159 'mux' 'weights_1_2_0_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln115_1 = select i1 %weights_1_2_0_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:115]   --->   Operation 160 'select' 'select_ln115_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [2/2] (3.01ns)   --->   "%tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115_1)" [ResNet/pgconv64.h:115]   --->   Operation 161 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%weights_1_2_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 162 'mux' 'weights_1_2_1_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln116_1 = select i1 %weights_1_2_1_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:116]   --->   Operation 163 'select' 'select_ln116_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [2/2] (1.79ns)   --->   "%tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116_1)" [ResNet/pgconv64.h:116]   --->   Operation 164 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [1/2] (4.72ns)   --->   "%tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 -1)" [ResNet/pgconv64.h:113]   --->   Operation 165 'call' 'tmp4_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [1/2] (4.72ns)   --->   "%tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 -1)" [ResNet/pgconv64.h:114]   --->   Operation 166 'call' 'tmp5_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [2/2] (1.79ns)   --->   "%tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 -1)" [ResNet/pgconv64.h:115]   --->   Operation 167 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [2/2] (1.79ns)   --->   "%tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 -1)" [ResNet/pgconv64.h:116]   --->   Operation 168 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.72>
ST_7 : Operation 169 [1/2] (4.72ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115)" [ResNet/pgconv64.h:115]   --->   Operation 169 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [1/2] (4.72ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116)" [ResNet/pgconv64.h:116]   --->   Operation 170 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [1/2] (1.35ns)   --->   "%bottom1_V_load_24 = load i64* %bottom1_V_addr_24, align 8" [ResNet/pgconv64.h:117]   --->   Operation 171 'load' 'bottom1_V_load_24' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%weights_0_2_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 172 'mux' 'weights_0_2_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %weights_0_2_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:117]   --->   Operation 173 'select' 'select_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [2/2] (3.01ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117)" [ResNet/pgconv64.h:117]   --->   Operation 174 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [1/2] (4.72ns)   --->   "%tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115_1)" [ResNet/pgconv64.h:115]   --->   Operation 175 'call' 'tmp6_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [1/2] (4.72ns)   --->   "%tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116_1)" [ResNet/pgconv64.h:116]   --->   Operation 176 'call' 'tmp7_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1)   --->   "%weights_1_2_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)" [ResNet/pgconv64.h:109]   --->   Operation 177 'mux' 'weights_1_2_2_V_r' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln117_1 = select i1 %weights_1_2_2_V_r, i64 -1, i64 0" [ResNet/pgconv64.h:117]   --->   Operation 178 'select' 'select_ln117_1' <Predicate = (!icmp_ln103)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 179 [2/2] (3.01ns)   --->   "%tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117_1)" [ResNet/pgconv64.h:117]   --->   Operation 179 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [1/2] (4.72ns)   --->   "%tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 -1)" [ResNet/pgconv64.h:115]   --->   Operation 180 'call' 'tmp6_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [1/2] (4.72ns)   --->   "%tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 -1)" [ResNet/pgconv64.h:116]   --->   Operation 181 'call' 'tmp7_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [2/2] (3.01ns)   --->   "%tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 -1)" [ResNet/pgconv64.h:117]   --->   Operation 182 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.45>
ST_8 : Operation 183 [1/2] (4.72ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117)" [ResNet/pgconv64.h:117]   --->   Operation 183 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [1/1] (3.72ns)   --->   "%sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)" [ResNet/pgconv64.h:118]   --->   Operation 184 'call' 'sum_V_ret' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_106 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 185 'partselect' 'tmp_106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 186 [1/2] (4.72ns)   --->   "%tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117_1)" [ResNet/pgconv64.h:117]   --->   Operation 186 'call' 'tmp8_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [1/2] (4.72ns)   --->   "%tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 -1)" [ResNet/pgconv64.h:117]   --->   Operation 187 'call' 'tmp8_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.04>
ST_9 : Operation 188 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ne i5 %tmp_106, 0" [ResNet/pgconv64.h:131]   --->   Operation 188 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%shl_ln700 = shl i8 %sum_V_ret, 1" [ResNet/pgconv64.h:132]   --->   Operation 189 'shl' 'shl_ln700' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret" [ResNet/pgconv64.h:131]   --->   Operation 190 'select' 'select_ln131' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (3.37ns)   --->   "%norm_V = call fastcc i12 @batch_norm(i8 %select_ln131)" [ResNet/pgconv64.h:134]   --->   Operation 191 'call' 'norm_V' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [1/1] (3.72ns)   --->   "%sum_V_ret_1 = call fastcc i8 @sum_engine(i6 %p_080_1, i6 %tmp1_V_0_1, i6 %tmp2_V_0_1, i6 %tmp3_V_0_1, i6 %tmp4_V_0_1, i6 %tmp5_V_0_1, i6 %tmp6_V_0_1, i6 %tmp7_V_0_1, i6 %tmp8_V_0_1)" [ResNet/pgconv64.h:118]   --->   Operation 192 'call' 'sum_V_ret_1' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret_1, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 193 'partselect' 'tmp_107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.87ns)   --->   "%icmp_ln1494_17 = icmp ne i5 %tmp_107, 0" [ResNet/pgconv64.h:131]   --->   Operation 194 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%shl_ln700_16 = shl i8 %sum_V_ret_1, 1" [ResNet/pgconv64.h:132]   --->   Operation 195 'shl' 'shl_ln700_16' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %icmp_ln1494_17, i8 %shl_ln700_16, i8 %sum_V_ret_1" [ResNet/pgconv64.h:131]   --->   Operation 196 'select' 'select_ln131_1' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.19>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 197 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (6.84ns)   --->   "%op_V_assign = call fastcc i12 @relu(i12 %norm_V)" [ResNet/pgconv64.h:135]   --->   Operation 198 'call' 'op_V_assign' <Predicate = (!icmp_ln103)> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 199 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_0_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 199 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 200 [1/1] (3.37ns)   --->   "%norm_V_0_1 = call fastcc i12 @batch_norm(i8 %select_ln131_1)" [ResNet/pgconv64.h:134]   --->   Operation 200 'call' 'norm_V_0_1' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 201 [1/1] (3.72ns)   --->   "%sum_V_ret_2 = call fastcc i8 @sum_engine(i6 %p_080_2, i6 %tmp1_V_0_2, i6 %tmp2_V_0_2, i6 %tmp3_V_0_2, i6 %tmp4_V_0_2, i6 %tmp5_V_0_2, i6 %tmp6_V_0_2, i6 %tmp7_V_0_2, i6 %tmp8_V_0_2)" [ResNet/pgconv64.h:118]   --->   Operation 201 'call' 'sum_V_ret_2' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret_2, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 202 'partselect' 'tmp_108' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.87ns)   --->   "%icmp_ln1494_18 = icmp ne i5 %tmp_108, 0" [ResNet/pgconv64.h:131]   --->   Operation 203 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%shl_ln700_17 = shl i8 %sum_V_ret_2, 1" [ResNet/pgconv64.h:132]   --->   Operation 204 'shl' 'shl_ln700_17' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %icmp_ln1494_18, i8 %shl_ln700_17, i8 %sum_V_ret_2" [ResNet/pgconv64.h:131]   --->   Operation 205 'select' 'select_ln131_2' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.19>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 206 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (6.84ns)   --->   "%op_V_assign_0_1 = call fastcc i12 @relu(i12 %norm_V_0_1)" [ResNet/pgconv64.h:135]   --->   Operation 207 'call' 'op_V_assign_0_1' <Predicate = (!icmp_ln103)> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 208 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_1, i12* %top_1_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 208 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_11 : Operation 209 [1/1] (3.37ns)   --->   "%norm_V_0_2 = call fastcc i12 @batch_norm(i8 %select_ln131_2)" [ResNet/pgconv64.h:134]   --->   Operation 209 'call' 'norm_V_0_2' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.19>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 210 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 211 'speclooptripcount' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind" [ResNet/pgconv64.h:104]   --->   Operation 212 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)" [ResNet/pgconv64.h:104]   --->   Operation 213 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/pgconv64.h:105]   --->   Operation 214 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 215 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 216 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 217 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 218 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 219 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 220 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 221 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 222 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 223 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 224 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 225 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 226 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 227 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 228 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (6.84ns)   --->   "%op_V_assign_0_2 = call fastcc i12 @relu(i12 %norm_V_0_2)" [ResNet/pgconv64.h:135]   --->   Operation 229 'call' 'op_V_assign_0_2' <Predicate = (!icmp_ln103)> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 230 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_2_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 230 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 231 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_3_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 231 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 232 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_4_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 232 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 233 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_5_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 233 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 234 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_6_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 234 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 235 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_7_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 235 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 236 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_8_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 236 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 237 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_9_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 237 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 238 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_10_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 238 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 239 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_11_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 239 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 240 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_12_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 240 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 241 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_13_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 241 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 242 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_14_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 242 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 243 [1/1] (1.35ns)   --->   "store i12 %op_V_assign_0_2, i12* %top_15_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 243 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_3)" [ResNet/pgconv64.h:138]   --->   Operation 244 'specregionend' 'empty_33' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "br label %1" [ResNet/pgconv64.h:104]   --->   Operation 245 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "ret void" [ResNet/pgconv64.h:140]   --->   Operation 246 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut16_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read             (read             ) [ 00000000000000]
trunc_ln109        (trunc            ) [ 00111111111110]
br_ln103           (br               ) [ 01111111111110]
indvar_flatten     (phi              ) [ 00100000000000]
row_0              (phi              ) [ 00100000000000]
col_0              (phi              ) [ 00100000000000]
add_ln109          (add              ) [ 00000000000000]
row                (add              ) [ 00000000000000]
icmp_ln103         (icmp             ) [ 00111111111110]
add_ln103          (add              ) [ 01111111111110]
br_ln103           (br               ) [ 00000000000000]
icmp_ln104         (icmp             ) [ 00000000000000]
select_ln109       (select           ) [ 00010000000000]
select_ln109_1     (select           ) [ 00000000000000]
tmp                (bitconcatenate   ) [ 00000000000000]
zext_ln109         (zext             ) [ 00000000000000]
tmp_101            (bitconcatenate   ) [ 00000000000000]
zext_ln109_1       (zext             ) [ 00000000000000]
add_ln109_2        (add              ) [ 00010000000000]
select_ln109_2     (select           ) [ 01111111111110]
add_ln115          (add              ) [ 00000000000000]
select_ln109_3     (select           ) [ 00011000000000]
add_ln109_1        (add              ) [ 00000000000000]
zext_ln109_2       (zext             ) [ 00011000000000]
add_ln109_3        (add              ) [ 00000000000000]
zext_ln109_3       (zext             ) [ 00000000000000]
bottom1_V_addr     (getelementptr    ) [ 00010000000000]
zext_ln110         (zext             ) [ 00011000000000]
add_ln110          (add              ) [ 00000000000000]
zext_ln110_1       (zext             ) [ 00000000000000]
bottom1_V_addr_17  (getelementptr    ) [ 00010000000000]
tmp_102            (bitconcatenate   ) [ 00000000000000]
zext_ln112         (zext             ) [ 00000000000000]
tmp_103            (bitconcatenate   ) [ 00000000000000]
zext_ln112_1       (zext             ) [ 00000000000000]
add_ln112          (add              ) [ 00001000000000]
add_ln112_1        (add              ) [ 00000000000000]
zext_ln112_2       (zext             ) [ 00000000000000]
bottom1_V_addr_19  (getelementptr    ) [ 00001000000000]
col                (add              ) [ 01111111111110]
zext_ln111         (zext             ) [ 00001000000000]
add_ln111_1        (add              ) [ 00000000000000]
zext_ln111_1       (zext             ) [ 00000000000000]
bottom1_V_addr_18  (getelementptr    ) [ 00001000000000]
bottom1_V_load     (load             ) [ 00000000000000]
weights_0_0_0_V_r  (mux              ) [ 00000000000000]
select_ln109_4     (select           ) [ 00000000000000]
bottom1_V_load_17  (load             ) [ 00000000000000]
weights_0_0_1_V_r  (mux              ) [ 00000000000000]
select_ln110       (select           ) [ 00000000000000]
weights_1_0_0_V_r  (mux              ) [ 00000000000000]
select_ln109_5     (select           ) [ 00000000000000]
weights_1_0_1_V_r  (mux              ) [ 00000000000000]
select_ln110_1     (select           ) [ 00000000000000]
tmp_104            (bitconcatenate   ) [ 00000000000000]
zext_ln115         (zext             ) [ 00000000000000]
tmp_105            (bitconcatenate   ) [ 00000000000000]
zext_ln115_1       (zext             ) [ 00000000000000]
add_ln115_1        (add              ) [ 00000000000000]
add_ln115_2        (add              ) [ 00000100000000]
add_ln113          (add              ) [ 00000000000000]
zext_ln113         (zext             ) [ 00111111111110]
bottom1_V_addr_20  (getelementptr    ) [ 00000100000000]
add_ln116          (add              ) [ 00000100000000]
add_ln114          (add              ) [ 00000000000000]
zext_ln114         (zext             ) [ 00000000000000]
bottom1_V_addr_21  (getelementptr    ) [ 00000100000000]
add_ln117          (add              ) [ 00000110000000]
p_s                (call             ) [ 00110111100000]
tmp1_V             (call             ) [ 00110111100000]
bottom1_V_load_18  (load             ) [ 00000000000000]
weights_0_0_2_V_r  (mux              ) [ 00000000000000]
select_ln111       (select           ) [ 00000000000000]
bottom1_V_load_19  (load             ) [ 00000000000000]
weights_0_1_0_V_r  (mux              ) [ 00000000000000]
select_ln112       (select           ) [ 00000000000000]
p_080_1            (call             ) [ 00111111110000]
tmp1_V_0_1         (call             ) [ 00111111110000]
weights_1_0_2_V_r  (mux              ) [ 00000000000000]
select_ln111_1     (select           ) [ 00000000000000]
weights_1_1_0_V_r  (mux              ) [ 00000000000000]
select_ln112_1     (select           ) [ 00000000000000]
p_080_2            (call             ) [ 00111111111000]
tmp1_V_0_2         (call             ) [ 00111111111000]
zext_ln115_2       (zext             ) [ 00000000000000]
bottom1_V_addr_22  (getelementptr    ) [ 00000010000000]
zext_ln116         (zext             ) [ 00000000000000]
bottom1_V_addr_23  (getelementptr    ) [ 00000010000000]
tmp2_V             (call             ) [ 00110011100000]
tmp3_V             (call             ) [ 00110011100000]
bottom1_V_load_20  (load             ) [ 00000000000000]
weights_0_1_1_V_r  (mux              ) [ 00000000000000]
select_ln113       (select           ) [ 00000000000000]
bottom1_V_load_21  (load             ) [ 00000000000000]
weights_0_1_2_V_r  (mux              ) [ 00000000000000]
select_ln114       (select           ) [ 00000000000000]
tmp2_V_0_1         (call             ) [ 00111011110000]
tmp3_V_0_1         (call             ) [ 00111011110000]
weights_1_1_1_V_r  (mux              ) [ 00000000000000]
select_ln113_1     (select           ) [ 00000000000000]
weights_1_1_2_V_r  (mux              ) [ 00000000000000]
select_ln114_1     (select           ) [ 00000000000000]
tmp2_V_0_2         (call             ) [ 00111111111000]
tmp3_V_0_2         (call             ) [ 00111111111000]
zext_ln117         (zext             ) [ 00000000000000]
bottom1_V_addr_24  (getelementptr    ) [ 00100001000000]
tmp4_V             (call             ) [ 00110001100000]
tmp5_V             (call             ) [ 00110001100000]
bottom1_V_load_22  (load             ) [ 00000000000000]
weights_0_2_0_V_r  (mux              ) [ 00000000000000]
select_ln115       (select           ) [ 00000000000000]
bottom1_V_load_23  (load             ) [ 00000000000000]
weights_0_2_1_V_r  (mux              ) [ 00000000000000]
select_ln116       (select           ) [ 00000000000000]
tmp4_V_0_1         (call             ) [ 00111001110000]
tmp5_V_0_1         (call             ) [ 00111001110000]
weights_1_2_0_V_r  (mux              ) [ 00000000000000]
select_ln115_1     (select           ) [ 00000000000000]
weights_1_2_1_V_r  (mux              ) [ 00000000000000]
select_ln116_1     (select           ) [ 00000000000000]
tmp4_V_0_2         (call             ) [ 00111101111000]
tmp5_V_0_2         (call             ) [ 00111101111000]
tmp6_V             (call             ) [ 00010000100000]
tmp7_V             (call             ) [ 00010000100000]
bottom1_V_load_24  (load             ) [ 00000000000000]
weights_0_2_2_V_r  (mux              ) [ 00000000000000]
select_ln117       (select           ) [ 00000000000000]
tmp6_V_0_1         (call             ) [ 00011000110000]
tmp7_V_0_1         (call             ) [ 00011000110000]
weights_1_2_2_V_r  (mux              ) [ 00000000000000]
select_ln117_1     (select           ) [ 00000000000000]
tmp6_V_0_2         (call             ) [ 00011100111000]
tmp7_V_0_2         (call             ) [ 00011100111000]
tmp8_V             (call             ) [ 00000000000000]
sum_V_ret          (call             ) [ 00001000010000]
tmp_106            (partselect       ) [ 00001000010000]
tmp8_V_0_1         (call             ) [ 00001000010000]
tmp8_V_0_2         (call             ) [ 00001100011000]
icmp_ln1494        (icmp             ) [ 00000000000000]
shl_ln700          (shl              ) [ 00000000000000]
select_ln131       (select           ) [ 00000000000000]
norm_V             (call             ) [ 00000100001000]
sum_V_ret_1        (call             ) [ 00000000000000]
tmp_107            (partselect       ) [ 00000000000000]
icmp_ln1494_17     (icmp             ) [ 00000000000000]
shl_ln700_16       (shl              ) [ 00000000000000]
select_ln131_1     (select           ) [ 00000100001000]
top_0_V_addr       (getelementptr    ) [ 00000000000000]
op_V_assign        (call             ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
norm_V_0_1         (call             ) [ 00000010000100]
sum_V_ret_2        (call             ) [ 00000000000000]
tmp_108            (partselect       ) [ 00000000000000]
icmp_ln1494_18     (icmp             ) [ 00000000000000]
shl_ln700_17       (shl              ) [ 00000000000000]
select_ln131_2     (select           ) [ 00000010000100]
top_1_V_addr       (getelementptr    ) [ 00000000000000]
op_V_assign_0_1    (call             ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
norm_V_0_2         (call             ) [ 00100000000010]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
specloopname_ln104 (specloopname     ) [ 00000000000000]
tmp_3              (specregionbegin  ) [ 00000000000000]
specpipeline_ln105 (specpipeline     ) [ 00000000000000]
top_2_V_addr       (getelementptr    ) [ 00000000000000]
top_3_V_addr       (getelementptr    ) [ 00000000000000]
top_4_V_addr       (getelementptr    ) [ 00000000000000]
top_5_V_addr       (getelementptr    ) [ 00000000000000]
top_6_V_addr       (getelementptr    ) [ 00000000000000]
top_7_V_addr       (getelementptr    ) [ 00000000000000]
top_8_V_addr       (getelementptr    ) [ 00000000000000]
top_9_V_addr       (getelementptr    ) [ 00000000000000]
top_10_V_addr      (getelementptr    ) [ 00000000000000]
top_11_V_addr      (getelementptr    ) [ 00000000000000]
top_12_V_addr      (getelementptr    ) [ 00000000000000]
top_13_V_addr      (getelementptr    ) [ 00000000000000]
top_14_V_addr      (getelementptr    ) [ 00000000000000]
top_15_V_addr      (getelementptr    ) [ 00000000000000]
op_V_assign_0_2    (call             ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
store_ln135        (store            ) [ 00000000000000]
empty_33           (specregionend    ) [ 00000000000000]
br_ln104           (br               ) [ 01111111111110]
ret_ln140          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_8_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_9_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_10_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_11_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_12_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_13_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_14_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="top_15_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="lut16_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_engine_64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_engine"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biconv_row_biconv_co"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="c_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bottom1_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bottom1_V_addr_17_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_17/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
<pin id="141" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom1_V_load/2 bottom1_V_load_17/2 bottom1_V_load_18/3 bottom1_V_load_19/3 bottom1_V_load_20/4 bottom1_V_load_21/4 bottom1_V_load_22/5 bottom1_V_load_23/5 bottom1_V_load_24/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bottom1_V_addr_19_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_19/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bottom1_V_addr_18_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_18/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bottom1_V_addr_20_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_20/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bottom1_V_addr_21_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_21/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bottom1_V_addr_22_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_22/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bottom1_V_addr_23_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_23/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="bottom1_V_addr_24_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_24/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="top_0_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="6"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_0_V_addr/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln135_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="top_1_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="7"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_1_V_addr/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln135_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="top_2_V_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="8"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_2_V_addr/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="top_3_V_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="8"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_3_V_addr/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="top_4_V_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="8"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_4_V_addr/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="top_5_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="8"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_5_V_addr/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="top_6_V_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="8"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_6_V_addr/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="top_7_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="8"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_7_V_addr/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="top_8_V_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="8"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_8_V_addr/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="top_9_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="8"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_9_V_addr/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="top_10_V_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="8"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_10_V_addr/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="top_11_V_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="8"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_11_V_addr/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="top_12_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="8"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_12_V_addr/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="top_13_V_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="8"/>
<pin id="306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_13_V_addr/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="top_14_V_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="8"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_14_V_addr/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="top_15_V_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="8"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_15_V_addr/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln135_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln135_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln135_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln135_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln135_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="12" slack="0"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln135_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="12" slack="0"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln135_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln135_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln135_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln135_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln135_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln135_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln135_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="0"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln135_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="indvar_flatten_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="1"/>
<pin id="409" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="indvar_flatten_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="row_0_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="row_0_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="col_0_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="col_0_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="4" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_compute_engine_64_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="64" slack="0"/>
<pin id="444" dir="0" index="3" bw="3" slack="0"/>
<pin id="445" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 tmp2_V/4 tmp4_V/5 tmp6_V/6 tmp8_V/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_compute_engine_64_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="0" index="2" bw="64" slack="0"/>
<pin id="453" dir="0" index="3" bw="3" slack="0"/>
<pin id="454" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1_V/3 tmp3_V/4 tmp5_V/5 tmp7_V/6 tmp8_V_0_1/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_compute_engine_64_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="64" slack="0"/>
<pin id="462" dir="0" index="3" bw="3" slack="0"/>
<pin id="463" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_080_1/3 tmp2_V_0_1/4 tmp4_V_0_1/5 tmp6_V_0_1/6 tmp8_V_0_2/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_compute_engine_64_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="0" index="2" bw="64" slack="0"/>
<pin id="471" dir="0" index="3" bw="3" slack="0"/>
<pin id="472" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1_V_0_1/3 tmp3_V_0_1/4 tmp5_V_0_1/5 tmp7_V_0_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_compute_engine_64_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="0" index="3" bw="3" slack="0"/>
<pin id="481" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_080_2/3 tmp2_V_0_2/4 tmp4_V_0_2/5 tmp6_V_0_2/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_compute_engine_64_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="3" slack="0"/>
<pin id="491" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1_V_0_2/3 tmp3_V_0_2/4 tmp5_V_0_2/5 tmp7_V_0_2/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_relu_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="0" index="1" bw="12" slack="1"/>
<pin id="501" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign/10 op_V_assign_0_1/11 op_V_assign_0_2/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_sum_engine_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="4"/>
<pin id="522" dir="0" index="2" bw="6" slack="4"/>
<pin id="523" dir="0" index="3" bw="6" slack="3"/>
<pin id="524" dir="0" index="4" bw="6" slack="3"/>
<pin id="525" dir="0" index="5" bw="6" slack="2"/>
<pin id="526" dir="0" index="6" bw="6" slack="2"/>
<pin id="527" dir="0" index="7" bw="6" slack="1"/>
<pin id="528" dir="0" index="8" bw="6" slack="1"/>
<pin id="529" dir="0" index="9" bw="6" slack="0"/>
<pin id="530" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_V_ret/8 sum_V_ret_1/9 sum_V_ret_2/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_batch_norm_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="norm_V/9 norm_V_0_1/10 norm_V_0_2/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="4" slack="0"/>
<pin id="543" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_106/8 tmp_107/9 tmp_108/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="5" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_17/9 icmp_ln1494_18/10 "/>
</bind>
</comp>

<comp id="554" class="1005" name="reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="1"/>
<pin id="556" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V tmp8_V_0_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="norm_V norm_V_0_1 norm_V_0_2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln109_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln109_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="row_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln103_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln103_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln104_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln109_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln109_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln109_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_101_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln109_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln109_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="0"/>
<pin id="642" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln109_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="4" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_2/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln115_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln109_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_3/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln109_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln109_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln109_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="0"/>
<pin id="680" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_3/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln109_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln110_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln110_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln110_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_102_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="1"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln112_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_103_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="1"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln112_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln112_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="0" index="1" bw="7" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln112_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="4" slack="1"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln112_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="col_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="4" slack="1"/>
<pin id="744" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln111_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln111_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln111_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="weights_0_0_0_V_r_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="0" index="2" bw="1" slack="0"/>
<pin id="764" dir="0" index="3" bw="1" slack="0"/>
<pin id="765" dir="0" index="4" bw="1" slack="0"/>
<pin id="766" dir="0" index="5" bw="2" slack="2"/>
<pin id="767" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_0_0_V_r/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln109_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="64" slack="0"/>
<pin id="776" dir="0" index="2" bw="64" slack="0"/>
<pin id="777" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_4/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="weights_0_0_1_V_r_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="0" index="3" bw="1" slack="0"/>
<pin id="787" dir="0" index="4" bw="1" slack="0"/>
<pin id="788" dir="0" index="5" bw="2" slack="2"/>
<pin id="789" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_0_1_V_r/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln110_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="64" slack="0"/>
<pin id="798" dir="0" index="2" bw="64" slack="0"/>
<pin id="799" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="weights_1_0_0_V_r_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="0" index="3" bw="1" slack="0"/>
<pin id="809" dir="0" index="4" bw="1" slack="0"/>
<pin id="810" dir="0" index="5" bw="2" slack="2"/>
<pin id="811" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_0_0_V_r/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln109_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="64" slack="0"/>
<pin id="820" dir="0" index="2" bw="64" slack="0"/>
<pin id="821" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_5/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="weights_1_0_1_V_r_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="0" index="3" bw="1" slack="0"/>
<pin id="831" dir="0" index="4" bw="1" slack="0"/>
<pin id="832" dir="0" index="5" bw="2" slack="2"/>
<pin id="833" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_0_1_V_r/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="select_ln110_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="64" slack="0"/>
<pin id="842" dir="0" index="2" bw="64" slack="0"/>
<pin id="843" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_104_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="0" index="1" bw="4" slack="2"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln115_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="0"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_105_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="4" slack="2"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln115_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln115_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln115_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="4" slack="2"/>
<pin id="879" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln113_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="0" index="1" bw="4" slack="2"/>
<pin id="884" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln113_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln116_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="4" slack="2"/>
<pin id="893" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln114_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="0" index="1" bw="4" slack="1"/>
<pin id="898" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln114_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln117_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="4" slack="1"/>
<pin id="907" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="weights_0_0_2_V_r_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="0" index="3" bw="1" slack="0"/>
<pin id="914" dir="0" index="4" bw="1" slack="0"/>
<pin id="915" dir="0" index="5" bw="2" slack="3"/>
<pin id="916" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_0_2_V_r/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="select_ln111_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="0"/>
<pin id="925" dir="0" index="2" bw="64" slack="0"/>
<pin id="926" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="weights_0_1_0_V_r_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="0" index="3" bw="1" slack="0"/>
<pin id="936" dir="0" index="4" bw="1" slack="0"/>
<pin id="937" dir="0" index="5" bw="2" slack="3"/>
<pin id="938" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_1_0_V_r/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="select_ln112_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="64" slack="0"/>
<pin id="947" dir="0" index="2" bw="64" slack="0"/>
<pin id="948" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="weights_1_0_2_V_r_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="0" index="3" bw="1" slack="0"/>
<pin id="958" dir="0" index="4" bw="1" slack="0"/>
<pin id="959" dir="0" index="5" bw="2" slack="3"/>
<pin id="960" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_0_2_V_r/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln111_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="64" slack="0"/>
<pin id="969" dir="0" index="2" bw="64" slack="0"/>
<pin id="970" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_1/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="weights_1_1_0_V_r_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="0" index="3" bw="1" slack="0"/>
<pin id="980" dir="0" index="4" bw="1" slack="0"/>
<pin id="981" dir="0" index="5" bw="2" slack="3"/>
<pin id="982" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_1_0_V_r/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="select_ln112_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="64" slack="0"/>
<pin id="991" dir="0" index="2" bw="64" slack="0"/>
<pin id="992" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln115_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln116_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="weights_0_1_1_V_r_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="0" index="3" bw="1" slack="0"/>
<pin id="1010" dir="0" index="4" bw="1" slack="0"/>
<pin id="1011" dir="0" index="5" bw="2" slack="4"/>
<pin id="1012" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_1_1_V_r/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln113_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="64" slack="0"/>
<pin id="1021" dir="0" index="2" bw="64" slack="0"/>
<pin id="1022" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/5 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="weights_0_1_2_V_r_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="0" index="3" bw="1" slack="0"/>
<pin id="1032" dir="0" index="4" bw="1" slack="0"/>
<pin id="1033" dir="0" index="5" bw="2" slack="4"/>
<pin id="1034" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_1_2_V_r/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="select_ln114_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="64" slack="0"/>
<pin id="1043" dir="0" index="2" bw="64" slack="0"/>
<pin id="1044" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="weights_1_1_1_V_r_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="0" index="2" bw="1" slack="0"/>
<pin id="1053" dir="0" index="3" bw="1" slack="0"/>
<pin id="1054" dir="0" index="4" bw="1" slack="0"/>
<pin id="1055" dir="0" index="5" bw="2" slack="4"/>
<pin id="1056" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_1_1_V_r/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="select_ln113_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="64" slack="0"/>
<pin id="1065" dir="0" index="2" bw="64" slack="0"/>
<pin id="1066" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="weights_1_1_2_V_r_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="0" index="3" bw="1" slack="0"/>
<pin id="1076" dir="0" index="4" bw="1" slack="0"/>
<pin id="1077" dir="0" index="5" bw="2" slack="4"/>
<pin id="1078" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_1_2_V_r/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="select_ln114_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="64" slack="0"/>
<pin id="1087" dir="0" index="2" bw="64" slack="0"/>
<pin id="1088" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_1/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln117_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="2"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="weights_0_2_0_V_r_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="0" index="3" bw="1" slack="0"/>
<pin id="1102" dir="0" index="4" bw="1" slack="0"/>
<pin id="1103" dir="0" index="5" bw="2" slack="5"/>
<pin id="1104" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_2_0_V_r/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="select_ln115_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="64" slack="0"/>
<pin id="1113" dir="0" index="2" bw="64" slack="0"/>
<pin id="1114" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/6 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="weights_0_2_1_V_r_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="0" index="3" bw="1" slack="0"/>
<pin id="1124" dir="0" index="4" bw="1" slack="0"/>
<pin id="1125" dir="0" index="5" bw="2" slack="5"/>
<pin id="1126" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_2_1_V_r/6 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="select_ln116_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="64" slack="0"/>
<pin id="1135" dir="0" index="2" bw="64" slack="0"/>
<pin id="1136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="weights_1_2_0_V_r_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="0" index="2" bw="1" slack="0"/>
<pin id="1145" dir="0" index="3" bw="1" slack="0"/>
<pin id="1146" dir="0" index="4" bw="1" slack="0"/>
<pin id="1147" dir="0" index="5" bw="2" slack="5"/>
<pin id="1148" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_2_0_V_r/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="select_ln115_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="64" slack="0"/>
<pin id="1157" dir="0" index="2" bw="64" slack="0"/>
<pin id="1158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/6 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="weights_1_2_1_V_r_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="0" index="2" bw="1" slack="0"/>
<pin id="1167" dir="0" index="3" bw="1" slack="0"/>
<pin id="1168" dir="0" index="4" bw="1" slack="0"/>
<pin id="1169" dir="0" index="5" bw="2" slack="5"/>
<pin id="1170" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_2_1_V_r/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="select_ln116_1_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="64" slack="0"/>
<pin id="1179" dir="0" index="2" bw="64" slack="0"/>
<pin id="1180" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_1/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="weights_0_2_2_V_r_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="0" index="3" bw="1" slack="0"/>
<pin id="1190" dir="0" index="4" bw="1" slack="0"/>
<pin id="1191" dir="0" index="5" bw="2" slack="6"/>
<pin id="1192" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_0_2_2_V_r/7 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="select_ln117_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="64" slack="0"/>
<pin id="1201" dir="0" index="2" bw="64" slack="0"/>
<pin id="1202" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="weights_1_2_2_V_r_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="0" index="2" bw="1" slack="0"/>
<pin id="1211" dir="0" index="3" bw="1" slack="0"/>
<pin id="1212" dir="0" index="4" bw="1" slack="0"/>
<pin id="1213" dir="0" index="5" bw="2" slack="6"/>
<pin id="1214" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weights_1_2_2_V_r/7 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="select_ln117_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="64" slack="0"/>
<pin id="1223" dir="0" index="2" bw="64" slack="0"/>
<pin id="1224" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_1/7 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="icmp_ln1494_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="5" slack="1"/>
<pin id="1231" dir="0" index="1" bw="5" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/9 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="shl_ln700_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="1"/>
<pin id="1236" dir="0" index="1" bw="1" slack="0"/>
<pin id="1237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln700/9 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="select_ln131_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="0" index="2" bw="8" slack="1"/>
<pin id="1243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/9 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="shl_ln700_16_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln700_16/9 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="select_ln131_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="8" slack="0"/>
<pin id="1256" dir="0" index="2" bw="8" slack="0"/>
<pin id="1257" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_1/9 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="shl_ln700_17_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="0"/>
<pin id="1263" dir="0" index="1" bw="1" slack="0"/>
<pin id="1264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln700_17/10 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="select_ln131_2_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="8" slack="0"/>
<pin id="1270" dir="0" index="2" bw="8" slack="0"/>
<pin id="1271" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_2/10 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="trunc_ln109_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="2"/>
<pin id="1277" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln109 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln103_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="add_ln103_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="7" slack="0"/>
<pin id="1303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="select_ln109_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="4" slack="1"/>
<pin id="1308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="add_ln109_2_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="1"/>
<pin id="1313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_2 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="select_ln109_2_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="4" slack="0"/>
<pin id="1318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln109_2 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="select_ln109_3_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="2"/>
<pin id="1325" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln109_3 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="zext_ln109_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="1"/>
<pin id="1331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="bottom1_V_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="7" slack="1"/>
<pin id="1337" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="zext_ln110_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="2"/>
<pin id="1342" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="bottom1_V_addr_17_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="7" slack="1"/>
<pin id="1348" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_17 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="add_ln112_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="1"/>
<pin id="1353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="bottom1_V_addr_19_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="7" slack="1"/>
<pin id="1359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_19 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="col_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="4" slack="1"/>
<pin id="1364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1367" class="1005" name="zext_ln111_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="1"/>
<pin id="1369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="bottom1_V_addr_18_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="7" slack="1"/>
<pin id="1375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_18 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="add_ln115_2_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="1"/>
<pin id="1380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln115_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="zext_ln113_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="6"/>
<pin id="1385" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln113 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="bottom1_V_addr_20_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="7" slack="1"/>
<pin id="1405" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_20 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="add_ln116_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="1"/>
<pin id="1410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="bottom1_V_addr_21_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="7" slack="1"/>
<pin id="1415" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_21 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="add_ln117_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="2"/>
<pin id="1420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="p_s_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="6" slack="4"/>
<pin id="1425" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1428" class="1005" name="p_080_1_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="6" slack="5"/>
<pin id="1430" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="p_080_1 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tmp1_V_0_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="6" slack="5"/>
<pin id="1435" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp1_V_0_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_080_2_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="6"/>
<pin id="1440" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="p_080_2 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="tmp1_V_0_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="6" slack="6"/>
<pin id="1445" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp1_V_0_2 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="bottom1_V_addr_22_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="7" slack="1"/>
<pin id="1450" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_22 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="bottom1_V_addr_23_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="7" slack="1"/>
<pin id="1455" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_23 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp2_V_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="6" slack="3"/>
<pin id="1460" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp3_V_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="6" slack="3"/>
<pin id="1465" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp3_V "/>
</bind>
</comp>

<comp id="1468" class="1005" name="tmp2_V_0_1_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="6" slack="4"/>
<pin id="1470" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp2_V_0_1 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="tmp3_V_0_1_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="6" slack="4"/>
<pin id="1475" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp3_V_0_1 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp2_V_0_2_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="6" slack="5"/>
<pin id="1480" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp2_V_0_2 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp3_V_0_2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="6" slack="5"/>
<pin id="1485" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp3_V_0_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="bottom1_V_addr_24_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="7" slack="1"/>
<pin id="1490" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_24 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="tmp4_V_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="6" slack="2"/>
<pin id="1495" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp4_V "/>
</bind>
</comp>

<comp id="1498" class="1005" name="tmp5_V_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="6" slack="2"/>
<pin id="1500" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_V "/>
</bind>
</comp>

<comp id="1503" class="1005" name="tmp4_V_0_1_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="6" slack="3"/>
<pin id="1505" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp4_V_0_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="tmp5_V_0_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="6" slack="3"/>
<pin id="1510" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_V_0_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp4_V_0_2_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="6" slack="4"/>
<pin id="1515" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp4_V_0_2 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="tmp5_V_0_2_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="6" slack="4"/>
<pin id="1520" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_V_0_2 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp6_V_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="6" slack="1"/>
<pin id="1525" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_V "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp7_V_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="6" slack="1"/>
<pin id="1530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_V "/>
</bind>
</comp>

<comp id="1533" class="1005" name="tmp6_V_0_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="6" slack="2"/>
<pin id="1535" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp6_V_0_1 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp7_V_0_1_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="6" slack="2"/>
<pin id="1540" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp7_V_0_1 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp6_V_0_2_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="6" slack="3"/>
<pin id="1545" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp6_V_0_2 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp7_V_0_2_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="6" slack="3"/>
<pin id="1550" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp7_V_0_2 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="sum_V_ret_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="8" slack="1"/>
<pin id="1555" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_ret "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_106_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="5" slack="1"/>
<pin id="1561" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="tmp8_V_0_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="6" slack="2"/>
<pin id="1566" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp8_V_0_2 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="select_ln131_1_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="1"/>
<pin id="1571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln131_1 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="select_ln131_2_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="1"/>
<pin id="1576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln131_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="158"><net_src comp="143" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="159" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="175" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="225" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="232" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="239" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="246" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="253" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="260" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="267" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="274" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="281" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="288" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="295" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="302" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="309" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="316" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="132" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="132" pin="7"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="132" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="132" pin="7"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="132" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="132" pin="7"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="36" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="496"><net_src comp="132" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="498" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="505"><net_src comp="498" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="506"><net_src comp="498" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="511"><net_src comp="498" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="512"><net_src comp="498" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="513"><net_src comp="498" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="514"><net_src comp="498" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="515"><net_src comp="498" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="516"><net_src comp="498" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="517"><net_src comp="498" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="518"><net_src comp="498" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="531"><net_src comp="72" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="532"><net_src comp="440" pin="4"/><net_sink comp="519" pin=9"/></net>

<net id="537"><net_src comp="84" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="519" pin="10"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="449" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="519" pin=9"/></net>

<net id="563"><net_src comp="533" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="568"><net_src comp="112" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="422" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="422" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="42" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="411" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="46" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="411" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="48" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="433" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="433" pin="4"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="593" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="422" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="569" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="52" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="607" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="56" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="607" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="623" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="593" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="575" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="422" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="60" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="422" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="593" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="575" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="44" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="599" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="639" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="691"><net_src comp="599" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="639" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="708"><net_src comp="52" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="56" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="58" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="724"><net_src comp="714" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="710" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="745"><net_src comp="42" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="768"><net_src comp="64" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="66" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="66" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="772"><net_src comp="66" pin="0"/><net_sink comp="760" pin=4"/></net>

<net id="778"><net_src comp="760" pin="6"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="68" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="62" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="773" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="66" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="66" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="66" pin="0"/><net_sink comp="782" pin=4"/></net>

<net id="800"><net_src comp="782" pin="6"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="68" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="62" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="795" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="812"><net_src comp="64" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="66" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="66" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="66" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="816"><net_src comp="66" pin="0"/><net_sink comp="804" pin=4"/></net>

<net id="822"><net_src comp="804" pin="6"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="68" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="62" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="825"><net_src comp="817" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="834"><net_src comp="64" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="66" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="66" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="66" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="838"><net_src comp="66" pin="0"/><net_sink comp="826" pin=4"/></net>

<net id="844"><net_src comp="826" pin="6"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="68" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="62" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="847"><net_src comp="839" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="853"><net_src comp="52" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="54" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="858"><net_src comp="848" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="56" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="58" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="859" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="855" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="888"><net_src comp="881" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="894"><net_src comp="870" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="902"><net_src comp="895" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="908"><net_src comp="870" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="917"><net_src comp="64" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="66" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="66" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="66" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="921"><net_src comp="66" pin="0"/><net_sink comp="909" pin=4"/></net>

<net id="927"><net_src comp="909" pin="6"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="68" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="62" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="930"><net_src comp="922" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="939"><net_src comp="64" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="66" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="66" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="66" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="943"><net_src comp="66" pin="0"/><net_sink comp="931" pin=4"/></net>

<net id="949"><net_src comp="931" pin="6"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="68" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="62" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="952"><net_src comp="944" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="961"><net_src comp="64" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="66" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="66" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="66" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="965"><net_src comp="66" pin="0"/><net_sink comp="953" pin=4"/></net>

<net id="971"><net_src comp="953" pin="6"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="68" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="974"><net_src comp="966" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="983"><net_src comp="64" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="66" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="66" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="987"><net_src comp="66" pin="0"/><net_sink comp="975" pin=4"/></net>

<net id="993"><net_src comp="975" pin="6"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="68" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="62" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="996"><net_src comp="988" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="1000"><net_src comp="997" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1004"><net_src comp="1001" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1013"><net_src comp="64" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1017"><net_src comp="66" pin="0"/><net_sink comp="1005" pin=4"/></net>

<net id="1023"><net_src comp="1005" pin="6"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="68" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="62" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1026"><net_src comp="1018" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="1035"><net_src comp="64" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="66" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="66" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="66" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1039"><net_src comp="66" pin="0"/><net_sink comp="1027" pin=4"/></net>

<net id="1045"><net_src comp="1027" pin="6"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="68" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="62" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="1057"><net_src comp="64" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="66" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="66" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1060"><net_src comp="66" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1061"><net_src comp="66" pin="0"/><net_sink comp="1049" pin=4"/></net>

<net id="1067"><net_src comp="1049" pin="6"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="68" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="62" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1070"><net_src comp="1062" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="1079"><net_src comp="64" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="66" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="66" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1082"><net_src comp="66" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1083"><net_src comp="66" pin="0"/><net_sink comp="1071" pin=4"/></net>

<net id="1089"><net_src comp="1071" pin="6"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="68" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="62" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1092"><net_src comp="1084" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="1096"><net_src comp="1093" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1105"><net_src comp="64" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="66" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="66" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="66" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1109"><net_src comp="66" pin="0"/><net_sink comp="1097" pin=4"/></net>

<net id="1115"><net_src comp="1097" pin="6"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="68" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="62" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1118"><net_src comp="1110" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="1127"><net_src comp="64" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1128"><net_src comp="66" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="66" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1130"><net_src comp="66" pin="0"/><net_sink comp="1119" pin=3"/></net>

<net id="1131"><net_src comp="66" pin="0"/><net_sink comp="1119" pin=4"/></net>

<net id="1137"><net_src comp="1119" pin="6"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="68" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="62" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1140"><net_src comp="1132" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="1149"><net_src comp="64" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1150"><net_src comp="66" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="66" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1152"><net_src comp="66" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1153"><net_src comp="66" pin="0"/><net_sink comp="1141" pin=4"/></net>

<net id="1159"><net_src comp="1141" pin="6"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="68" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="62" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1162"><net_src comp="1154" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="1171"><net_src comp="64" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1172"><net_src comp="66" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="66" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1174"><net_src comp="66" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1175"><net_src comp="66" pin="0"/><net_sink comp="1163" pin=4"/></net>

<net id="1181"><net_src comp="1163" pin="6"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="68" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1183"><net_src comp="62" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1184"><net_src comp="1176" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="1193"><net_src comp="64" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="66" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="66" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1196"><net_src comp="66" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1197"><net_src comp="66" pin="0"/><net_sink comp="1185" pin=4"/></net>

<net id="1203"><net_src comp="1185" pin="6"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="68" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="62" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1206"><net_src comp="1198" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="1215"><net_src comp="64" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1216"><net_src comp="66" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="66" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1218"><net_src comp="66" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1219"><net_src comp="66" pin="0"/><net_sink comp="1207" pin=4"/></net>

<net id="1225"><net_src comp="1207" pin="6"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="68" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="62" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="1233"><net_src comp="80" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1238"><net_src comp="82" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="1229" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="1239" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="1251"><net_src comp="519" pin="10"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="82" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1258"><net_src comp="548" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="519" pin="10"/><net_sink comp="1253" pin=2"/></net>

<net id="1265"><net_src comp="519" pin="10"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="82" pin="0"/><net_sink comp="1261" pin=1"/></net>

<net id="1272"><net_src comp="548" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1273"><net_src comp="1261" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1274"><net_src comp="519" pin="10"/><net_sink comp="1267" pin=2"/></net>

<net id="1278"><net_src comp="565" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="760" pin=5"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="804" pin=5"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="826" pin=5"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="909" pin=5"/></net>

<net id="1284"><net_src comp="1275" pin="1"/><net_sink comp="931" pin=5"/></net>

<net id="1285"><net_src comp="1275" pin="1"/><net_sink comp="953" pin=5"/></net>

<net id="1286"><net_src comp="1275" pin="1"/><net_sink comp="975" pin=5"/></net>

<net id="1287"><net_src comp="1275" pin="1"/><net_sink comp="1005" pin=5"/></net>

<net id="1288"><net_src comp="1275" pin="1"/><net_sink comp="1027" pin=5"/></net>

<net id="1289"><net_src comp="1275" pin="1"/><net_sink comp="1049" pin=5"/></net>

<net id="1290"><net_src comp="1275" pin="1"/><net_sink comp="1071" pin=5"/></net>

<net id="1291"><net_src comp="1275" pin="1"/><net_sink comp="1097" pin=5"/></net>

<net id="1292"><net_src comp="1275" pin="1"/><net_sink comp="1119" pin=5"/></net>

<net id="1293"><net_src comp="1275" pin="1"/><net_sink comp="1141" pin=5"/></net>

<net id="1294"><net_src comp="1275" pin="1"/><net_sink comp="1163" pin=5"/></net>

<net id="1295"><net_src comp="1275" pin="1"/><net_sink comp="1185" pin=5"/></net>

<net id="1296"><net_src comp="1275" pin="1"/><net_sink comp="1207" pin=5"/></net>

<net id="1300"><net_src comp="581" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="587" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1309"><net_src comp="599" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1314"><net_src comp="639" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1319"><net_src comp="645" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1326"><net_src comp="659" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1332"><net_src comp="673" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1338"><net_src comp="118" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1343"><net_src comp="688" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1349"><net_src comp="125" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1354"><net_src comp="725" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1360"><net_src comp="143" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1365"><net_src comp="741" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1370"><net_src comp="746" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1376"><net_src comp="150" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1381"><net_src comp="876" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1386"><net_src comp="885" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1389"><net_src comp="1383" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1390"><net_src comp="1383" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1391"><net_src comp="1383" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1392"><net_src comp="1383" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1393"><net_src comp="1383" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1394"><net_src comp="1383" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1395"><net_src comp="1383" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1396"><net_src comp="1383" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1397"><net_src comp="1383" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1398"><net_src comp="1383" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1399"><net_src comp="1383" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1400"><net_src comp="1383" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1401"><net_src comp="1383" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1402"><net_src comp="1383" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1406"><net_src comp="159" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1411"><net_src comp="890" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1416"><net_src comp="166" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1421"><net_src comp="904" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1426"><net_src comp="440" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1431"><net_src comp="458" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1436"><net_src comp="467" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1441"><net_src comp="476" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1446"><net_src comp="486" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1451"><net_src comp="175" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1456"><net_src comp="182" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1461"><net_src comp="440" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="1466"><net_src comp="449" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="519" pin=4"/></net>

<net id="1471"><net_src comp="458" pin="4"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="1476"><net_src comp="467" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="519" pin=4"/></net>

<net id="1481"><net_src comp="476" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="1486"><net_src comp="486" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="519" pin=4"/></net>

<net id="1491"><net_src comp="191" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1496"><net_src comp="440" pin="4"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="519" pin=5"/></net>

<net id="1501"><net_src comp="449" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="519" pin=6"/></net>

<net id="1506"><net_src comp="458" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="519" pin=5"/></net>

<net id="1511"><net_src comp="467" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="519" pin=6"/></net>

<net id="1516"><net_src comp="476" pin="4"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="519" pin=5"/></net>

<net id="1521"><net_src comp="486" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="519" pin=6"/></net>

<net id="1526"><net_src comp="440" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="519" pin=7"/></net>

<net id="1531"><net_src comp="449" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="519" pin=8"/></net>

<net id="1536"><net_src comp="458" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="519" pin=7"/></net>

<net id="1541"><net_src comp="467" pin="4"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="519" pin=8"/></net>

<net id="1546"><net_src comp="476" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="519" pin=7"/></net>

<net id="1551"><net_src comp="486" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="519" pin=8"/></net>

<net id="1556"><net_src comp="519" pin="10"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="1239" pin=2"/></net>

<net id="1562"><net_src comp="538" pin="4"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1567"><net_src comp="458" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="519" pin=9"/></net>

<net id="1572"><net_src comp="1253" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1577"><net_src comp="1267" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="533" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bottom1_V | {}
	Port: top_0_V | {10 }
	Port: top_1_V | {11 }
	Port: top_2_V | {12 }
	Port: top_3_V | {12 }
	Port: top_4_V | {12 }
	Port: top_5_V | {12 }
	Port: top_6_V | {12 }
	Port: top_7_V | {12 }
	Port: top_8_V | {12 }
	Port: top_9_V | {12 }
	Port: top_10_V | {12 }
	Port: top_11_V | {12 }
	Port: top_12_V | {12 }
	Port: top_13_V | {12 }
	Port: top_14_V | {12 }
	Port: top_15_V | {12 }
	Port: lut16_V_1 | {}
 - Input state : 
	Port: pgconv64<64u> : bottom1_V | {2 3 4 5 6 7 }
	Port: pgconv64<64u> : c | {1 }
	Port: pgconv64<64u> : top_0_V | {}
	Port: pgconv64<64u> : top_1_V | {}
	Port: pgconv64<64u> : top_2_V | {}
	Port: pgconv64<64u> : top_3_V | {}
	Port: pgconv64<64u> : top_4_V | {}
	Port: pgconv64<64u> : top_5_V | {}
	Port: pgconv64<64u> : top_6_V | {}
	Port: pgconv64<64u> : top_7_V | {}
	Port: pgconv64<64u> : top_8_V | {}
	Port: pgconv64<64u> : top_9_V | {}
	Port: pgconv64<64u> : top_10_V | {}
	Port: pgconv64<64u> : top_11_V | {}
	Port: pgconv64<64u> : top_12_V | {}
	Port: pgconv64<64u> : top_13_V | {}
	Port: pgconv64<64u> : top_14_V | {}
	Port: pgconv64<64u> : top_15_V | {}
	Port: pgconv64<64u> : lut16_V_1 | {3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		add_ln109 : 1
		row : 1
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		icmp_ln104 : 1
		select_ln109 : 2
		select_ln109_1 : 2
		tmp : 3
		zext_ln109 : 4
		tmp_101 : 3
		zext_ln109_1 : 4
		add_ln109_2 : 5
		select_ln109_2 : 2
		add_ln115 : 1
		select_ln109_3 : 2
		add_ln109_1 : 3
		zext_ln109_2 : 4
		add_ln109_3 : 6
		zext_ln109_3 : 7
		bottom1_V_addr : 8
		zext_ln110 : 3
		add_ln110 : 6
		zext_ln110_1 : 7
		bottom1_V_addr_17 : 8
		bottom1_V_load : 9
		bottom1_V_load_17 : 9
	State 3
		zext_ln112 : 1
		zext_ln112_1 : 1
		add_ln112 : 2
		add_ln112_1 : 3
		zext_ln112_2 : 4
		bottom1_V_addr_19 : 5
		zext_ln111 : 1
		add_ln111_1 : 2
		zext_ln111_1 : 3
		bottom1_V_addr_18 : 4
		select_ln109_4 : 1
		p_s : 2
		select_ln110 : 1
		tmp1_V : 2
		bottom1_V_load_18 : 5
		bottom1_V_load_19 : 6
		select_ln109_5 : 1
		p_080_1 : 2
		select_ln110_1 : 1
		tmp1_V_0_1 : 2
		p_080_2 : 1
		tmp1_V_0_2 : 1
	State 4
		zext_ln115 : 1
		zext_ln115_1 : 1
		add_ln115_1 : 2
		add_ln115_2 : 3
		zext_ln113 : 1
		bottom1_V_addr_20 : 2
		add_ln116 : 3
		zext_ln114 : 1
		bottom1_V_addr_21 : 2
		add_ln117 : 3
		select_ln111 : 1
		tmp2_V : 2
		select_ln112 : 1
		tmp3_V : 2
		bottom1_V_load_20 : 3
		bottom1_V_load_21 : 3
		select_ln111_1 : 1
		tmp2_V_0_1 : 2
		select_ln112_1 : 1
		tmp3_V_0_1 : 2
		tmp2_V_0_2 : 1
		tmp3_V_0_2 : 1
	State 5
		bottom1_V_addr_22 : 1
		bottom1_V_addr_23 : 1
		select_ln113 : 1
		tmp4_V : 2
		select_ln114 : 1
		tmp5_V : 2
		bottom1_V_load_22 : 2
		bottom1_V_load_23 : 2
		select_ln113_1 : 1
		tmp4_V_0_1 : 2
		select_ln114_1 : 1
		tmp5_V_0_1 : 2
		tmp4_V_0_2 : 1
		tmp5_V_0_2 : 1
	State 6
		bottom1_V_addr_24 : 1
		select_ln115 : 1
		tmp6_V : 2
		select_ln116 : 1
		tmp7_V : 2
		bottom1_V_load_24 : 2
		select_ln115_1 : 1
		tmp6_V_0_1 : 2
		select_ln116_1 : 1
		tmp7_V_0_1 : 2
		tmp6_V_0_2 : 1
		tmp7_V_0_2 : 1
	State 7
		select_ln117 : 1
		tmp8_V : 2
		select_ln117_1 : 1
		tmp8_V_0_1 : 2
		tmp8_V_0_2 : 1
	State 8
		sum_V_ret : 1
		tmp_106 : 2
	State 9
		norm_V : 1
		tmp_107 : 1
		icmp_ln1494_17 : 2
		shl_ln700_16 : 1
		select_ln131_1 : 3
	State 10
		store_ln135 : 1
		tmp_108 : 1
		icmp_ln1494_18 : 2
		shl_ln700_17 : 1
		select_ln131_2 : 3
	State 11
		store_ln135 : 1
	State 12
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		empty_33 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          | grp_compute_engine_64_fu_440 |  12.08  |    64   |   461   |
|          | grp_compute_engine_64_fu_449 |  12.08  |    64   |   461   |
|          | grp_compute_engine_64_fu_458 |  12.08  |    64   |   461   |
|          | grp_compute_engine_64_fu_467 |  12.08  |    64   |   461   |
|   call   | grp_compute_engine_64_fu_476 |  12.08  |    64   |   461   |
|          | grp_compute_engine_64_fu_486 |  12.08  |    64   |   461   |
|          |        grp_relu_fu_498       |    0    |    0    |   365   |
|          |     grp_sum_engine_fu_519    |    0    |    0    |   128   |
|          |     grp_batch_norm_fu_533    |    0    |    0    |    93   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln109_fu_599     |    0    |    0    |    4    |
|          |     select_ln109_1_fu_607    |    0    |    0    |    4    |
|          |     select_ln109_2_fu_645    |    0    |    0    |    4    |
|          |     select_ln109_3_fu_659    |    0    |    0    |    4    |
|          |     select_ln109_4_fu_773    |    0    |    0    |    56   |
|          |      select_ln110_fu_795     |    0    |    0    |    56   |
|          |     select_ln109_5_fu_817    |    0    |    0    |    56   |
|          |     select_ln110_1_fu_839    |    0    |    0    |    56   |
|          |      select_ln111_fu_922     |    0    |    0    |    56   |
|          |      select_ln112_fu_944     |    0    |    0    |    56   |
|          |     select_ln111_1_fu_966    |    0    |    0    |    56   |
|          |     select_ln112_1_fu_988    |    0    |    0    |    56   |
|  select  |     select_ln113_fu_1018     |    0    |    0    |    56   |
|          |     select_ln114_fu_1040     |    0    |    0    |    56   |
|          |    select_ln113_1_fu_1062    |    0    |    0    |    56   |
|          |    select_ln114_1_fu_1084    |    0    |    0    |    56   |
|          |     select_ln115_fu_1110     |    0    |    0    |    56   |
|          |     select_ln116_fu_1132     |    0    |    0    |    56   |
|          |    select_ln115_1_fu_1154    |    0    |    0    |    56   |
|          |    select_ln116_1_fu_1176    |    0    |    0    |    56   |
|          |     select_ln117_fu_1198     |    0    |    0    |    56   |
|          |    select_ln117_1_fu_1220    |    0    |    0    |    56   |
|          |     select_ln131_fu_1239     |    0    |    0    |    8    |
|          |    select_ln131_1_fu_1253    |    0    |    0    |    8    |
|          |    select_ln131_2_fu_1267    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |   weights_0_0_0_V_r_fu_760   |    0    |    0    |    55   |
|          |   weights_0_0_1_V_r_fu_782   |    0    |    0    |    55   |
|          |   weights_1_0_0_V_r_fu_804   |    0    |    0    |    55   |
|          |   weights_1_0_1_V_r_fu_826   |    0    |    0    |    55   |
|          |   weights_0_0_2_V_r_fu_909   |    0    |    0    |    55   |
|          |   weights_0_1_0_V_r_fu_931   |    0    |    0    |    55   |
|          |   weights_1_0_2_V_r_fu_953   |    0    |    0    |    55   |
|          |   weights_1_1_0_V_r_fu_975   |    0    |    0    |    55   |
|    mux   |   weights_0_1_1_V_r_fu_1005  |    0    |    0    |    55   |
|          |   weights_0_1_2_V_r_fu_1027  |    0    |    0    |    55   |
|          |   weights_1_1_1_V_r_fu_1049  |    0    |    0    |    55   |
|          |   weights_1_1_2_V_r_fu_1071  |    0    |    0    |    55   |
|          |   weights_0_2_0_V_r_fu_1097  |    0    |    0    |    55   |
|          |   weights_0_2_1_V_r_fu_1119  |    0    |    0    |    55   |
|          |   weights_1_2_0_V_r_fu_1141  |    0    |    0    |    55   |
|          |   weights_1_2_1_V_r_fu_1163  |    0    |    0    |    55   |
|          |   weights_0_2_2_V_r_fu_1185  |    0    |    0    |    55   |
|          |   weights_1_2_2_V_r_fu_1207  |    0    |    0    |    55   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln109_fu_569       |    0    |    0    |    12   |
|          |          row_fu_575          |    0    |    0    |    12   |
|          |       add_ln103_fu_587       |    0    |    0    |    15   |
|          |      add_ln109_2_fu_639      |    0    |    0    |    15   |
|          |       add_ln115_fu_653       |    0    |    0    |    12   |
|          |      add_ln109_1_fu_667      |    0    |    0    |    12   |
|          |      add_ln109_3_fu_677      |    0    |    0    |    15   |
|          |       add_ln110_fu_692       |    0    |    0    |    15   |
|    add   |       add_ln112_fu_725       |    0    |    0    |    15   |
|          |      add_ln112_1_fu_731      |    0    |    0    |    15   |
|          |          col_fu_741          |    0    |    0    |    12   |
|          |      add_ln111_1_fu_750      |    0    |    0    |    15   |
|          |      add_ln115_1_fu_870      |    0    |    0    |    15   |
|          |      add_ln115_2_fu_876      |    0    |    0    |    15   |
|          |       add_ln113_fu_881       |    0    |    0    |    15   |
|          |       add_ln116_fu_890       |    0    |    0    |    15   |
|          |       add_ln114_fu_895       |    0    |    0    |    15   |
|          |       add_ln117_fu_904       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_548          |    0    |    0    |    11   |
|   icmp   |       icmp_ln103_fu_581      |    0    |    0    |    11   |
|          |       icmp_ln104_fu_593      |    0    |    0    |    9    |
|          |      icmp_ln1494_fu_1229     |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   read   |      c_read_read_fu_112      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          grp_fu_538          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln109_fu_565      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_615          |    0    |    0    |    0    |
|          |        tmp_101_fu_627        |    0    |    0    |    0    |
|bitconcatenate|        tmp_102_fu_703        |    0    |    0    |    0    |
|          |        tmp_103_fu_714        |    0    |    0    |    0    |
|          |        tmp_104_fu_848        |    0    |    0    |    0    |
|          |        tmp_105_fu_859        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln109_fu_623      |    0    |    0    |    0    |
|          |      zext_ln109_1_fu_635     |    0    |    0    |    0    |
|          |      zext_ln109_2_fu_673     |    0    |    0    |    0    |
|          |      zext_ln109_3_fu_683     |    0    |    0    |    0    |
|          |       zext_ln110_fu_688      |    0    |    0    |    0    |
|          |      zext_ln110_1_fu_698     |    0    |    0    |    0    |
|          |       zext_ln112_fu_710      |    0    |    0    |    0    |
|          |      zext_ln112_1_fu_721     |    0    |    0    |    0    |
|   zext   |      zext_ln112_2_fu_736     |    0    |    0    |    0    |
|          |       zext_ln111_fu_746      |    0    |    0    |    0    |
|          |      zext_ln111_1_fu_755     |    0    |    0    |    0    |
|          |       zext_ln115_fu_855      |    0    |    0    |    0    |
|          |      zext_ln115_1_fu_866     |    0    |    0    |    0    |
|          |       zext_ln113_fu_885      |    0    |    0    |    0    |
|          |       zext_ln114_fu_899      |    0    |    0    |    0    |
|          |      zext_ln115_2_fu_997     |    0    |    0    |    0    |
|          |      zext_ln116_fu_1001      |    0    |    0    |    0    |
|          |      zext_ln117_fu_1093      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       shl_ln700_fu_1234      |    0    |    0    |    0    |
|    shl   |     shl_ln700_16_fu_1247     |    0    |    0    |    0    |
|          |     shl_ln700_17_fu_1261     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  72.48  |   384   |   5687  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln103_reg_1301    |    7   |
|   add_ln109_2_reg_1311   |    8   |
|    add_ln112_reg_1351    |    8   |
|   add_ln115_2_reg_1378   |    8   |
|    add_ln116_reg_1408    |    8   |
|    add_ln117_reg_1418    |    8   |
|bottom1_V_addr_17_reg_1346|    7   |
|bottom1_V_addr_18_reg_1373|    7   |
|bottom1_V_addr_19_reg_1357|    7   |
|bottom1_V_addr_20_reg_1403|    7   |
|bottom1_V_addr_21_reg_1413|    7   |
|bottom1_V_addr_22_reg_1448|    7   |
|bottom1_V_addr_23_reg_1453|    7   |
|bottom1_V_addr_24_reg_1488|    7   |
|  bottom1_V_addr_reg_1335 |    7   |
|       col_0_reg_429      |    4   |
|       col_reg_1362       |    4   |
|    icmp_ln103_reg_1297   |    1   |
|  indvar_flatten_reg_407  |    7   |
|     p_080_1_reg_1428     |    6   |
|     p_080_2_reg_1438     |    6   |
|       p_s_reg_1423       |    6   |
|          reg_554         |    6   |
|          reg_560         |   12   |
|       row_0_reg_418      |    4   |
|  select_ln109_2_reg_1316 |    4   |
|  select_ln109_3_reg_1323 |    4   |
|   select_ln109_reg_1306  |    4   |
|  select_ln131_1_reg_1569 |    8   |
|  select_ln131_2_reg_1574 |    8   |
|    sum_V_ret_reg_1553    |    8   |
|    tmp1_V_0_1_reg_1433   |    6   |
|    tmp1_V_0_2_reg_1443   |    6   |
|    tmp2_V_0_1_reg_1468   |    6   |
|    tmp2_V_0_2_reg_1478   |    6   |
|      tmp2_V_reg_1458     |    6   |
|    tmp3_V_0_1_reg_1473   |    6   |
|    tmp3_V_0_2_reg_1483   |    6   |
|      tmp3_V_reg_1463     |    6   |
|    tmp4_V_0_1_reg_1503   |    6   |
|    tmp4_V_0_2_reg_1513   |    6   |
|      tmp4_V_reg_1493     |    6   |
|    tmp5_V_0_1_reg_1508   |    6   |
|    tmp5_V_0_2_reg_1518   |    6   |
|      tmp5_V_reg_1498     |    6   |
|    tmp6_V_0_1_reg_1533   |    6   |
|    tmp6_V_0_2_reg_1543   |    6   |
|      tmp6_V_reg_1523     |    6   |
|    tmp7_V_0_1_reg_1538   |    6   |
|    tmp7_V_0_2_reg_1548   |    6   |
|      tmp7_V_reg_1528     |    6   |
|    tmp8_V_0_2_reg_1564   |    6   |
|     tmp_106_reg_1559     |    5   |
|   trunc_ln109_reg_1275   |    2   |
|   zext_ln109_2_reg_1329  |    8   |
|    zext_ln110_reg_1340   |    8   |
|    zext_ln111_reg_1367   |    8   |
|    zext_ln113_reg_1383   |   64   |
+--------------------------+--------+
|           Total          |   423  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_132      |  p0  |  10  |   7  |   70   ||    47   |
|       grp_access_fu_132      |  p2  |   8  |   0  |    0   ||    41   |
| grp_compute_engine_64_fu_440 |  p2  |   5  |  64  |   320  ||    27   |
| grp_compute_engine_64_fu_449 |  p1  |   2  |  64  |   128  ||    9    |
| grp_compute_engine_64_fu_449 |  p2  |   5  |  64  |   320  ||    27   |
| grp_compute_engine_64_fu_458 |  p2  |   5  |  64  |   320  ||    27   |
| grp_compute_engine_64_fu_467 |  p2  |   4  |  64  |   256  ||    21   |
|     grp_sum_engine_fu_519    |  p1  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p2  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p3  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p4  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p5  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p6  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p7  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p8  |   3  |   6  |   18   ||    15   |
|     grp_sum_engine_fu_519    |  p9  |   3  |   6  |   18   ||    15   |
|     grp_batch_norm_fu_533    |  p1  |   3  |   8  |   24   ||    15   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1600  || 24.5568 ||   349   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   72   |   384  |  5687  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   24   |    -   |   349  |
|  Register |    -   |   423  |    -   |
+-----------+--------+--------+--------+
|   Total   |   97   |   807  |  6036  |
+-----------+--------+--------+--------+
