/*
 * Instance header file for SAMA7G54
 *
 * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2021-07-26T12:51:16Z */
#ifndef _SAMA7G_GMAC0_INSTANCE_
#define _SAMA7G_GMAC0_INSTANCE_


/* ========== Instance Parameter definitions for GMAC0 peripheral ========== */
#define GMAC0_INSTANCE_ID                        _UL_(51)   /* Gigabit Ethernet MAC */
#define GMAC0_CLOCK_ID                           _UL_(51)   
#define GMAC0_INSTANCE_ID_TSU                    _UL_(53)   /* Gigabit Ethernet MAC - Time Stamp Unit Generic Clock - No Interrupt */
#define GMAC0_INSTANCE_ID_Q1                     _UL_(116)  /* GMAC0 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1 */
#define GMAC0_INSTANCE_ID_Q2                     _UL_(117)  /* GMAC0 Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2 */
#define GMAC0_INSTANCE_ID_Q3                     _UL_(118)  /* GMAC0 Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3 */
#define GMAC0_INSTANCE_ID_Q4                     _UL_(119)  /* GMAC0 Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4 */
#define GMAC0_INSTANCE_ID_Q5                     _UL_(120)  /* GMAC0 Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5 */

#endif /* _SAMA7G_GMAC0_INSTANCE_ */
