### Hi there ðŸ‘‹, My name is Jason Xu

- ðŸ˜„ Pronouns: He/Him
- I'm a 4th year computer engineering student at University of Waterloo
- I enjoy working on ASIC and FPGA designs with SystemVerilog
- I also enjoy low-level programming and systems programming, including device driver and firmware development, and operating system kernel development
- I design PCB with KiCAD

## Programming languages that I use:
- C
- C++
- Rust
- x86 and RISC-V Assembly Language

## Hardware description languages that I use:
- Verilog
- SystemVerilog
- VHDL

![](https://github-stats-extended.vercel.app/api?username=JasonBrave&rank_icon=percentile&show=reviews,discussions_started,discussions_answered,prs_merged,prs_merged_percentage,prs_commented,prs_reviewed,issues_commented&show_icons=true&include_all_commits=true&disable_animations=true&theme=vue-dark)
![](https://github-stats-extended.vercel.app/api/top-langs?username=JasonBrave&langs_count=8&disable_animations=true&theme=vue-dark)
