Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 22:24:01 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           16 |
| Yes          | No                    | No                     |             137 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             106 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|               Clock Signal              |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_mk_BUFG                            |                                      | p_2_out0                         |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                          |                                      | reloj_100k/cont1[0]_i_1__1_n_0   |                1 |              4 |         4.00 |
|  clk_mk_BUFG                            |                                      |                                  |                3 |              5 |         1.67 |
|  TxD_start_BUFG                         | outDataEncoder                       | outDataEncoder0                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | indicador_grados/cont[0]_i_2_n_0     | indicador_grados/cont[3]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          |                                      | gen_baud/cont1[0]_i_1__2_n_0     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          |                                      | reloj_20khz/clear                |                3 |              9 |         3.00 |
|  reloj_100k/CLK                         |                                      |                                  |                3 |              9 |         3.00 |
|  clk_mk_BUFG                            | controlador_PID/u_k_D1__7_i_1_n_0    | controlador_PID/u_k              |                3 |             10 |         3.33 |
|  clk_mk_BUFG                            | controlador_PID/u_k_A0__7_i_1_n_0    | controlador_PID/u_k              |                4 |             10 |         2.50 |
|  ROM_de_grados/unidades_reg[3]_i_2_n_0  |                                      |                                  |                9 |             10 |         1.11 |
|  ROM_error/unidades_reg[3]_i_2__1_n_0   |                                      |                                  |                9 |             10 |         1.11 |
|  ROM_control/unidades_reg[3]_i_2__0_n_0 |                                      |                                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG                          | indicador_grados/cont[0]_i_2_n_0     | indicador_grados/cont[0]_i_1_n_0 |                3 |             11 |         3.67 |
|  gen_baud/BaudTick                      |                                      | clk_TxDstart/cont2_reg[0]_0      |                4 |             14 |         3.50 |
|  controlTx/TxD_ready                    |                                      |                                  |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                          |                                      | clk_TxDstart/cont1[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_mk_BUFG                            | controlador_PID/u_k_E[16]__0_i_1_n_0 |                                  |                7 |             24 |         3.43 |
|  clk_mk_BUFG                            | controlador_PID/u_k_D[25]_i_1_n_0    |                                  |               10 |             26 |         2.60 |
|  clk_mk_BUFG                            | controlador_PID/u_k_C[25]_i_1_n_0    |                                  |                8 |             26 |         3.25 |
|  clk_mk_BUFG                            | controlador_PID/u_k_A[16]__0_i_1_n_0 |                                  |                8 |             29 |         3.62 |
|  clk_mk_BUFG                            | controlador_PID/m_k[31]_i_1_n_0      |                                  |               14 |             32 |         2.29 |
|  clk_mk_BUFG                            | controlador_PID/m_k_1[31]_i_2_n_0    | controlador_PID/u_k              |               10 |             32 |         3.20 |
|  clk_mk_BUFG                            | controlador_PID/u_k[31]_i_1_n_0      | controlador_PID/u_k              |                6 |             32 |         5.33 |
|  TxD_start_BUFG                         |                                      |                                  |               14 |             45 |         3.21 |
|  clk_IBUF_BUFG                          |                                      |                                  |               17 |             48 |         2.82 |
+-----------------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+


