{"vcs1":{"timestamp_begin":1750886443.050152799, "rt":0.31, "ut":0.18, "st":0.07}}
{"vcselab":{"timestamp_begin":1750886443.428716266, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750886443.684010823, "rt":0.08, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750886442.729611956}
{"VCS_COMP_START_TIME": 1750886442.729611956}
{"VCS_COMP_END_TIME": 1750886444.016525406}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2411244}}
{"stitch_vcselab": {"peak_mem": 2411283}}
