[{"DBLP title": "CATERPILLAR: Coarse Grain Reconfigurable Architecture for accelerating the training of Deep Neural Networks.", "DBLP authors": ["Yuanfang Li", "Ardavan Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2964194679, "PaperTitle": "caterpillar coarse grain reconfigurable architecture for accelerating the training of deep neural networks", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stanford university": 2.0}}, {"PaperId": 2620949095, "PaperTitle": "caterpillar coarse grain reconfigurable architecture for accelerating the training of deep neural networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and efficient implementation of Convolutional Neural Networks on FPGA.", "DBLP authors": ["Abhinav Podili", "Chi Zhang", "Viktor K. Prasanna"], "year": 2017, "MAG papers": [{"PaperId": 2742152118, "PaperTitle": "fast and efficient implementation of convolutional neural networks on fpga", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel Multi Channel convolution using General Matrix Multiplication.", "DBLP authors": ["Aravind Vasudevan", "Andrew Anderson", "David Gregg"], "year": 2017, "MAG papers": [{"PaperId": 2605739168, "PaperTitle": "parallel multi channel convolution using general matrix multiplication", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 57, "Affiliations": {"trinity college": 3.0}}, {"PaperId": 2953039696, "PaperTitle": "parallel multi channel convolution using general matrix multiplication", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"trinity college": 3.0}}], "source": "ES"}, {"DBLP title": "High-performance FPGA implementation of equivariant adaptive separation via independence algorithm for Independent Component Analysis.", "DBLP authors": ["Mahdi Nazemi", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2962676816, "PaperTitle": "high performance fpga implementation of equivariant adaptive separation via independence algorithm for independent component analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southern california": 3.0}}, {"PaperId": 2734213494, "PaperTitle": "high performance fpga implementation of equivariant adaptive separation via independence algorithm for independent component analysis", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Design and comparative evaluation of GPGPU- and FPGA-based MPSoC ECU architectures for secure, dependable, and real-time automotive CPS.", "DBLP authors": ["Bikash Poudel", "Naresh Kumar Giri", "Arslan Munir"], "year": 2017, "MAG papers": [{"PaperId": 2741022416, "PaperTitle": "design and comparative evaluation of gpgpu and fpga based mpsoc ecu architectures for secure dependable and real time automotive cps", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of nevada reno": 1.0, "kansas state university": 2.0}}], "source": "ES"}, {"DBLP title": "High-Level Synthesis for side-channel defense.", "DBLP authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "year": 2017, "MAG papers": [{"PaperId": 2741455831, "PaperTitle": "high level synthesis for side channel defense", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "DoSGuard: Protecting pipelined MPSoCs against hardware Trojan based DoS attacks.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2017, "MAG papers": [{"PaperId": 2741404989, "PaperTitle": "dosguard protecting pipelined mpsocs against hardware trojan based dos attacks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of peradeniya": 1.0, "university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Hardwiring the OS kernel into a Java application processor.", "DBLP authors": ["Chun-Jen Tsai", "Cheng-Ju Lin", "Cheng-Yang Chen", "Yan-Hung Lin", "Wei-Jhong Ji", "Sheng-Di Hong"], "year": 2017, "MAG papers": [{"PaperId": 2740279829, "PaperTitle": "hardwiring the os kernel into a java application processor", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 6.0}}], "source": "ES"}, {"DBLP title": "Hardware support for embedded operating system security.", "DBLP authors": ["Arman Pouraghily", "Tilman Wolf", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2739804234, "PaperTitle": "hardware support for embedded operating system security", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-accelerated CCD readout smear correction for Fast Solar Polarimeter.", "DBLP authors": ["Stefan Tabel", "Korbinian Weikl", "Walter Stechele"], "year": 2017, "MAG papers": [{"PaperId": 2740050725, "PaperTitle": "hardware accelerated ccd readout smear correction for fast solar polarimeter", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 1.0, "max planck society": 2.0}}], "source": "ES"}, {"DBLP title": "Real-time object detection in software with custom vector instructions and algorithm changes.", "DBLP authors": ["Joe Edwards", "Guy G. F. Lemieux"], "year": 2017, "MAG papers": [{"PaperId": 2740088230, "PaperTitle": "real time object detection in software with custom vector instructions and algorithm changes", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient embedded multi-ported memory architecture for next-generation FPGAs.", "DBLP authors": ["S. Navid Shahrouzi", "Darshika G. Perera"], "year": 2017, "MAG papers": [{"PaperId": 2739962869, "PaperTitle": "an efficient embedded multi ported memory architecture for next generation fpgas", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of colorado colorado springs": 2.0}}], "source": "ES"}, {"DBLP title": "A Staged Memory Resource Management Method for CMP systems.", "DBLP authors": ["Yangguo Liu", "Junlin Lu", "Dong Tong", "Xu Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2740362576, "PaperTitle": "a staged memory resource management method for cmp systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 4.0}}], "source": "ES"}, {"DBLP title": "CFStore: Boosting Hybrid storage performance by device crossfire.", "DBLP authors": ["Wei Zhou", "Dan Feng", "Zhipeng Tan"], "year": 2017, "MAG papers": [{"PaperId": 2741301904, "PaperTitle": "cfstore boosting hybrid storage performance by device crossfire", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "RVNet: A fast and high energy efficiency network packet processing system on RISC-V.", "DBLP authors": ["Yanpeng Wang", "Mei Wen", "Chunyuan Zhang", "Jie Lin"], "year": 2017, "MAG papers": [{"PaperId": 2739791233, "PaperTitle": "rvnet a fast and high energy efficiency network packet processing system on risc v", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "Massive spatial query on the Kepler architecture.", "DBLP authors": ["Yili Gong", "Jia Tang", "Wenhai Li", "Zihui Ye"], "year": 2017, "MAG papers": [{"PaperId": 2740711480, "PaperTitle": "massive spatial query on the kepler architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"wuhan university": 4.0}}], "source": "ES"}, {"DBLP title": "PFSI.sw: A programming framework for sea ice model algorithms based on Sunway many-core processor.", "DBLP authors": ["Binyang Li", "Bo Li", "Depei Qian"], "year": 2017, "MAG papers": [{"PaperId": 2740340738, "PaperTitle": "pfsi sw a programming framework for sea ice model algorithms based on sunway many core processor", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"beihang university": 3.0}}], "source": "ES"}, {"DBLP title": "MicRun: A framework for scale-free graph algorithms on SIMD architecture of the Xeon Phi.", "DBLP authors": ["Jie Lin", "Qingbo Wu", "Yusong Tan", "Jie Yu", "Qi Zhang", "Xiaoling Li", "Lei Luo"], "year": 2017, "MAG papers": [{"PaperId": 2741392386, "PaperTitle": "micrun a framework for scale free graph algorithms on simd architecture of the xeon phi", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 7.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Dataflow Model for efficient programming of clustered manycore processors.", "DBLP authors": ["Julien Hascoet", "Karol Desnos", "Jean-Fran\u00e7ois Nezan", "Beno\u00eet Dupont de Dinechin"], "year": 2017, "MAG papers": [{"PaperId": 2740883034, "PaperTitle": "hierarchical dataflow model for efficient programming of clustered manycore processors", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling and evaluation for gather/scatter operations in Vector-SIMD architectures.", "DBLP authors": ["Hongbing Tan", "Haiyan Chen", "Sheng Liu", "Jianguo Wu"], "year": 2017, "MAG papers": [{"PaperId": 2741643470, "PaperTitle": "modeling and evaluation for gather scatter operations in vector simd architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "reMinMin: A novel static energy-centric list scheduling approach based on real measurements.", "DBLP authors": ["Achim L\u00f6sch", "Marco Platzner"], "year": 2017, "MAG papers": [{"PaperId": 2740826172, "PaperTitle": "reminmin a novel static energy centric list scheduling approach based on real measurements", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of paderborn": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware design and analysis of efficient loop coarsening and border handling for image processing.", "DBLP authors": ["M. Akif Ozkan", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2740250250, "PaperTitle": "hardware design and analysis of efficient loop coarsening and border handling for image processing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension.", "DBLP authors": ["Rishan Senanayake", "Namitha Liyanage", "Sasindu Wijeratne", "Sachille Atapattu", "Kasun Athukorala", "P. M. K. Tharaka", "Geethan Karunaratne", "R. M. A. U. Senarath", "Ishantha Perera", "Ashen Ekanayake", "Ajith Pasqual"], "year": 2017, "MAG papers": [{"PaperId": 2742163243, "PaperTitle": "high performance hardware architectures for intra block copy and palette coding for hevc screen content coding extension", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of moratuwa": 1.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of adaptive signal processing systems using Markov decision processes.", "DBLP authors": ["Lin Li", "Adrian E. Sapio", "Jiahao Wu", "Yanzhou Liu", "Kyunghun Lee", "Marilyn Wolf", "Shuvra S. Bhattacharyya"], "year": 2017, "MAG papers": [{"PaperId": 2741844421, "PaperTitle": "design and implementation of adaptive signal processing systems using markov decision processes", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of maryland college park": 6.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An embedded scalable linear model predictive hardware-based controller using ADMM.", "DBLP authors": ["Pei Zhang", "Joseph Zambreno", "Phillip H. Jones"], "year": 2017, "MAG papers": [{"PaperId": 2739592510, "PaperTitle": "an embedded scalable linear model predictive hardware based controller using admm", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "CGRA-ME: A unified framework for CGRA modelling and exploration.", "DBLP authors": ["S. Alexander Chin", "Noriaki Sakamoto", "Allan Rui", "Jim Zhao", "Jin Hee Kim", "Yuko Hara-Azumi", "Jason Helge Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2741661236, "PaperTitle": "cgra me a unified framework for cgra modelling and exploration", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tokyo institute of technology": 2.0, "university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "OpenCL-based design pattern for line rate packet processing.", "DBLP authors": ["Jehandad Khan", "Peter Athanas", "Skip Booth", "John Marshall"], "year": 2017, "MAG papers": [{"PaperId": 2739845695, "PaperTitle": "opencl based design pattern for line rate packet processing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cisco systems inc": 2.0, "virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Acceleration of Frequent Itemset Mining on FPGA using SDAccel and Vivado HLS.", "DBLP authors": ["Vinh Dang", "Kevin Skadron"], "year": 2017, "MAG papers": [{"PaperId": 2740087560, "PaperTitle": "acceleration of frequent itemset mining on fpga using sdaccel and vivado hls", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "OpenMP device offloading to FPGA accelerators.", "DBLP authors": ["Lukas Sommer", "Jens Korinth", "Andreas Koch"], "year": 2017, "MAG papers": [{"PaperId": 2741997154, "PaperTitle": "openmp device offloading to fpga accelerators", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}]