{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543791575664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543791575671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 18:59:35 2018 " "Processing started: Sun Dec 02 18:59:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543791575671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791575671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chumusuke -c Chumusuke " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chumusuke -c Chumusuke" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791575672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543791576463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543791576463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor de sinal 4-16/extensordesinal4to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor de sinal 4-16/extensordesinal4to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal4To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal4To16bits-BEHAVIOR" {  } { { "Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589342 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal4To16bits " "Found entity 1: ExtensordeSinal4To16bits" {  } { { "Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ram/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ram/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM-behavior " "Found design unit 1: MemoriaRAM-behavior" {  } { { "Componentes/RAM/MemoriaRAM.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/RAM/MemoriaRAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589346 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "Componentes/RAM/MemoriaRAM.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/RAM/MemoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc/somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc/somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "Componentes/PC/SomadorPC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589356 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "Componentes/PC/SomadorPC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589366 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoregistradores/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoregistradores/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589369 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/rom_memory/rommem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/rom_memory/rommem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMem-behavior " "Found design unit 1: ROMMem-behavior" {  } { { "Componentes/ROM_Memory/ROMMem.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ROM_Memory/ROMMem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589375 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMem " "Found entity 1: ROMMem" {  } { { "Componentes/ROM_Memory/ROMMem.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ROM_Memory/ROMMem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/data_split/datasplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/data_split/datasplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataSplit-behavior " "Found design unit 1: DataSplit-behavior" {  } { { "Componentes/Data_Split/DataSplit.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Data_Split/DataSplit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589409 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataSplit " "Found entity 1: DataSplit" {  } { { "Componentes/Data_Split/DataSplit.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Data_Split/DataSplit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chumusuke.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chumusuke.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chumusuke-behavior " "Found design unit 1: Chumusuke-behavior" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chumusuke " "Found entity 1: Chumusuke" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/unidadecontrole/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/unidadecontrole/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-CPU " "Found design unit 1: ControlUnit-CPU" {  } { { "Componentes/UnidadeControle/ControlUnit.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/UnidadeControle/ControlUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589418 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Componentes/UnidadeControle/ControlUnit.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/UnidadeControle/ControlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-behavior " "Found design unit 1: Multiplexador2x1-behavior" {  } { { "Componentes/Multiplexador/Mux2x1.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Multiplexador/Mux2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Componentes/Multiplexador/Mux2x1.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Multiplexador/Mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mux2x1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mux2x1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-behavior " "Found design unit 1: Multiplexador2x1_16bits-behavior" {  } { { "Componentes/Multiplexador/Mux2x1_16.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Multiplexador/Mux2x1_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Componentes/Multiplexador/Mux2x1_16.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Multiplexador/Mux2x1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDGate-behavior " "Found design unit 1: ANDGate-behavior" {  } { { "ANDGate.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/ANDGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589445 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/ANDGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/lshift/leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/lshift/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift-BEHAVIOR " "Found design unit 1: LeftShift-BEHAVIOR" {  } { { "Componentes/LShift/LeftShift.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/LShift/LeftShift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589451 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "Componentes/LShift/LeftShift.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/LShift/LeftShift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/jshift/jumpshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/jshift/jumpshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpShift-behavior " "Found design unit 1: JumpShift-behavior" {  } { { "Componentes/JShift/JumpShift.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/JShift/JumpShift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589459 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpShift " "Found entity 1: JumpShift" {  } { { "Componentes/JShift/JumpShift.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/JShift/JumpShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "badder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file badder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BAdder-behavior " "Found design unit 1: BAdder-behavior" {  } { { "BAdder.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/BAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589465 ""} { "Info" "ISGN_ENTITY_NAME" "1 BAdder " "Found entity 1: BAdder" {  } { { "BAdder.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/BAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791589465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791589465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chumusuke " "Elaborating entity \"Chumusuke\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543791589656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Program_Counter " "Elaborating entity \"PC\" for hierarchy \"PC:Program_Counter\"" {  } { { "Chumusuke.vhd" "Program_Counter" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:Prog_Coun_Adder " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:Prog_Coun_Adder\"" {  } { { "Chumusuke.vhd" "Prog_Coun_Adder" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMem ROMMem:Instruction_Mem " "Elaborating entity \"ROMMem\" for hierarchy \"ROMMem:Instruction_Mem\"" {  } { { "Chumusuke.vhd" "Instruction_Mem" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSplit DataSplit:Divider " "Elaborating entity \"DataSplit\" for hierarchy \"DataSplit:Divider\"" {  } { { "Chumusuke.vhd" "Divider" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:Mux_Reg_Dst " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:Mux_Reg_Dst\"" {  } { { "Chumusuke.vhd" "Mux_Reg_Dst" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal4To16bits ExtensordeSinal4To16bits:Ext_Sinal " "Elaborating entity \"ExtensordeSinal4To16bits\" for hierarchy \"ExtensordeSinal4To16bits:Ext_Sinal\"" {  } { { "Chumusuke.vhd" "Ext_Sinal" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA ExtensordeSinal4To16bits.vhd(17) " "VHDL Process Statement warning at ExtensordeSinal4To16bits.vhd(17): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/Extensor de sinal 4-16/ExtensordeSinal4To16bits.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543791589876 "|Chumusuke|ExtensordeSinal4To16bits:Ext_Sinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:Mux_ULA_In " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:Mux_ULA_In\"" {  } { { "Chumusuke.vhd" "Mux_ULA_In" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:Register_File " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:Register_File\"" {  } { { "Chumusuke.vhd" "Register_File" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589921 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(51) " "VHDL Process Statement warning at BancoRegistradores.vhd(51): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543791589928 "|Chumusuke|BancoRegistradores:Register_File"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg1 BancoRegistradores.vhd(51) " "VHDL Process Statement warning at BancoRegistradores.vhd(51): signal \"LeReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543791589928 "|Chumusuke|BancoRegistradores:Register_File"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(52) " "VHDL Process Statement warning at BancoRegistradores.vhd(52): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543791589928 "|Chumusuke|BancoRegistradores:Register_File"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg2 BancoRegistradores.vhd(52) " "VHDL Process Statement warning at BancoRegistradores.vhd(52): signal \"LeReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543791589929 "|Chumusuke|BancoRegistradores:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control_Unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control_Unit\"" {  } { { "Chumusuke.vhd" "Control_Unit" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791589981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Arith_Logi_Unit " "Elaborating entity \"ULA\" for hierarchy \"ULA:Arith_Logi_Unit\"" {  } { { "Chumusuke.vhd" "Arith_Logi_Unit" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791590009 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_out ULA.vhd(69) " "VHDL Process Statement warning at ULA.vhd(69): signal \"high_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULAOut ULA.vhd(56) " "VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable \"ULAOut\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_out ULA.vhd(56) " "VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable \"high_out\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Prod_HIGH ULA.vhd(56) " "VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable \"Prod_HIGH\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[0\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[0\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[1\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[1\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[2\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[2\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[3\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[3\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[4\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[4\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[5\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[5\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[6\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[6\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[7\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[7\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[8\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[8\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590045 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[9\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[9\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[10\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[10\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[11\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[11\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[12\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[12\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[13\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[13\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[14\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[14\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Prod_HIGH\[15\] ULA.vhd(56) " "Inferred latch for \"Prod_HIGH\[15\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[0\] ULA.vhd(56) " "Inferred latch for \"high_out\[0\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[1\] ULA.vhd(56) " "Inferred latch for \"high_out\[1\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[2\] ULA.vhd(56) " "Inferred latch for \"high_out\[2\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[3\] ULA.vhd(56) " "Inferred latch for \"high_out\[3\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[4\] ULA.vhd(56) " "Inferred latch for \"high_out\[4\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[5\] ULA.vhd(56) " "Inferred latch for \"high_out\[5\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[6\] ULA.vhd(56) " "Inferred latch for \"high_out\[6\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[7\] ULA.vhd(56) " "Inferred latch for \"high_out\[7\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[8\] ULA.vhd(56) " "Inferred latch for \"high_out\[8\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[9\] ULA.vhd(56) " "Inferred latch for \"high_out\[9\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[10\] ULA.vhd(56) " "Inferred latch for \"high_out\[10\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[11\] ULA.vhd(56) " "Inferred latch for \"high_out\[11\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[12\] ULA.vhd(56) " "Inferred latch for \"high_out\[12\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[13\] ULA.vhd(56) " "Inferred latch for \"high_out\[13\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[14\] ULA.vhd(56) " "Inferred latch for \"high_out\[14\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_out\[15\] ULA.vhd(56) " "Inferred latch for \"high_out\[15\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[0\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[0\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[1\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[1\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[2\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[2\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[3\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[3\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590046 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[4\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[4\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[5\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[5\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[6\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[6\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[7\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[7\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[8\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[8\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[9\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[9\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[10\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[10\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[11\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[11\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[12\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[12\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[13\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[13\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[14\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[14\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOut\[15\] ULA.vhd(56) " "Inferred latch for \"ULAOut\[15\]\" at ULA.vhd(56)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791590047 "|Chumusuke|ULA:Arith_Logi_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaRAM MemoriaRAM:Rand_Acess_Mem " "Elaborating entity \"MemoriaRAM\" for hierarchy \"MemoriaRAM:Rand_Acess_Mem\"" {  } { { "Chumusuke.vhd" "Rand_Acess_Mem" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791590048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:Branch_AND_Gate " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:Branch_AND_Gate\"" {  } { { "Chumusuke.vhd" "Branch_AND_Gate" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791590085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpShift JumpShift:Jump_Shifter " "Elaborating entity \"JumpShift\" for hierarchy \"JumpShift:Jump_Shifter\"" {  } { { "Chumusuke.vhd" "Jump_Shifter" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791590112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAdder BAdder:Branch_Adder " "Elaborating entity \"BAdder\" for hierarchy \"BAdder:Branch_Adder\"" {  } { { "Chumusuke.vhd" "Branch_Adder" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791590137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BancoRegistradores:Register_File\|Reg " "RAM logic \"BancoRegistradores:Register_File\|Reg\" is uninferred due to asynchronous read logic" {  } { { "Componentes/BancoRegistradores/BancoRegistradores.vhd" "Reg" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/BancoRegistradores/BancoRegistradores.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543791590790 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543791590790 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoriaRAM:Rand_Acess_Mem\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoriaRAM:Rand_Acess_Mem\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1001 " "Parameter NUMWORDS_A set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1001 " "Parameter NUMWORDS_B set to 1001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif " "Parameter INIT_FILE set to db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543791593313 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543791593313 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543791593313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaRAM:Rand_Acess_Mem\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"MemoriaRAM:Rand_Acess_Mem\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791593437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaRAM:Rand_Acess_Mem\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"MemoriaRAM:Rand_Acess_Mem\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1001 " "Parameter \"NUMWORDS_A\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1001 " "Parameter \"NUMWORDS_B\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543791593438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8cv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8cv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8cv1 " "Found entity 1: altsyncram_8cv1" {  } { { "db/altsyncram_8cv1.tdf" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/altsyncram_8cv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543791593496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791593496 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "23 1024 0 1 1 " "23 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1001 1023 " "Addresses ranging from 1001 to 1023 are not initialized" {  } { { "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1543791593507 ""}  } { { "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543791593507 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1001 1024 C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif " "Memory depth (1001) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/joshua/quartus-lite-18.0.0.614-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1543791593508 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULA:Arith_Logi_Unit\|high_out\[15\] ULA:Arith_Logi_Unit\|high_out\[14\] " "Duplicate LATCH primitive \"ULA:Arith_Logi_Unit\|high_out\[15\]\" merged with LATCH primitive \"ULA:Arith_Logi_Unit\|high_out\[14\]\"" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULA:Arith_Logi_Unit\|Prod_HIGH\[15\] ULA:Arith_Logi_Unit\|Prod_HIGH\[14\] " "Duplicate LATCH primitive \"ULA:Arith_Logi_Unit\|Prod_HIGH\[15\]\" merged with LATCH primitive \"ULA:Arith_Logi_Unit\|Prod_HIGH\[14\]\"" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543791593767 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543791593767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[0\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593768 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[1\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593768 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[2\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[3\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[4\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[5\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[6\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[7\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[8\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[9\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[10\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[11\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593769 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[12\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[13\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[14\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|ULAOut\[15\] " "Latch ULA:Arith_Logi_Unit\|ULAOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[0\] " "Latch ULA:Arith_Logi_Unit\|high_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[1\] " "Latch ULA:Arith_Logi_Unit\|high_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[2\] " "Latch ULA:Arith_Logi_Unit\|high_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593770 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[3\] " "Latch ULA:Arith_Logi_Unit\|high_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[4\] " "Latch ULA:Arith_Logi_Unit\|high_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[5\] " "Latch ULA:Arith_Logi_Unit\|high_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[6\] " "Latch ULA:Arith_Logi_Unit\|high_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[7\] " "Latch ULA:Arith_Logi_Unit\|high_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[8\] " "Latch ULA:Arith_Logi_Unit\|high_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[9\] " "Latch ULA:Arith_Logi_Unit\|high_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[10\] " "Latch ULA:Arith_Logi_Unit\|high_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[11\] " "Latch ULA:Arith_Logi_Unit\|high_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[12\] " "Latch ULA:Arith_Logi_Unit\|high_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[13\] " "Latch ULA:Arith_Logi_Unit\|high_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593771 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Arith_Logi_Unit\|high_out\[14\] " "Latch ULA:Arith_Logi_Unit\|high_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:Program_Counter\|pout\[15\] " "Ports D and ENA on the latch are fed by the same signal PC:Program_Counter\|pout\[15\]" {  } { { "Componentes/PC/PC.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/PC/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543791593772 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Componentes/ULA/ULA.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543791593772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[1\] GND " "Pin \"out_ROM_OUTPUT\[1\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[6\] GND " "Pin \"out_ROM_OUTPUT\[6\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[7\] GND " "Pin \"out_ROM_OUTPUT\[7\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[10\] GND " "Pin \"out_ROM_OUTPUT\[10\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[11\] GND " "Pin \"out_ROM_OUTPUT\[11\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ROM_OUTPUT\[15\] GND " "Pin \"out_ROM_OUTPUT\[15\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_ROM_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_a_addr\[2\] GND " "Pin \"out_reg_a_addr\[2\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_reg_a_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_a_addr\[3\] GND " "Pin \"out_reg_a_addr\[3\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_reg_a_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_b_addr\[2\] GND " "Pin \"out_reg_b_addr\[2\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_reg_b_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_b_addr\[3\] GND " "Pin \"out_reg_b_addr\[3\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_reg_b_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_dst_addr\[1\] GND " "Pin \"out_reg_dst_addr\[1\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_reg_dst_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_op_code\[3\] GND " "Pin \"out_op_code\[3\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_op_code[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_flag_Esc_Mem GND " "Pin \"out_flag_Esc_Mem\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_flag_Esc_Mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_flag_Jump GND " "Pin \"out_flag_Jump\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_flag_Jump"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_signal_extender\[1\] GND " "Pin \"out_signal_extender\[1\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_signal_extender[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_address\[1\] GND " "Pin \"out_jump_address\[1\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_address\[6\] GND " "Pin \"out_jump_address\[6\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_address\[7\] GND " "Pin \"out_jump_address\[7\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_address\[10\] GND " "Pin \"out_jump_address\[10\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_address\[11\] GND " "Pin \"out_jump_address\[11\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[1\] GND " "Pin \"out_jump_shift\[1\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[6\] GND " "Pin \"out_jump_shift\[6\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[7\] GND " "Pin \"out_jump_shift\[7\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[10\] GND " "Pin \"out_jump_shift\[10\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[11\] GND " "Pin \"out_jump_shift\[11\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[12\] GND " "Pin \"out_jump_shift\[12\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_jump_shift\[13\] GND " "Pin \"out_jump_shift\[13\]\" is stuck at GND" {  } { { "Chumusuke.vhd" "" { Text "C:/Joshua/AOC/AOC_2018_PROC_CHUMUSUKE_16BITS/Processador_Chumusuke/Chumusuke.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543791594412 "|Chumusuke|out_jump_shift[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543791594412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543791594580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543791595879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543791596280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543791596280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1316 " "Implemented 1316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543791596449 ""} { "Info" "ICUT_CUT_TM_OPINS" "237 " "Implemented 237 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543791596449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1062 " "Implemented 1062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543791596449 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543791596449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543791596449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543791596501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 18:59:56 2018 " "Processing ended: Sun Dec 02 18:59:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543791596501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543791596501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543791596501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543791596501 ""}
