#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Aug 19 13:41:57 2017
# Process ID: 9744
# Current directory: C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/vivado.log
# Journal file: C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace

*** Running vivado
    with args -log HLS_hmm.vds -m64 -mode batch -messageDb vivado.pb -notrace -source HLS_hmm.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source HLS_hmm.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top HLS_hmm -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 320.688 ; gain = 148.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HLS_hmm' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:174]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_CONTROL_BUS_s_axi' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_CONTROL_BUS_s_axi.v:187]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_CONTROL_BUS_s_axi' (1#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_ou' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_ou.v:62]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_ou_ram' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_ou.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_ou.v:26]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_ou_ram' (2#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_ou.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_ou' (3#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_ou.v:62]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_fadd_32ns_32ns_32_5_full_dsp' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_ap_fadd_3_full_dsp_32' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/synth/HLS_hmm_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/synth/HLS_hmm_ap_fadd_3_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (4#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (4#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (5#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (6#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (7#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (8#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (9#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (10#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (11#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (12#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (13#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'compare' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (14#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (15#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (16#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (17#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (18#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (19#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (20#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_ap_fadd_3_full_dsp_32' (21#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/synth/HLS_hmm_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_fadd_32ns_32ns_32_5_full_dsp' (22#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_fmul_32ns_32ns_32_4_max_dsp' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_ap_fmul_2_max_dsp_32' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fmul_2_max_dsp_32/synth/HLS_hmm_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fmul_2_max_dsp_32/synth/HLS_hmm_ap_fmul_2_max_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (22#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (23#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (24#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized118' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized118' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized119' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized119' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized120' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized120' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized121' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized121' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized122' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized122' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized123' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized123' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized124' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized124' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized125' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized125' (25#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (26#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (27#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (28#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized126' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized126' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized127' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized127' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized128' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized128' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized129' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized129' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized130' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized130' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized131' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized131' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized132' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized132' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (29#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_ap_fmul_2_max_dsp_32' (30#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fmul_2_max_dsp_32/synth/HLS_hmm_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_fmul_32ns_32ns_32_4_max_dsp' (31#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_fdiv_32ns_32ns_32_16' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_ap_fdiv_14_no_dsp_32' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fdiv_14_no_dsp_32/synth/HLS_hmm_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_div' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized133' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized133' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized134' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized134' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (31#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized135' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized135' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized136' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized136' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized137' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized137' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized138' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized138' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized139' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized139' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized140' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized140' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized141' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized141' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized142' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized142' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized143' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized143' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized144' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized144' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized145' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized145' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized146' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized146' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized147' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized147' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized148' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized148' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized149' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized149' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized150' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized150' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized151' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized151' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized152' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized152' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized153' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized153' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized154' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized154' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized155' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized155' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized156' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized156' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized157' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized157' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized158' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized158' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized159' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized159' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized160' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized160' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized161' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized161' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized162' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized162' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized163' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized163' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized164' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized164' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized165' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized165' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized166' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized166' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized167' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized167' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized168' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized168' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized4' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized169' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized169' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized170' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized170' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized171' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized171' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized4' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized172' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized172' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized173' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized173' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized174' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized174' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized175' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized175' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized176' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized176' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized5' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized177' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized177' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized178' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized178' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized179' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized179' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized5' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized180' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized180' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized181' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized181' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized182' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized182' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized183' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized183' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized184' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized184' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized6' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized185' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized185' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized186' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized186' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized187' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized187' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized6' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized188' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized188' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized189' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized189' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized190' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized190' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized191' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized191' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized192' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized192' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized7' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized193' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized193' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized194' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized194' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized195' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized195' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized7' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized196' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized196' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized197' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized197' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized198' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized198' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized199' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized199' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized200' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized200' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized8' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized201' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized201' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized202' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized202' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized203' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized203' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized8' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized204' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized204' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized205' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized205' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized206' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized206' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized207' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized207' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized208' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized208' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized9' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized209' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized209' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized210' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized210' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized211' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized211' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized9' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized212' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized212' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized213' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized213' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized214' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized214' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized215' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized215' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized216' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized216' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized10' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized217' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized217' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized218' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized218' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized219' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized219' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized10' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized220' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized220' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized221' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized221' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized222' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized222' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized223' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized223' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized224' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized224' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized11' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized225' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized225' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized226' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized226' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized227' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized227' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized11' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized228' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized228' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized229' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized229' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized230' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized230' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized231' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized231' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized232' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized232' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized12' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized233' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized233' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized234' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized234' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized235' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized235' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized12' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized236' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized236' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized237' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized237' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized238' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized238' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized239' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized239' (32#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized240' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized240' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized241' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized241' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized242' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized242' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized243' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized243' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized244' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized244' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized245' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized245' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized246' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized246' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized247' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized247' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized248' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized248' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized249' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized249' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized250' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized250' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized251' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized251' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized252' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized252' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized253' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized253' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized254' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized254' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized255' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized255' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized256' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized256' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized257' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized257' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized258' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized258' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized259' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized259' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized260' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized260' (33#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized261' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized261' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized262' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized262' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized263' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized263' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized264' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized264' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized265' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized265' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized266' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized266' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized267' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized267' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized268' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized268' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized269' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized269' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized270' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized270' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized271' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized271' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized272' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized272' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized273' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized273' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized274' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized274' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized275' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized275' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized276' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized276' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized277' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized277' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized278' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized278' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized279' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized279' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized280' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized280' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (34#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized281' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized281' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized282' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized282' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized283' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized283' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized284' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized284' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (35#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (36#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized285' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' (36#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized285' (36#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (36#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized286' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized577' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized577' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized286' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized287' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized579' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized579' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized287' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized288' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized581' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized581' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized288' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized289' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized583' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized583' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized289' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized290' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized585' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized585' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized290' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized291' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized587' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized587' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized291' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized292' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized292' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized3' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized3' (37#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_ap_fdiv_14_no_dsp_32' (38#1) [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fdiv_14_no_dsp_32/synth/HLS_hmm_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_fdiv_32ns_32ns_32_16' (39#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'HLS_hmm_mux_3to1_sel2_32_1' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_mux_3to1_sel2_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm_mux_3to1_sel2_32_1' (40#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm_mux_3to1_sel2_32_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:3976]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'HLS_hmm' (41#1) [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:12]
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[0] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[4] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[0] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[4] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[0] driven by constant 0
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TLAST[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[4]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[4]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 432.594 ; gain = 260.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49382]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 432.594 ; gain = 260.328
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1668 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.xdc]
Finished Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.xdc]
Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 718.266 ; gain = 3.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U2/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U4/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U5/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U6/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U7/HLS_hmm_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tem_2_4_reg_534_reg[31:0]' into 'tem_2_10_reg_570_reg[31:0]' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:1149]
INFO: [Synth 8-4471] merging register 'tem_load_1_reg_558_reg[31:0]' into 'tem_1_s_reg_522_reg[31:0]' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:993]
INFO: [Synth 8-4471] merging register 'tem_load_s_reg_546_reg[31:0]' into 'tem_2_s_reg_510_reg[31:0]' [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/HLS_hmm.v:1008]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond5_i_fu_1155_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_1265_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1333_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_fu_1642_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i_i_i_fu_2485_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ap_NS_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond5_i3_i_i_fu_1750_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_i11_i_i_fu_1918_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_i16_i_i_fu_2013_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_i21_i_i_fu_2098_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i26_i_i_fu_2122_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_i_i_i_fu_2152_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_i_i_i_fu_2320_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_i_i_i_fu_2415_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_i_fu_2525_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_2582_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_i4_fu_1345_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_1175_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1189_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1203_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_2551_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp23_fu_2537_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1281_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1295_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_assign_fu_2599_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_2177_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_2183_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp13_fu_1775_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1781_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_2368_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_2374_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_1966_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_1972_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_2440_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_2446_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_fu_2051_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_2057_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_1672_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1658_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_1512_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1525_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1384_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1379_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [c:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.srcs/sources_1/ip/HLS_hmm_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_2551_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp23_fu_2537_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1379_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1384_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ap_NS_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TSTRB[0] driven by constant 1
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[4] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TID[0] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[4] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[3] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[2] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[1] driven by constant 0
WARNING: [Synth 8-3917] design HLS_hmm has port OUTPUT_STREAM_TDEST[0] driven by constant 0
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TKEEP[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TSTRB[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TUSER[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TLAST[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[4]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TID[0]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[4]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[3]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[2]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[1]
WARNING: [Synth 8-3331] design HLS_hmm has unconnected port INPUT_STREAM_TDEST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 718.266 ; gain = 546.000

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal ou_U/HLS_hmm_ou_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[4] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[5] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[5] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[6] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[6] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[8] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[8] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[9] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[9] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[10] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[10] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[11] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[11] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[12] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[12] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[13] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[13] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[14] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[14] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[15] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[15] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[16] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[16] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[17] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[17] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[18] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[18] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[19] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[19] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[20] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[20] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[21] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[21] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[22] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[22] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[23] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[23] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[24] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[24] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[25] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[25] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[26] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[26] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[27] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[27] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[28] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[28] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[29] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[29] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[30] '
INFO: [Synth 8-3886] merging instance 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[30] ' (FDE) to 'HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HLS_hmm_CONTROL_BUS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[31] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[30] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[29] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[28] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[27] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[26] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[25] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[24] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[23] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[22] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[21] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[20] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[19] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[18] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[17] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[16] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[15] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[14] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[13] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[12] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[11] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[10] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[9] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[8] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[6] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[5] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[4] ) is unused and will be removed from module HLS_hmm_CONTROL_BUS_s_axi.
INFO: [Synth 8-3886] merging instance 'HLS_hmm_ap_fadd_3_full_dsp_32:/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to 'HLS_hmm_ap_fadd_3_full_dsp_32:/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3886] merging instance '\HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u /U0/i_synth/\DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to '\HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u /U0/i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] '
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 718.266 ; gain = 546.000
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 718.266 ; gain = 546.000

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 742.211 ; gain = 569.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 771.227 ; gain = 598.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \ou_U/HLS_hmm_ou_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 796.512 ; gain = 624.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     9|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     6|
|5     |DSP48E1_3 |     6|
|6     |DSP48E1_4 |     6|
|7     |LUT1      |    20|
|8     |LUT2      |   265|
|9     |LUT3      |   898|
|10    |LUT4      |   358|
|11    |LUT5      |   758|
|12    |LUT6      |   901|
|13    |MUXCY     |   870|
|14    |MUXF7     |    34|
|15    |RAMB36E1  |     1|
|16    |SRL16E    |    92|
|17    |XORCY     |   763|
|18    |FDE       |     6|
|19    |FDRE      |  4316|
|20    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 796.512 ; gain = 624.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:26 . Memory (MB): peak = 796.512 ; gain = 269.020
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 796.512 ; gain = 624.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 253 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 247 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
1881 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 796.512 ; gain = 560.805
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 796.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 19 13:44:13 2017...

*** Running vivado
    with args -log HLS_hmm.vdi -applog -m64 -messageDb vivado.pb -mode batch -source HLS_hmm.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source HLS_hmm.tcl -notrace
Command: open_checkpoint C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/impl_1/HLS_hmm.dcp
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-8920-/dcp/HLS_hmm.xdc]
Finished Parsing XDC File [C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-8920-/dcp/HLS_hmm.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 517.371 ; gain = 328.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 520.453 ; gain = 3.051
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 4793abf5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 890ff0cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.522 . Memory (MB): peak = 988.723 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 125a2b393

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 988.723 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRYS_OUT[0].
INFO: [Opt 31-12] Eliminated 2646 unconnected nets.
INFO: [Opt 31-11] Eliminated 157 unconnected cells.
Phase 3 Sweep | Checksum: 7274fa63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.723 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 988.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7274fa63

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 988.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 7274fa63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1055.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 7274fa63

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1055.352 ; gain = 66.629
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1055.352 ; gain = 537.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/impl_1/HLS_hmm_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1055.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d4e7493f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1ce23cef4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 19ee1bafa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 19ee1bafa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 19ee1bafa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 19ee1bafa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19ee1bafa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2485a4591

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2485a4591

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27a4c38f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f391980

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 20f391980

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 185481944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 185481944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1ccd14045

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1ccd14045

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ccd14045

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ccd14045

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1ccd14045

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 121760e9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 121760e9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d03a2cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d03a2cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d03a2cad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 135903b7d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 135903b7d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 135903b7d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.328. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 12f6fb5b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11293244d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11293244d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.352 ; gain = 0.000
Ending Placer Task | Checksum: 6246f88b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1055.352 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1055.352 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1055.352 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1055.352 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1055.352 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1690aeb51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1055.352 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 14b862608
----- Checksum: : 1326957c6 : 191cce42 

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1055.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.730 . Memory (MB): peak = 1055.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 45191e5e ConstDB: 0 ShapeSum: a82f0755 RouteDB: 191cce42

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OUTPUT_STREAM_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUTPUT_STREAM_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: de650a9a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1144.863 ; gain = 89.512

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de650a9a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.633 ; gain = 92.281

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: de650a9a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1154.707 ; gain = 99.355
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bccf17cf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1160.379 ; gain = 105.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.384  | TNS=0.000  | WHS=-0.199 | THS=-58.969|

Phase 2 Router Initialization | Checksum: 1484babc6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 185970005

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16caeac3a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.207  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a7d979f7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035
Phase 4 Rip-up And Reroute | Checksum: 2a7d979f7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29a078ea5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.276  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 29a078ea5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29a078ea5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035
Phase 5 Delay and Skew Optimization | Checksum: 29a078ea5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 26c253350

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.276  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2c76b5d04

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17267 %
  Global Horizontal Routing Utilization  = 1.89097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2141ef6cb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2141ef6cb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b4633b70

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.276  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b4633b70

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1174.387 ; gain = 119.035

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1174.387 ; gain = 119.035
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1174.387 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Hanyan/Desktop/board2/microzed_axis/solution1/impl/verilog/project.runs/impl_1/HLS_hmm_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Aug 19 13:46:27 2017...
