$date
	Wed Apr 16 10:16:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module majority_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#20000
1$
b1 %
#40000
1#
0$
b10 %
#60000
1!
1$
b11 %
#80000
0!
1"
0#
0$
b100 %
#100000
1!
1$
b101 %
#120000
1#
0$
b110 %
#140000
1$
b111 %
#160000
b1000 %
