--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1340124 paths analyzed, 3075 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.950ns.
--------------------------------------------------------------------------------

Paths for end point core1/rm/r0_9 (SLICE_X23Y13.BX), 2779 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r0_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X20Y12.D1      net (fanout=161)      1.956   core1/reg_ndx_2<0>
    SLICE_X20Y12.D       Tilo                  0.205   core1/rm/r4<11>
                                                       core1/rm/mux31_91
    SLICE_X14Y12.D2      net (fanout=1)        1.142   core1/rm/mux31_91
    SLICE_X14Y12.CMUX    Topdc                 0.368   core1/rm/mux31_7
                                                       core1/rm/mux31_4
                                                       core1/rm/mux31_2_f7
    SLICE_X15Y6.D2       net (fanout=21)       1.557   core1/reg_right_data<9>
    SLICE_X15Y6.D        Tilo                  0.259   core1/rm/r13<6>
                                                       core1/Sh91
    SLICE_X14Y9.B3       net (fanout=2)        0.740   core1/Sh9
    SLICE_X14Y9.B        Tilo                  0.203   core1/rm/r2<4>
                                                       core1/Mmux_w_data802
    SLICE_X23Y12.C3      net (fanout=1)        1.043   core1/Mmux_w_data801
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data804
    SLICE_X23Y12.B4      net (fanout=1)        0.327   core1/Mmux_w_data803
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data807
    SLICE_X23Y13.BX      net (fanout=31)       1.126   core1/w_data<9>
    SLICE_X23Y13.CLK     Tdick                 0.063   core1/rm/r0<11>
                                                       core1/rm/r0_9
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (2.024ns logic, 7.891ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r0_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.509ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X15Y15.A5      net (fanout=161)      2.016   core1/reg_ndx_2<0>
    SLICE_X15Y15.A       Tilo                  0.259   core1/rm/r29<15>
                                                       core1/rm/mux19_9
    SLICE_X14Y13.C1      net (fanout=1)        1.280   core1/rm/mux19_9
    SLICE_X14Y13.CMUX    Tilo                  0.361   core1/rm/r19<12>
                                                       core1/rm/mux19_3
                                                       core1/rm/mux19_2_f7
    SLICE_X15Y6.D4       net (fanout=21)       0.906   core1/reg_right_data<12>
    SLICE_X15Y6.D        Tilo                  0.259   core1/rm/r13<6>
                                                       core1/Sh91
    SLICE_X14Y9.B3       net (fanout=2)        0.740   core1/Sh9
    SLICE_X14Y9.B        Tilo                  0.203   core1/rm/r2<4>
                                                       core1/Mmux_w_data802
    SLICE_X23Y12.C3      net (fanout=1)        1.043   core1/Mmux_w_data801
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data804
    SLICE_X23Y12.B4      net (fanout=1)        0.327   core1/Mmux_w_data803
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data807
    SLICE_X23Y13.BX      net (fanout=31)       1.126   core1/w_data<9>
    SLICE_X23Y13.CLK     Tdick                 0.063   core1/rm/r0<11>
                                                       core1/rm/r0_9
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (2.071ns logic, 7.438ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r0_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.174ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.BQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X19Y13.D3      net (fanout=161)      1.371   core1/reg_ndx_2<1>
    SLICE_X19Y13.D       Tilo                  0.259   core1/rm/r13<11>
                                                       core1/rm/mux31_10
    SLICE_X14Y12.D4      net (fanout=1)        0.932   core1/rm/mux31_10
    SLICE_X14Y12.CMUX    Topdc                 0.368   core1/rm/mux31_7
                                                       core1/rm/mux31_4
                                                       core1/rm/mux31_2_f7
    SLICE_X15Y6.D2       net (fanout=21)       1.557   core1/reg_right_data<9>
    SLICE_X15Y6.D        Tilo                  0.259   core1/rm/r13<6>
                                                       core1/Sh91
    SLICE_X14Y9.B3       net (fanout=2)        0.740   core1/Sh9
    SLICE_X14Y9.B        Tilo                  0.203   core1/rm/r2<4>
                                                       core1/Mmux_w_data802
    SLICE_X23Y12.C3      net (fanout=1)        1.043   core1/Mmux_w_data801
    SLICE_X23Y12.C       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data804
    SLICE_X23Y12.B4      net (fanout=1)        0.327   core1/Mmux_w_data803
    SLICE_X23Y12.B       Tilo                  0.259   core1/rm/r25<11>
                                                       core1/Mmux_w_data807
    SLICE_X23Y13.BX      net (fanout=31)       1.126   core1/w_data<9>
    SLICE_X23Y13.CLK     Tdick                 0.063   core1/rm/r0<11>
                                                       core1/rm/r0_9
    -------------------------------------------------  ---------------------------
    Total                                      9.174ns (2.078ns logic, 7.096ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r9_1 (SLICE_X16Y2.BX), 1389 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          core1/rm/r9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.423 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to core1/rm/r9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y26.DOA0    Trcko_DOA             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y17.C2      net (fanout=1)        4.454   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X18Y17.C       Tilo                  0.204   core1/current_op_code<2>
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201
    SLICE_X19Y16.B6      net (fanout=5)        0.403   data_from_mem_to_core<1>
    SLICE_X19Y16.B       Tilo                  0.259   core1/state_FSM_FFd3-In3
                                                       core1/Mmux_w_data402
    SLICE_X21Y2.B6       net (fanout=1)        1.201   core1/Mmux_w_data401
    SLICE_X21Y2.B        Tilo                  0.259   core1/rm/r13<3>
                                                       core1/Mmux_w_data407
    SLICE_X16Y2.BX       net (fanout=31)       1.079   core1/w_data<1>
    SLICE_X16Y2.CLK      Tdick                 0.136   core1/rm/r9<2>
                                                       core1/rm/r9_1
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.708ns logic, 7.137ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.336 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X13Y15.B4      net (fanout=161)      1.433   core1/reg_ndx_2<0>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X10Y14.C1      net (fanout=1)        1.315   core1/rm/mux20_81
    SLICE_X10Y14.CMUX    Tilo                  0.361   core1/rm/r17<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X28Y5.D4       net (fanout=20)       2.156   core1/reg_right_data<13>
    SLICE_X28Y5.CMUX     Topdc                 0.338   core1/Sh171
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X21Y2.C1       net (fanout=2)        1.082   core1/Sh171
    SLICE_X21Y2.C        Tilo                  0.259   core1/rm/r13<3>
                                                       core1/Mmux_w_data405
    SLICE_X21Y2.B1       net (fanout=1)        0.581   core1/Mmux_w_data404
    SLICE_X21Y2.B        Tilo                  0.259   core1/rm/r13<3>
                                                       core1/Mmux_w_data407
    SLICE_X16Y2.BX       net (fanout=31)       1.079   core1/w_data<1>
    SLICE_X16Y2.CLK      Tdick                 0.136   core1/rm/r9<2>
                                                       core1/rm/r9_1
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.020ns logic, 7.646ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r27_13 (FF)
  Destination:          core1/rm/r9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.246 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r27_13 to core1/rm/r9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.447   core1/rm/r27<14>
                                                       core1/rm/r27_13
    SLICE_X13Y15.B2      net (fanout=2)        1.283   core1/rm/r27<13>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X10Y14.C1      net (fanout=1)        1.315   core1/rm/mux20_81
    SLICE_X10Y14.CMUX    Tilo                  0.361   core1/rm/r17<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X28Y5.D4       net (fanout=20)       2.156   core1/reg_right_data<13>
    SLICE_X28Y5.CMUX     Topdc                 0.338   core1/Sh171
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X21Y2.C1       net (fanout=2)        1.082   core1/Sh171
    SLICE_X21Y2.C        Tilo                  0.259   core1/rm/r13<3>
                                                       core1/Mmux_w_data405
    SLICE_X21Y2.B1       net (fanout=1)        0.581   core1/Mmux_w_data404
    SLICE_X21Y2.B        Tilo                  0.259   core1/rm/r13<3>
                                                       core1/Mmux_w_data407
    SLICE_X16Y2.BX       net (fanout=31)       1.079   core1/w_data<1>
    SLICE_X16Y2.CLK      Tdick                 0.136   core1/rm/r9<2>
                                                       core1/rm/r9_1
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (2.059ns logic, 7.496ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r13_5 (SLICE_X15Y6.BX), 2092 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.332 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X13Y15.B4      net (fanout=161)      1.433   core1/reg_ndx_2<0>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X10Y14.C1      net (fanout=1)        1.315   core1/rm/mux20_81
    SLICE_X10Y14.CMUX    Tilo                  0.361   core1/rm/r17<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X28Y5.D4       net (fanout=20)       2.156   core1/reg_right_data<13>
    SLICE_X28Y5.CMUX     Topdc                 0.338   core1/Sh171
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X17Y6.C3       net (fanout=2)        1.100   core1/Sh171
    SLICE_X17Y6.C        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data607
    SLICE_X17Y6.B4       net (fanout=1)        0.327   core1/Mmux_w_data606
    SLICE_X17Y6.B        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data609
    SLICE_X15Y6.BX       net (fanout=31)       1.606   core1/w_data<5>
    SLICE_X15Y6.CLK      Tdick                 0.063   core1/rm/r13<6>
                                                       core1/rm/r13_5
    -------------------------------------------------  ---------------------------
    Total                                      9.884ns (1.947ns logic, 7.937ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r27_13 (FF)
  Destination:          core1/rm/r13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r27_13 to core1/rm/r13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.447   core1/rm/r27<14>
                                                       core1/rm/r27_13
    SLICE_X13Y15.B2      net (fanout=2)        1.283   core1/rm/r27<13>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X10Y14.C1      net (fanout=1)        1.315   core1/rm/mux20_81
    SLICE_X10Y14.CMUX    Tilo                  0.361   core1/rm/r17<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X28Y5.D4       net (fanout=20)       2.156   core1/reg_right_data<13>
    SLICE_X28Y5.CMUX     Topdc                 0.338   core1/Sh171
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X17Y6.C3       net (fanout=2)        1.100   core1/Sh171
    SLICE_X17Y6.C        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data607
    SLICE_X17Y6.B4       net (fanout=1)        0.327   core1/Mmux_w_data606
    SLICE_X17Y6.B        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data609
    SLICE_X15Y6.BX       net (fanout=31)       1.606   core1/w_data<5>
    SLICE_X15Y6.CLK      Tdick                 0.063   core1/rm/r13<6>
                                                       core1/rm/r13_5
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (1.986ns logic, 7.787ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.332 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.BQ       Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X13Y15.B6      net (fanout=161)      1.312   core1/reg_ndx_2<1>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X10Y14.C1      net (fanout=1)        1.315   core1/rm/mux20_81
    SLICE_X10Y14.CMUX    Tilo                  0.361   core1/rm/r17<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X28Y5.D4       net (fanout=20)       2.156   core1/reg_right_data<13>
    SLICE_X28Y5.CMUX     Topdc                 0.338   core1/Sh171
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X17Y6.C3       net (fanout=2)        1.100   core1/Sh171
    SLICE_X17Y6.C        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data607
    SLICE_X17Y6.B4       net (fanout=1)        0.327   core1/Mmux_w_data606
    SLICE_X17Y6.B        Tilo                  0.259   core1/rm/r2<7>
                                                       core1/Mmux_w_data609
    SLICE_X15Y6.BX       net (fanout=31)       1.606   core1/w_data<5>
    SLICE_X15Y6.CLK      Tdick                 0.063   core1/rm/r13<6>
                                                       core1/rm/r13_5
    -------------------------------------------------  ---------------------------
    Total                                      9.763ns (1.947ns logic, 7.816ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core1/reg_ndx_1_2 (SLICE_X19Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core1/reg_ndx_1_2 (FF)
  Destination:          core1/reg_ndx_1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core1/reg_ndx_1_2 to core1/reg_ndx_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.DQ       Tcko                  0.198   core1/reg_ndx_1<2>
                                                       core1/reg_ndx_1_2
    SLICE_X19Y9.D6       net (fanout=33)       0.035   core1/reg_ndx_1<2>
    SLICE_X19Y9.CLK      Tah         (-Th)    -0.215   core1/reg_ndx_1<2>
                                                       core1/reg_ndx_1_2_dpot
                                                       core1/reg_ndx_1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point core1/reg_ndx_1_3 (SLICE_X19Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core1/reg_ndx_1_3 (FF)
  Destination:          core1/reg_ndx_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core1/reg_ndx_1_3 to core1/reg_ndx_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.AQ      Tcko                  0.198   core1/reg_ndx_1<4>
                                                       core1/reg_ndx_1_3
    SLICE_X19Y10.A6      net (fanout=33)       0.035   core1/reg_ndx_1<3>
    SLICE_X19Y10.CLK     Tah         (-Th)    -0.215   core1/reg_ndx_1<4>
                                                       core1/reg_ndx_1_3_dpot
                                                       core1/reg_ndx_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/tcol_0 (SLICE_X23Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/vsg/col_0 (FF)
  Destination:          vga/vpg/tcol_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/vsg/col_0 to vga/vpg/tcol_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y35.AQ      Tcko                  0.198   vga/vpg/vsg/col<3>
                                                       vga/vpg/vsg/col_0
    SLICE_X23Y34.AX      net (fanout=2)        0.195   vga/vpg/vsg/col<0>
    SLICE_X23Y34.CLK     Tckdi       (-Th)    -0.059   vga/vpg/tcol<3>
                                                       vga/vpg/tcol_0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.950|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1340124 paths, 0 nets, and 7090 connections

Design statistics:
   Minimum period:   9.950ns{1}   (Maximum frequency: 100.503MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 15 01:24:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



