// Seed: 1602461818
module module_0 (
    output logic id_0,
    output id_1,
    input reg id_2
);
  reg id_3;
  type_11(
      1'b0, 1'b0, 1, 1, id_4, 1'b0
  );
  reg id_5;
  initial begin
    id_5 <= id_2;
    id_1[1] <= #1 SystemTFIdentifier(id_3, id_5, id_2);
  end
  logic id_6;
  logic id_7;
  assign id_4 = 1;
  type_13(
      id_4, 1, 1'b0
  );
  always @(posedge 1)
    if (1) begin
      SystemTFIdentifier;
    end
endmodule
