//===-- RVGPUInstPrinter.cpp - PTX assembly instruction printing ----------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// Print MCInst instructions to .ptx format.
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/RVGPUInstPrinter.h"
#include "MCTargetDesc/RVGPUBaseInfo.h"
#include "RVGPU.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/FormattedStream.h"
#include <cctype>
using namespace llvm;

#define DEBUG_TYPE "asm-printer"

//#define PRINT_ALIAS_INSTR
#include "RVGPUGenAsmWriter.inc"

RVGPUInstPrinter::RVGPUInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII,
                                   const MCRegisterInfo &MRI)
    : MCInstPrinter(MAI, MII, MRI) {}

void RVGPUInstPrinter::printRegName(raw_ostream &OS, MCRegister Reg) const {
  // Decode the virtual register
  // Must be kept in sync with RVGPUAsmPrinter::encodeVirtualRegister
  unsigned RCId = (Reg.id() >> 28);
  switch (RCId) {
  default: report_fatal_error("Bad virtual register encoding");
  case 0:
    // This is actually a physical register, so defer to the autogenerated
    // register printer
    OS << getRegisterName(Reg);
    return;
  case 1:
    OS << "%p";
    break;
  case 2:
    OS << "%rs";
    break;
  case 3:
    OS << "%r";
    break;
  case 4:
    OS << "%rd";
    break;
  case 5:
    OS << "%f";
    break;
  case 6:
    OS << "%fd";
    break;
  }

  unsigned VReg = Reg.id() & 0x0FFFFFFF;
  OS << VReg;
}

void RVGPUInstPrinter::printInst(const MCInst *MI, uint64_t Address,
                                 StringRef Annot, const MCSubtargetInfo &STI,
                                 raw_ostream &OS) {
  printInstruction(MI, Address, STI, OS);

  // Next always print the annotation.
  printAnnotation(OS, Annot);
}

void RVGPUInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
                                    const MCSubtargetInfo &STI, raw_ostream &O) {
  const MCOperand &Op = MI->getOperand(OpNo);
  if (Op.isReg()) {
    unsigned Reg = Op.getReg();
    printRegName(O, Reg);
  } else if (Op.isImm()) {
    markup(O, Markup::Immediate) << formatImm(Op.getImm());
  } else {
    assert(Op.isExpr() && "Unknown operand kind in printOperand");
    Op.getExpr()->print(O, &MAI);
  }
}

void RVGPUInstPrinter::printCvtMode(const MCInst *MI, int OpNum, 
                                    const MCSubtargetInfo &STI,                                
                                    raw_ostream &O,
                                    const char *Modifier) {
  const MCOperand &MO = MI->getOperand(OpNum);
  int64_t Imm = MO.getImm();

  if (strcmp(Modifier, "ftz") == 0) {
    // FTZ flag
    if (Imm & RVGPU::PTXCvtMode::FTZ_FLAG)
      O << ".ftz";
  } else if (strcmp(Modifier, "sat") == 0) {
    // SAT flag
    if (Imm & RVGPU::PTXCvtMode::SAT_FLAG)
      O << ".sat";
  } else if (strcmp(Modifier, "relu") == 0) {
    // RELU flag
    if (Imm & RVGPU::PTXCvtMode::RELU_FLAG)
      O << ".relu";
  } else if (strcmp(Modifier, "base") == 0) {
    // Default operand
    switch (Imm & RVGPU::PTXCvtMode::BASE_MASK) {
    default:
      return;
    case RVGPU::PTXCvtMode::NONE:
      break;
    case RVGPU::PTXCvtMode::RNI:
      O << ".rni";
      break;
    case RVGPU::PTXCvtMode::RZI:
      O << ".rzi";
      break;
    case RVGPU::PTXCvtMode::RMI:
      O << ".rmi";
      break;
    case RVGPU::PTXCvtMode::RPI:
      O << ".rpi";
      break;
    case RVGPU::PTXCvtMode::RN:
      O << ".rn";
      break;
    case RVGPU::PTXCvtMode::RZ:
      O << ".rz";
      break;
    case RVGPU::PTXCvtMode::RM:
      O << ".rm";
      break;
    case RVGPU::PTXCvtMode::RP:
      O << ".rp";
      break;
    case RVGPU::PTXCvtMode::RNA:
      O << ".rna";
      break;
    }
  } else {
    llvm_unreachable("Invalid conversion modifier");
  }
}

void RVGPUInstPrinter::printCmpMode(const MCInst *MI, int OpNum,
                                    const MCSubtargetInfo &STI,
                                    raw_ostream &O,
                                    const char *Modifier) {
  const MCOperand &MO = MI->getOperand(OpNum);
  int64_t Imm = MO.getImm();

  if (strcmp(Modifier, "ftz") == 0) {
    // FTZ flag
    if (Imm & RVGPU::PTXCmpMode::FTZ_FLAG)
      O << ".ftz";
  } else if (strcmp(Modifier, "base") == 0) {
    switch (Imm & RVGPU::PTXCmpMode::BASE_MASK) {
    default:
      return;
    case RVGPU::PTXCmpMode::EQ:
      O << ".eq";
      break;
    case RVGPU::PTXCmpMode::NE:
      O << ".ne";
      break;
    case RVGPU::PTXCmpMode::LT:
      O << ".lt";
      break;
    case RVGPU::PTXCmpMode::LE:
      O << ".le";
      break;
    case RVGPU::PTXCmpMode::GT:
      O << ".gt";
      break;
    case RVGPU::PTXCmpMode::GE:
      O << ".ge";
      break;
    case RVGPU::PTXCmpMode::LO:
      O << ".lo";
      break;
    case RVGPU::PTXCmpMode::LS:
      O << ".ls";
      break;
    case RVGPU::PTXCmpMode::HI:
      O << ".hi";
      break;
    case RVGPU::PTXCmpMode::HS:
      O << ".hs";
      break;
    case RVGPU::PTXCmpMode::EQU:
      O << ".equ";
      break;
    case RVGPU::PTXCmpMode::NEU:
      O << ".neu";
      break;
    case RVGPU::PTXCmpMode::LTU:
      O << ".ltu";
      break;
    case RVGPU::PTXCmpMode::LEU:
      O << ".leu";
      break;
    case RVGPU::PTXCmpMode::GTU:
      O << ".gtu";
      break;
    case RVGPU::PTXCmpMode::GEU:
      O << ".geu";
      break;
    case RVGPU::PTXCmpMode::NUM:
      O << ".num";
      break;
    case RVGPU::PTXCmpMode::NotANumber:
      O << ".nan";
      break;
    }
  } else {
    llvm_unreachable("Empty Modifier");
  }
}

void RVGPUInstPrinter::printLdStCode(const MCInst *MI, int OpNum,
                                     const MCSubtargetInfo &STI, 
                                     raw_ostream &O, const char *Modifier) {
  if (Modifier) {
    const MCOperand &MO = MI->getOperand(OpNum);
    int Imm = (int) MO.getImm();
    if (!strcmp(Modifier, "volatile")) {
      if (Imm)
        O << ".volatile";
    } else if (!strcmp(Modifier, "addsp")) {
      switch (Imm) {
      case RVGPU::PTXLdStInstCode::GLOBAL:
        O << ".global";
        break;
      case RVGPU::PTXLdStInstCode::SHARED:
        O << ".shared";
        break;
      case RVGPU::PTXLdStInstCode::LOCAL:
        O << ".local";
        break;
      case RVGPU::PTXLdStInstCode::PARAM:
        O << ".param";
        break;
      case RVGPU::PTXLdStInstCode::CONSTANT:
        O << ".const";
        break;
      case RVGPU::PTXLdStInstCode::GENERIC:
        break;
      default:
        llvm_unreachable("Wrong Address Space");
      }
    } else if (!strcmp(Modifier, "sign")) {
      if (Imm == RVGPU::PTXLdStInstCode::Signed)
        O << "s";
      else if (Imm == RVGPU::PTXLdStInstCode::Unsigned)
        O << "u";
      else if (Imm == RVGPU::PTXLdStInstCode::Untyped)
        O << "b";
      else if (Imm == RVGPU::PTXLdStInstCode::Float)
        O << "f";
      else
        llvm_unreachable("Unknown register type");
    } else if (!strcmp(Modifier, "vec")) {
      if (Imm == RVGPU::PTXLdStInstCode::V2)
        O << ".v2";
      else if (Imm == RVGPU::PTXLdStInstCode::V4)
        O << ".v4";
    } else
      llvm_unreachable("Unknown Modifier");
  } else
    llvm_unreachable("Empty Modifier");
}

void RVGPUInstPrinter::printMmaCode(const MCInst *MI, int OpNum, 
                                    const MCSubtargetInfo &STI, 
                                    raw_ostream &O,
                                    const char *Modifier) {
  const MCOperand &MO = MI->getOperand(OpNum);
  int Imm = (int)MO.getImm();
  if (Modifier == nullptr || strcmp(Modifier, "version") == 0) {
    O << Imm; // Just print out PTX version
  } else if (strcmp(Modifier, "aligned") == 0) {
    // PTX63 requires '.aligned' in the name of the instruction.
    if (Imm >= 63)
      O << ".aligned";
  } else
    llvm_unreachable("Unknown Modifier");
}

void RVGPUInstPrinter::printMemOperand(const MCInst *MI, int OpNum,
                                       const MCSubtargetInfo &STI,
                                       raw_ostream &O, const char *Modifier) {
  printOperand(MI, OpNum, STI, O);

  if (Modifier && !strcmp(Modifier, "add")) {
    O << ", ";
    printOperand(MI, OpNum + 1, STI, O);
  } else {
    if (MI->getOperand(OpNum + 1).isImm() &&
        MI->getOperand(OpNum + 1).getImm() == 0)
      return; // don't print ',0' or '+0'
    O << "+";
    printOperand(MI, OpNum + 1, STI, O);
  }
}

void RVGPUInstPrinter::printProtoIdent(const MCInst *MI, int OpNum,
                                       const MCSubtargetInfo &STI,
                                       raw_ostream &O, const char *Modifier) {
  const MCOperand &Op = MI->getOperand(OpNum);
  assert(Op.isExpr() && "Call prototype is not an MCExpr?");
  const MCExpr *Expr = Op.getExpr();
  const MCSymbol &Sym = cast<MCSymbolRefExpr>(Expr)->getSymbol();
  O << Sym.getName();
}

void RVGPUInstPrinter::printPrmtMode(const MCInst *MI, int OpNum,
                                     const MCSubtargetInfo &STI,
                                     raw_ostream &O, const char *Modifier) {
  const MCOperand &MO = MI->getOperand(OpNum);
  int64_t Imm = MO.getImm();

  switch (Imm) {
  default:
    return;
  case RVGPU::PTXPrmtMode::NONE:
    break;
  case RVGPU::PTXPrmtMode::F4E:
    O << ".f4e";
    break;
  case RVGPU::PTXPrmtMode::B4E:
    O << ".b4e";
    break;
  case RVGPU::PTXPrmtMode::RC8:
    O << ".rc8";
    break;
  case RVGPU::PTXPrmtMode::ECL:
    O << ".ecl";
    break;
  case RVGPU::PTXPrmtMode::ECR:
    O << ".ecr";
    break;
  case RVGPU::PTXPrmtMode::RC16:
    O << ".rc16";
    break;
  }
}
