$date
	Mon Apr 28 12:03:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Tlatch_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$var reg 1 % temp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
1#
0"
x!
$end
#5
0!
0%
1"
1$
0#
#10
0"
0$
1#
#15
1!
1%
1"
0#
#20
1#
#25
0!
0%
0#
#30
1#
#35
1!
1%
0#
#40
1#
