{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561077412067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561077412068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:36:51 2019 " "Processing started: Thu Jun 20 21:36:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561077412068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561077412068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_hardware -c user_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561077412068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561077412850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_hardware-behave " "Found design unit 1: user_hardware-behave" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413543 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_hardware " "Found entity 1: user_hardware" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561077413543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8b-behave " "Found design unit 1: counter8b-behave" {  } { { "../nios/vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413548 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter8b " "Found entity 1: counter8b" {  } { { "../nios/vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561077413548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_01-behave " "Found design unit 1: counter_01-behave" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413554 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_01 " "Found entity 1: counter_01" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561077413554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/nios_repo/nios/vhdl/control_register/control_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/nios_repo/nios/vhdl/control_register/control_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_register-behave " "Found design unit 1: control_register-behave" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413559 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_register " "Found entity 1: control_register" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561077413559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561077413559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user_hardware " "Elaborating entity \"user_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561077413653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_0 user_hardware.vhd(17) " "VHDL Signal Declaration warning at user_hardware.vhd(17): used implicit default value for signal \"reg_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561077413655 "|user_hardware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_1 user_hardware.vhd(17) " "VHDL Signal Declaration warning at user_hardware.vhd(17): used implicit default value for signal \"reg_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561077413655 "|user_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_register control_register:cont_reg " "Elaborating entity \"control_register\" for hierarchy \"control_register:cont_reg\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "cont_reg" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561077413676 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data control_register.vhd(21) " "VHDL Signal Declaration warning at control_register.vhd(21): used implicit default value for signal \"read_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561077413677 "|user_hardware|control_register:cont_reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d control_register.vhd(33) " "VHDL Process Statement warning at control_register.vhd(33): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561077413677 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] control_register.vhd(33) " "Inferred latch for \"d\[0\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] control_register.vhd(33) " "Inferred latch for \"d\[1\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] control_register.vhd(33) " "Inferred latch for \"d\[2\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] control_register.vhd(33) " "Inferred latch for \"d\[3\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] control_register.vhd(33) " "Inferred latch for \"d\[4\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] control_register.vhd(33) " "Inferred latch for \"d\[5\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] control_register.vhd(33) " "Inferred latch for \"d\[6\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] control_register.vhd(33) " "Inferred latch for \"d\[7\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413679 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] control_register.vhd(33) " "Inferred latch for \"d\[8\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] control_register.vhd(33) " "Inferred latch for \"d\[9\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] control_register.vhd(33) " "Inferred latch for \"d\[10\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] control_register.vhd(33) " "Inferred latch for \"d\[11\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] control_register.vhd(33) " "Inferred latch for \"d\[12\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] control_register.vhd(33) " "Inferred latch for \"d\[13\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] control_register.vhd(33) " "Inferred latch for \"d\[14\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] control_register.vhd(33) " "Inferred latch for \"d\[15\]\" at control_register.vhd(33)" {  } { { "../nios/vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413680 "|user_hardware|control_register:cont_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8b counter8b:cont_8b " "Elaborating entity \"counter8b\" for hierarchy \"counter8b:cont_8b\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "cont_8b" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561077413694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en counter8b.vhd(40) " "VHDL Process Statement warning at counter8b.vhd(40): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../nios/vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561077413694 "|user_hardware|counter8b:cont_8b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux counter8b.vhd(49) " "VHDL Process Statement warning at counter8b.vhd(49): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../nios/vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561077413695 "|user_hardware|counter8b:cont_8b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n counter8b.vhd(50) " "VHDL Process Statement warning at counter8b.vhd(50): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../nios/vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_8bits/counter8b.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561077413695 "|user_hardware|counter8b:cont_8b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_01 counter_01:cont_01 " "Elaborating entity \"counter_01\" for hierarchy \"counter_01:cont_01\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "cont_01" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561077413707 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_1 counter_01.vhd(26) " "VHDL Process Statement warning at counter_01.vhd(26): inferring latch(es) for signal or variable \"cont_1\", which holds its previous value in one or more paths through the process" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561077413709 "|user_hardware|counter_01:cont_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_0 counter_01.vhd(26) " "VHDL Process Statement warning at counter_01.vhd(26): inferring latch(es) for signal or variable \"cont_0\", which holds its previous value in one or more paths through the process" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561077413709 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[0\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[0\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413710 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[1\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[1\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413710 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[2\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[2\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[3\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[3\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[4\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[4\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[5\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[5\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[6\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[6\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[0\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[0\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413711 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[1\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[1\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[2\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[2\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[3\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[3\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[4\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[4\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[5\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[5\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[6\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[6\]\" at counter_01.vhd(35)" {  } { { "../nios/vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561077413712 "|user_hardware|counter_01:cont_01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[0\] GND " "Pin \"reg_0\[0\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[1\] GND " "Pin \"reg_0\[1\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[2\] GND " "Pin \"reg_0\[2\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[3\] GND " "Pin \"reg_0\[3\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[4\] GND " "Pin \"reg_0\[4\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[5\] GND " "Pin \"reg_0\[5\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[6\] GND " "Pin \"reg_0\[6\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[7\] GND " "Pin \"reg_0\[7\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[0\] GND " "Pin \"reg_1\[0\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[1\] GND " "Pin \"reg_1\[1\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[2\] GND " "Pin \"reg_1\[2\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[3\] GND " "Pin \"reg_1\[3\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[4\] GND " "Pin \"reg_1\[4\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[5\] GND " "Pin \"reg_1\[5\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[6\] GND " "Pin \"reg_1\[6\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[7\] GND " "Pin \"reg_1\[7\]\" is stuck at GND" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561077414098 "|user_hardware|reg_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561077414098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561077414317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[0\] " "No output dependent on input pin \"nios_input\[0\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[1\] " "No output dependent on input pin \"nios_input\[1\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[2\] " "No output dependent on input pin \"nios_input\[2\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[3\] " "No output dependent on input pin \"nios_input\[3\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[4\] " "No output dependent on input pin \"nios_input\[4\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[5\] " "No output dependent on input pin \"nios_input\[5\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[6\] " "No output dependent on input pin \"nios_input\[6\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[7\] " "No output dependent on input pin \"nios_input\[7\]\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|nios_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561077414366 "|user_hardware|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561077414366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561077414368 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561077414368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561077414368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561077414415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:36:54 2019 " "Processing ended: Thu Jun 20 21:36:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561077414415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561077414415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561077414415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561077414415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561077416126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561077416127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:36:55 2019 " "Processing started: Thu Jun 20 21:36:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561077416127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561077416127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561077416127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561077416359 ""}
{ "Info" "0" "" "Project  = user_hardware" {  } {  } 0 0 "Project  = user_hardware" 0 0 "Fitter" 0 0 1561077416360 ""}
{ "Info" "0" "" "Revision = user_hardware" {  } {  } 0 0 "Revision = user_hardware" 0 0 "Fitter" 0 0 1561077416360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561077416467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "user_hardware EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"user_hardware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561077416476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561077416523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561077416523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561077416641 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561077416656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561077417407 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561077417407 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561077417407 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561077417409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561077417409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561077417409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561077417409 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[0\] " "Pin nios_input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[0] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[1\] " "Pin nios_input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[1] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[2\] " "Pin nios_input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[2] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[3\] " "Pin nios_input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[3] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[4\] " "Pin nios_input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[4] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[5\] " "Pin nios_input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[5] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[6\] " "Pin nios_input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[6] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nios_input\[7\] " "Pin nios_input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nios_input[7] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[0\] " "Pin reg_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[0] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[1\] " "Pin reg_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[1] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[2\] " "Pin reg_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[2] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[3\] " "Pin reg_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[3] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[4\] " "Pin reg_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[4] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[5\] " "Pin reg_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[5] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[6\] " "Pin reg_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[6] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[7\] " "Pin reg_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_0[7] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[0\] " "Pin reg_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[0] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[1\] " "Pin reg_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[1] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[2\] " "Pin reg_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[2] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[3\] " "Pin reg_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[3] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[4\] " "Pin reg_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[4] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[5\] " "Pin reg_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[5] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[6\] " "Pin reg_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[6] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[7\] " "Pin reg_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_1[7] } } } { "../nios/vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561077417537 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1561077417537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "user_hardware.sdc " "Synopsys Design Constraints File file not found: 'user_hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561077417678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561077417685 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561077417687 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1561077417688 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561077417689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561077417690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561077417690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561077417691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561077417692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561077417692 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561077417692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561077417692 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561077417693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561077417693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561077417693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561077417693 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 10 16 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 10 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1561077417695 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1561077417695 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561077417695 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561077417697 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1561077417697 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561077417697 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561077417718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561077419918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561077419996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561077420014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561077420277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561077420277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561077420355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/User/Documents/nios_repo/user_hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561077421289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561077421289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561077421454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561077421457 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1561077421457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561077421457 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561077421464 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561077421466 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[0\] 0 " "Pin \"reg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[1\] 0 " "Pin \"reg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[2\] 0 " "Pin \"reg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[3\] 0 " "Pin \"reg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[4\] 0 " "Pin \"reg_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[5\] 0 " "Pin \"reg_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[6\] 0 " "Pin \"reg_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[7\] 0 " "Pin \"reg_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[0\] 0 " "Pin \"reg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[1\] 0 " "Pin \"reg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[2\] 0 " "Pin \"reg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[3\] 0 " "Pin \"reg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[4\] 0 " "Pin \"reg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[5\] 0 " "Pin \"reg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[6\] 0 " "Pin \"reg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[7\] 0 " "Pin \"reg_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561077421468 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561077421468 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561077421566 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561077421587 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561077421711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561077422093 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561077422205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/nios_repo/user_hardware/output_files/user_hardware.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/nios_repo/user_hardware/output_files/user_hardware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561077422315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561077422485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:37:02 2019 " "Processing ended: Thu Jun 20 21:37:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561077422485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561077422485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561077422485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561077422485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561077423676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561077423677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:37:03 2019 " "Processing started: Thu Jun 20 21:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561077423677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561077423677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561077423677 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561077425608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561077425694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561077426504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:37:06 2019 " "Processing ended: Thu Jun 20 21:37:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561077426504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561077426504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561077426504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561077426504 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561077427292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561077428458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561077428459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:37:07 2019 " "Processing started: Thu Jun 20 21:37:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561077428459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561077428459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta user_hardware -c user_hardware " "Command: quartus_sta user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561077428459 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561077428711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561077428998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561077429043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561077429043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "user_hardware.sdc " "Synopsys Design Constraints File file not found: 'user_hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561077429149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561077429149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1561077429150 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1561077429150 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561077429152 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1561077429166 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1561077429168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561077429202 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1561077429205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561077429223 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1561077429223 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1561077429223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561077429237 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561077429243 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561077429263 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561077429263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561077429325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:37:09 2019 " "Processing ended: Thu Jun 20 21:37:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561077429325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561077429325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561077429325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561077429325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561077432198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561077432199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:37:11 2019 " "Processing started: Thu Jun 20 21:37:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561077432199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561077432199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561077432199 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "user_hardware.vho\", \"user_hardware_fast.vho user_hardware_vhd.sdo user_hardware_vhd_fast.sdo C:/Users/User/Documents/nios_repo/user_hardware/simulation/modelsim/ simulation " "Generated files \"user_hardware.vho\", \"user_hardware_fast.vho\", \"user_hardware_vhd.sdo\" and \"user_hardware_vhd_fast.sdo\" in directory \"C:/Users/User/Documents/nios_repo/user_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1561077433229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561077433309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:37:13 2019 " "Processing ended: Thu Jun 20 21:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561077433309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561077433309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561077433309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561077433309 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561077434093 ""}
