
Practica_6.1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005f0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000036  00800060  000005f0  00000664  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000069a  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000006cc  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000100  00000000  00000000  00000708  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001223  00000000  00000000  00000808  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000009a4  00000000  00000000  00001a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000097d  00000000  00000000  000023cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002ac  00000000  00000000  00002d4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000537  00000000  00000000  00002ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d30  00000000  00000000  0000352f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000e0  00000000  00000000  0000425f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 e2 02 	jmp	0x5c4	; 0x5c4 <__vector_9>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 ec 02 	jmp	0x5d8	; 0x5d8 <__vector_19>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 ef       	ldi	r30, 0xF0	; 240
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 39       	cpi	r26, 0x96	; 150
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 7f 02 	call	0x4fe	; 0x4fe <main>
  7a:	0c 94 f6 02 	jmp	0x5ec	; 0x5ec <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  82:	85 b3       	in	r24, 0x15	; 21
  84:	80 64       	ori	r24, 0x40	; 64
  86:	85 bb       	out	0x15, r24	; 21
  88:	00 c0       	rjmp	.+0      	; 0x8a <toggle_e+0x8>
  8a:	85 b3       	in	r24, 0x15	; 21
  8c:	8f 7b       	andi	r24, 0xBF	; 191
  8e:	85 bb       	out	0x15, r24	; 21
  90:	08 95       	ret

00000092 <lcd_write>:
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	d8 2f       	mov	r29, r24
  98:	66 23       	and	r22, r22
  9a:	21 f0       	breq	.+8      	; 0xa4 <lcd_write+0x12>
  9c:	85 b3       	in	r24, 0x15	; 21
  9e:	80 61       	ori	r24, 0x10	; 16
  a0:	85 bb       	out	0x15, r24	; 21
  a2:	03 c0       	rjmp	.+6      	; 0xaa <lcd_write+0x18>
  a4:	85 b3       	in	r24, 0x15	; 21
  a6:	8f 7e       	andi	r24, 0xEF	; 239
  a8:	85 bb       	out	0x15, r24	; 21
  aa:	85 b3       	in	r24, 0x15	; 21
  ac:	8f 7d       	andi	r24, 0xDF	; 223
  ae:	85 bb       	out	0x15, r24	; 21
  b0:	84 b3       	in	r24, 0x14	; 20
  b2:	8f 60       	ori	r24, 0x0F	; 15
  b4:	84 bb       	out	0x14, r24	; 20
  b6:	c5 b3       	in	r28, 0x15	; 21
  b8:	c0 7f       	andi	r28, 0xF0	; 240
  ba:	8d 2f       	mov	r24, r29
  bc:	82 95       	swap	r24
  be:	8f 70       	andi	r24, 0x0F	; 15
  c0:	8c 2b       	or	r24, r28
  c2:	85 bb       	out	0x15, r24	; 21
  c4:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
  c8:	df 70       	andi	r29, 0x0F	; 15
  ca:	dc 2b       	or	r29, r28
  cc:	d5 bb       	out	0x15, r29	; 21
  ce:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
  d2:	cf 60       	ori	r28, 0x0F	; 15
  d4:	c5 bb       	out	0x15, r28	; 21
  d6:	df 91       	pop	r29
  d8:	cf 91       	pop	r28
  da:	08 95       	ret

000000dc <lcd_read>:
  dc:	88 23       	and	r24, r24
  de:	21 f0       	breq	.+8      	; 0xe8 <lcd_read+0xc>
  e0:	85 b3       	in	r24, 0x15	; 21
  e2:	80 61       	ori	r24, 0x10	; 16
  e4:	85 bb       	out	0x15, r24	; 21
  e6:	03 c0       	rjmp	.+6      	; 0xee <lcd_read+0x12>
  e8:	85 b3       	in	r24, 0x15	; 21
  ea:	8f 7e       	andi	r24, 0xEF	; 239
  ec:	85 bb       	out	0x15, r24	; 21
  ee:	85 b3       	in	r24, 0x15	; 21
  f0:	80 62       	ori	r24, 0x20	; 32
  f2:	85 bb       	out	0x15, r24	; 21
  f4:	84 b3       	in	r24, 0x14	; 20
  f6:	80 7f       	andi	r24, 0xF0	; 240
  f8:	84 bb       	out	0x14, r24	; 20
  fa:	85 b3       	in	r24, 0x15	; 21
  fc:	80 64       	ori	r24, 0x40	; 64
  fe:	85 bb       	out	0x15, r24	; 21
 100:	00 c0       	rjmp	.+0      	; 0x102 <lcd_read+0x26>
 102:	93 b3       	in	r25, 0x13	; 19
 104:	92 95       	swap	r25
 106:	90 7f       	andi	r25, 0xF0	; 240
 108:	85 b3       	in	r24, 0x15	; 21
 10a:	8f 7b       	andi	r24, 0xBF	; 191
 10c:	85 bb       	out	0x15, r24	; 21
 10e:	00 c0       	rjmp	.+0      	; 0x110 <lcd_read+0x34>
 110:	85 b3       	in	r24, 0x15	; 21
 112:	80 64       	ori	r24, 0x40	; 64
 114:	85 bb       	out	0x15, r24	; 21
 116:	00 c0       	rjmp	.+0      	; 0x118 <lcd_read+0x3c>
 118:	83 b3       	in	r24, 0x13	; 19
 11a:	8f 70       	andi	r24, 0x0F	; 15
 11c:	25 b3       	in	r18, 0x15	; 21
 11e:	2f 7b       	andi	r18, 0xBF	; 191
 120:	25 bb       	out	0x15, r18	; 21
 122:	89 2b       	or	r24, r25
 124:	08 95       	ret

00000126 <lcd_waitbusy>:
 126:	80 e0       	ldi	r24, 0x00	; 0
 128:	0e 94 6e 00 	call	0xdc	; 0xdc <lcd_read>
 12c:	88 23       	and	r24, r24
 12e:	dc f3       	brlt	.-10     	; 0x126 <lcd_waitbusy>
 130:	82 e0       	ldi	r24, 0x02	; 2
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	01 97       	sbiw	r24, 0x01	; 1
 136:	f1 f7       	brne	.-4      	; 0x134 <lcd_waitbusy+0xe>
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	0e 94 6e 00 	call	0xdc	; 0xdc <lcd_read>
 13e:	08 95       	ret

00000140 <lcd_command>:
 140:	cf 93       	push	r28
 142:	c8 2f       	mov	r28, r24
 144:	0e 94 93 00 	call	0x126	; 0x126 <lcd_waitbusy>
 148:	60 e0       	ldi	r22, 0x00	; 0
 14a:	8c 2f       	mov	r24, r28
 14c:	0e 94 49 00 	call	0x92	; 0x92 <lcd_write>
 150:	cf 91       	pop	r28
 152:	08 95       	ret

00000154 <lcd_clrscr>:
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>
 15a:	08 95       	ret

0000015c <lcd_putc>:
 15c:	cf 93       	push	r28
 15e:	c8 2f       	mov	r28, r24
 160:	0e 94 93 00 	call	0x126	; 0x126 <lcd_waitbusy>
 164:	ca 30       	cpi	r28, 0x0A	; 10
 166:	49 f4       	brne	.+18     	; 0x17a <lcd_putc+0x1e>
 168:	80 34       	cpi	r24, 0x40	; 64
 16a:	10 f4       	brcc	.+4      	; 0x170 <lcd_putc+0x14>
 16c:	80 e4       	ldi	r24, 0x40	; 64
 16e:	01 c0       	rjmp	.+2      	; 0x172 <lcd_putc+0x16>
 170:	80 e0       	ldi	r24, 0x00	; 0
 172:	80 58       	subi	r24, 0x80	; 128
 174:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>
 178:	04 c0       	rjmp	.+8      	; 0x182 <lcd_putc+0x26>
 17a:	61 e0       	ldi	r22, 0x01	; 1
 17c:	8c 2f       	mov	r24, r28
 17e:	0e 94 49 00 	call	0x92	; 0x92 <lcd_write>
 182:	cf 91       	pop	r28
 184:	08 95       	ret

00000186 <lcd_puts>:
 186:	cf 93       	push	r28
 188:	df 93       	push	r29
 18a:	fc 01       	movw	r30, r24
 18c:	03 c0       	rjmp	.+6      	; 0x194 <lcd_puts+0xe>
 18e:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
 192:	fe 01       	movw	r30, r28
 194:	ef 01       	movw	r28, r30
 196:	21 96       	adiw	r28, 0x01	; 1
 198:	80 81       	ld	r24, Z
 19a:	81 11       	cpse	r24, r1
 19c:	f8 cf       	rjmp	.-16     	; 0x18e <lcd_puts+0x8>
 19e:	df 91       	pop	r29
 1a0:	cf 91       	pop	r28
 1a2:	08 95       	ret

000001a4 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1a4:	1f 93       	push	r17
 1a6:	cf 93       	push	r28
 1a8:	df 93       	push	r29
 1aa:	18 2f       	mov	r17, r24
      && ( &LCD_RS_PORT == &LCD_DATA0_PORT) && ( &LCD_RW_PORT == &LCD_DATA0_PORT) && (&LCD_E_PORT == &LCD_DATA0_PORT)
      && (LCD_DATA0_PIN == 0 ) && (LCD_DATA1_PIN == 1) && (LCD_DATA2_PIN == 2) && (LCD_DATA3_PIN == 3) 
      && (LCD_RS_PIN == 4 ) && (LCD_RW_PIN == 5) && (LCD_E_PIN == 6 ) )
    {
        /* configure all port bits as output (all LCD lines on same port) */
        DDR(LCD_DATA0_PORT) |= 0x7F;
 1ac:	84 b3       	in	r24, 0x14	; 20
 1ae:	8f 67       	ori	r24, 0x7F	; 127
 1b0:	84 bb       	out	0x14, r24	; 20
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1b2:	80 e8       	ldi	r24, 0x80	; 128
 1b4:	9e e3       	ldi	r25, 0x3E	; 62
 1b6:	01 97       	sbiw	r24, 0x01	; 1
 1b8:	f1 f7       	brne	.-4      	; 0x1b6 <lcd_init+0x12>
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(16000);        /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
 1ba:	85 b3       	in	r24, 0x15	; 21
 1bc:	82 60       	ori	r24, 0x02	; 2
 1be:	85 bb       	out	0x15, r24	; 21
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
 1c0:	85 b3       	in	r24, 0x15	; 21
 1c2:	81 60       	ori	r24, 0x01	; 1
 1c4:	85 bb       	out	0x15, r24	; 21
    lcd_e_toggle();
 1c6:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1ca:	80 e8       	ldi	r24, 0x80	; 128
 1cc:	93 e1       	ldi	r25, 0x13	; 19
 1ce:	01 97       	sbiw	r24, 0x01	; 1
 1d0:	f1 f7       	brne	.-4      	; 0x1ce <lcd_init+0x2a>
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 1d2:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1d6:	c0 e4       	ldi	r28, 0x40	; 64
 1d8:	d0 e0       	ldi	r29, 0x00	; 0
 1da:	ce 01       	movw	r24, r28
 1dc:	01 97       	sbiw	r24, 0x01	; 1
 1de:	f1 f7       	brne	.-4      	; 0x1dc <lcd_init+0x38>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 1e0:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1e4:	ce 01       	movw	r24, r28
 1e6:	01 97       	sbiw	r24, 0x01	; 1
 1e8:	f1 f7       	brne	.-4      	; 0x1e6 <lcd_init+0x42>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 1ea:	85 b3       	in	r24, 0x15	; 21
 1ec:	8e 7f       	andi	r24, 0xFE	; 254
 1ee:	85 bb       	out	0x15, r24	; 21
    lcd_e_toggle();
 1f0:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1f4:	21 97       	sbiw	r28, 0x01	; 1
 1f6:	f1 f7       	brne	.-4      	; 0x1f4 <lcd_init+0x50>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 1f8:	88 e2       	ldi	r24, 0x28	; 40
 1fa:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 1fe:	88 e0       	ldi	r24, 0x08	; 8
 200:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 204:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 208:	86 e0       	ldi	r24, 0x06	; 6
 20a:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 20e:	81 2f       	mov	r24, r17
 210:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_command>

}/* lcd_init */
 214:	df 91       	pop	r29
 216:	cf 91       	pop	r28
 218:	1f 91       	pop	r17
 21a:	08 95       	ret

0000021c <search>:
}

uint8_t uno_en_bit(volatile uint8_t *LUGAR, uint8_t BIT)
{
	return (*LUGAR&(1<<BIT));
}
 21c:	8b 3d       	cpi	r24, 0xDB	; 219
 21e:	09 f4       	brne	.+2      	; 0x222 <search+0x6>
 220:	41 c0       	rjmp	.+130    	; 0x2a4 <search+0x88>
 222:	70 f4       	brcc	.+28     	; 0x240 <search+0x24>
 224:	8d 3b       	cpi	r24, 0xBD	; 189
 226:	a1 f1       	breq	.+104    	; 0x290 <search+0x74>
 228:	30 f4       	brcc	.+12     	; 0x236 <search+0x1a>
 22a:	87 37       	cpi	r24, 0x77	; 119
 22c:	09 f4       	brne	.+2      	; 0x230 <search+0x14>
 22e:	44 c0       	rjmp	.+136    	; 0x2b8 <search+0x9c>
 230:	8b 3b       	cpi	r24, 0xBB	; 187
 232:	e9 f1       	breq	.+122    	; 0x2ae <search+0x92>
 234:	46 c0       	rjmp	.+140    	; 0x2c2 <search+0xa6>
 236:	8e 3b       	cpi	r24, 0xBE	; 190
 238:	e9 f0       	breq	.+58     	; 0x274 <search+0x58>
 23a:	87 3d       	cpi	r24, 0xD7	; 215
 23c:	71 f0       	breq	.+28     	; 0x25a <search+0x3e>
 23e:	41 c0       	rjmp	.+130    	; 0x2c2 <search+0xa6>
 240:	8b 3e       	cpi	r24, 0xEB	; 235
 242:	59 f1       	breq	.+86     	; 0x29a <search+0x7e>
 244:	28 f4       	brcc	.+10     	; 0x250 <search+0x34>
 246:	8d 3d       	cpi	r24, 0xDD	; 221
 248:	f1 f0       	breq	.+60     	; 0x286 <search+0x6a>
 24a:	8e 3d       	cpi	r24, 0xDE	; 222
 24c:	79 f0       	breq	.+30     	; 0x26c <search+0x50>
 24e:	39 c0       	rjmp	.+114    	; 0x2c2 <search+0xa6>
 250:	8d 3e       	cpi	r24, 0xED	; 237
 252:	a1 f0       	breq	.+40     	; 0x27c <search+0x60>
 254:	8e 3e       	cpi	r24, 0xEE	; 238
 256:	31 f0       	breq	.+12     	; 0x264 <search+0x48>
 258:	34 c0       	rjmp	.+104    	; 0x2c2 <search+0xa6>
 25a:	83 e0       	ldi	r24, 0x03	; 3
 25c:	fb 01       	movw	r30, r22
 25e:	80 83       	st	Z, r24
 260:	80 e0       	ldi	r24, 0x00	; 0
 262:	08 95       	ret
 264:	fb 01       	movw	r30, r22
 266:	10 82       	st	Z, r1
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	08 95       	ret
 26c:	fb 01       	movw	r30, r22
 26e:	10 82       	st	Z, r1
 270:	82 e0       	ldi	r24, 0x02	; 2
 272:	08 95       	ret
 274:	fb 01       	movw	r30, r22
 276:	10 82       	st	Z, r1
 278:	83 e0       	ldi	r24, 0x03	; 3
 27a:	08 95       	ret
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	fb 01       	movw	r30, r22
 280:	80 83       	st	Z, r24
 282:	84 e0       	ldi	r24, 0x04	; 4
 284:	08 95       	ret
 286:	81 e0       	ldi	r24, 0x01	; 1
 288:	fb 01       	movw	r30, r22
 28a:	80 83       	st	Z, r24
 28c:	85 e0       	ldi	r24, 0x05	; 5
 28e:	08 95       	ret
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	fb 01       	movw	r30, r22
 294:	80 83       	st	Z, r24
 296:	86 e0       	ldi	r24, 0x06	; 6
 298:	08 95       	ret
 29a:	82 e0       	ldi	r24, 0x02	; 2
 29c:	fb 01       	movw	r30, r22
 29e:	80 83       	st	Z, r24
 2a0:	87 e0       	ldi	r24, 0x07	; 7
 2a2:	08 95       	ret
 2a4:	82 e0       	ldi	r24, 0x02	; 2
 2a6:	fb 01       	movw	r30, r22
 2a8:	80 83       	st	Z, r24
 2aa:	88 e0       	ldi	r24, 0x08	; 8
 2ac:	08 95       	ret
 2ae:	82 e0       	ldi	r24, 0x02	; 2
 2b0:	fb 01       	movw	r30, r22
 2b2:	80 83       	st	Z, r24
 2b4:	89 e0       	ldi	r24, 0x09	; 9
 2b6:	08 95       	ret
 2b8:	83 e0       	ldi	r24, 0x03	; 3
 2ba:	fb 01       	movw	r30, r22
 2bc:	80 83       	st	Z, r24
 2be:	8a e0       	ldi	r24, 0x0A	; 10
 2c0:	08 95       	ret
 2c2:	8b e0       	ldi	r24, 0x0B	; 11
 2c4:	08 95       	ret

000002c6 <Swap>:
 2c6:	fc 01       	movw	r30, r24
 2c8:	90 81       	ld	r25, Z
 2ca:	89 2f       	mov	r24, r25
 2cc:	82 95       	swap	r24
 2ce:	8f 70       	andi	r24, 0x0F	; 15
 2d0:	92 95       	swap	r25
 2d2:	90 7f       	andi	r25, 0xF0	; 240
 2d4:	98 2b       	or	r25, r24
 2d6:	90 83       	st	Z, r25
 2d8:	08 95       	ret

000002da <convercion_hx_dec>:
 2da:	cf 93       	push	r28
 2dc:	df 93       	push	r29
 2de:	1f 92       	push	r1
 2e0:	cd b7       	in	r28, 0x3d	; 61
 2e2:	de b7       	in	r29, 0x3e	; 62
 2e4:	89 83       	std	Y+1, r24	; 0x01
 2e6:	ce 01       	movw	r24, r28
 2e8:	01 96       	adiw	r24, 0x01	; 1
 2ea:	0e 94 63 01 	call	0x2c6	; 0x2c6 <Swap>
 2ee:	90 e0       	ldi	r25, 0x00	; 0
 2f0:	03 c0       	rjmp	.+6      	; 0x2f8 <convercion_hx_dec+0x1e>
 2f2:	80 51       	subi	r24, 0x10	; 16
 2f4:	89 83       	std	Y+1, r24	; 0x01
 2f6:	96 5f       	subi	r25, 0xF6	; 246
 2f8:	89 81       	ldd	r24, Y+1	; 0x01
 2fa:	80 31       	cpi	r24, 0x10	; 16
 2fc:	d0 f7       	brcc	.-12     	; 0x2f2 <convercion_hx_dec+0x18>
 2fe:	89 0f       	add	r24, r25
 300:	0f 90       	pop	r0
 302:	df 91       	pop	r29
 304:	cf 91       	pop	r28
 306:	08 95       	ret

00000308 <delete_s>:
 308:	20 e0       	ldi	r18, 0x00	; 0
 30a:	0c c0       	rjmp	.+24     	; 0x324 <delete_s+0x1c>
 30c:	e3 e2       	ldi	r30, 0x23	; 35
 30e:	f4 ef       	ldi	r31, 0xF4	; 244
 310:	31 97       	sbiw	r30, 0x01	; 1
 312:	f1 f7       	brne	.-4      	; 0x310 <delete_s+0x8>
 314:	00 c0       	rjmp	.+0      	; 0x316 <delete_s+0xe>
 316:	00 00       	nop
 318:	9f 5f       	subi	r25, 0xFF	; 255
 31a:	01 c0       	rjmp	.+2      	; 0x31e <delete_s+0x16>
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	94 30       	cpi	r25, 0x04	; 4
 320:	a8 f3       	brcs	.-22     	; 0x30c <delete_s+0x4>
 322:	2f 5f       	subi	r18, 0xFF	; 255
 324:	28 17       	cp	r18, r24
 326:	d0 f3       	brcs	.-12     	; 0x31c <delete_s+0x14>
 328:	08 95       	ret

0000032a <move_servo>:
 32a:	cf 93       	push	r28
 32c:	c8 2f       	mov	r28, r24
 32e:	17 c0       	rjmp	.+46     	; 0x35e <move_servo+0x34>
 330:	8c b7       	in	r24, 0x3c	; 60
 332:	8f 31       	cpi	r24, 0x1F	; 31
 334:	30 f0       	brcs	.+12     	; 0x342 <move_servo+0x18>
 336:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
 33a:	8c e6       	ldi	r24, 0x6C	; 108
 33c:	90 e0       	ldi	r25, 0x00	; 0
 33e:	0e 94 c3 00 	call	0x186	; 0x186 <lcd_puts>
 342:	80 e0       	ldi	r24, 0x00	; 0
 344:	07 c0       	rjmp	.+14     	; 0x354 <move_servo+0x2a>
 346:	e3 e2       	ldi	r30, 0x23	; 35
 348:	f4 ef       	ldi	r31, 0xF4	; 244
 34a:	31 97       	sbiw	r30, 0x01	; 1
 34c:	f1 f7       	brne	.-4      	; 0x34a <move_servo+0x20>
 34e:	00 c0       	rjmp	.+0      	; 0x350 <move_servo+0x26>
 350:	00 00       	nop
 352:	8f 5f       	subi	r24, 0xFF	; 255
 354:	8c 17       	cp	r24, r28
 356:	b8 f3       	brcs	.-18     	; 0x346 <move_servo+0x1c>
 358:	8c b7       	in	r24, 0x3c	; 60
 35a:	8f 5f       	subi	r24, 0xFF	; 255
 35c:	8c bf       	out	0x3c, r24	; 60
 35e:	8c b7       	in	r24, 0x3c	; 60
 360:	89 32       	cpi	r24, 0x29	; 41
 362:	31 f7       	brne	.-52     	; 0x330 <move_servo+0x6>
 364:	8b b3       	in	r24, 0x1b	; 27
 366:	81 60       	ori	r24, 0x01	; 1
 368:	8b bb       	out	0x1b, r24	; 27
 36a:	88 b3       	in	r24, 0x18	; 24
 36c:	80 68       	ori	r24, 0x80	; 128
 36e:	88 bb       	out	0x18, r24	; 24
 370:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
 374:	8c e7       	ldi	r24, 0x7C	; 124
 376:	90 e0       	ldi	r25, 0x00	; 0
 378:	0e 94 c3 00 	call	0x186	; 0x186 <lcd_puts>
 37c:	82 e0       	ldi	r24, 0x02	; 2
 37e:	0e 94 84 01 	call	0x308	; 0x308 <delete_s>
 382:	cf 91       	pop	r28
 384:	08 95       	ret

00000386 <cero_en_bit>:
 386:	fc 01       	movw	r30, r24
 388:	80 81       	ld	r24, Z
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	02 c0       	rjmp	.+4      	; 0x392 <cero_en_bit+0xc>
 38e:	95 95       	asr	r25
 390:	87 95       	ror	r24
 392:	6a 95       	dec	r22
 394:	e2 f7       	brpl	.-8      	; 0x38e <cero_en_bit+0x8>
 396:	f1 e0       	ldi	r31, 0x01	; 1
 398:	8f 27       	eor	r24, r31
 39a:	81 70       	andi	r24, 0x01	; 1
 39c:	08 95       	ret

0000039e <Traba>:
 39e:	0f 93       	push	r16
 3a0:	1f 93       	push	r17
 3a2:	cf 93       	push	r28
 3a4:	8c 01       	movw	r16, r24
 3a6:	c6 2f       	mov	r28, r22
 3a8:	83 ed       	ldi	r24, 0xD3	; 211
 3aa:	90 e3       	ldi	r25, 0x30	; 48
 3ac:	01 97       	sbiw	r24, 0x01	; 1
 3ae:	f1 f7       	brne	.-4      	; 0x3ac <Traba+0xe>
 3b0:	00 c0       	rjmp	.+0      	; 0x3b2 <Traba+0x14>
 3b2:	00 00       	nop
 3b4:	6c 2f       	mov	r22, r28
 3b6:	c8 01       	movw	r24, r16
 3b8:	0e 94 c3 01 	call	0x386	; 0x386 <cero_en_bit>
 3bc:	81 11       	cpse	r24, r1
 3be:	fa cf       	rjmp	.-12     	; 0x3b4 <Traba+0x16>
 3c0:	83 ed       	ldi	r24, 0xD3	; 211
 3c2:	90 e3       	ldi	r25, 0x30	; 48
 3c4:	01 97       	sbiw	r24, 0x01	; 1
 3c6:	f1 f7       	brne	.-4      	; 0x3c4 <Traba+0x26>
 3c8:	00 c0       	rjmp	.+0      	; 0x3ca <Traba+0x2c>
 3ca:	00 00       	nop
 3cc:	cf 91       	pop	r28
 3ce:	1f 91       	pop	r17
 3d0:	0f 91       	pop	r16
 3d2:	08 95       	ret

000003d4 <Teclado>:
 3d4:	7f 92       	push	r7
 3d6:	8f 92       	push	r8
 3d8:	9f 92       	push	r9
 3da:	af 92       	push	r10
 3dc:	bf 92       	push	r11
 3de:	cf 92       	push	r12
 3e0:	df 92       	push	r13
 3e2:	ef 92       	push	r14
 3e4:	ff 92       	push	r15
 3e6:	0f 93       	push	r16
 3e8:	1f 93       	push	r17
 3ea:	cf 93       	push	r28
 3ec:	df 93       	push	r29
 3ee:	1f 92       	push	r1
 3f0:	cd b7       	in	r28, 0x3d	; 61
 3f2:	de b7       	in	r29, 0x3e	; 62
 3f4:	7c 01       	movw	r14, r24
 3f6:	5b 01       	movw	r10, r22
 3f8:	6a 01       	movw	r12, r20
 3fa:	49 01       	movw	r8, r18
 3fc:	82 b3       	in	r24, 0x12	; 18
 3fe:	8f ef       	ldi	r24, 0xFF	; 255
 400:	82 bb       	out	0x12, r24	; 18
 402:	04 e0       	ldi	r16, 0x04	; 4
 404:	10 e0       	ldi	r17, 0x00	; 0
 406:	68 c0       	rjmp	.+208    	; 0x4d8 <__stack+0x79>
 408:	22 b3       	in	r18, 0x12	; 18
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	90 e0       	ldi	r25, 0x00	; 0
 40e:	00 2e       	mov	r0, r16
 410:	02 c0       	rjmp	.+4      	; 0x416 <__DATA_REGION_LENGTH__+0x16>
 412:	88 0f       	add	r24, r24
 414:	99 1f       	adc	r25, r25
 416:	0a 94       	dec	r0
 418:	e2 f7       	brpl	.-8      	; 0x412 <__DATA_REGION_LENGTH__+0x12>
 41a:	82 27       	eor	r24, r18
 41c:	82 bb       	out	0x12, r24	; 18
 41e:	01 30       	cpi	r16, 0x01	; 1
 420:	11 05       	cpc	r17, r1
 422:	69 f0       	breq	.+26     	; 0x43e <__DATA_REGION_LENGTH__+0x3e>
 424:	22 b3       	in	r18, 0x12	; 18
 426:	a8 01       	movw	r20, r16
 428:	41 50       	subi	r20, 0x01	; 1
 42a:	51 09       	sbc	r21, r1
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	02 c0       	rjmp	.+4      	; 0x436 <__DATA_REGION_LENGTH__+0x36>
 432:	88 0f       	add	r24, r24
 434:	99 1f       	adc	r25, r25
 436:	4a 95       	dec	r20
 438:	e2 f7       	brpl	.-8      	; 0x432 <__DATA_REGION_LENGTH__+0x32>
 43a:	82 2b       	or	r24, r18
 43c:	82 bb       	out	0x12, r24	; 18
 43e:	00 00       	nop
 440:	80 b3       	in	r24, 0x10	; 16
 442:	be 01       	movw	r22, r28
 444:	6f 5f       	subi	r22, 0xFF	; 255
 446:	7f 4f       	sbci	r23, 0xFF	; 255
 448:	0e 94 0e 01 	call	0x21c	; 0x21c <search>
 44c:	78 2e       	mov	r7, r24
 44e:	89 e0       	ldi	r24, 0x09	; 9
 450:	87 15       	cp	r24, r7
 452:	70 f1       	brcs	.+92     	; 0x4b0 <__stack+0x51>
 454:	f7 01       	movw	r30, r14
 456:	80 81       	ld	r24, Z
 458:	83 30       	cpi	r24, 0x03	; 3
 45a:	50 f5       	brcc	.+84     	; 0x4b0 <__stack+0x51>
 45c:	80 81       	ld	r24, Z
 45e:	81 11       	cpse	r24, r1
 460:	0b c0       	rjmp	.+22     	; 0x478 <__stack+0x19>
 462:	f5 01       	movw	r30, r10
 464:	80 81       	ld	r24, Z
 466:	87 29       	or	r24, r7
 468:	80 83       	st	Z, r24
 46a:	f4 01       	movw	r30, r8
 46c:	e7 0d       	add	r30, r7
 46e:	f1 1d       	adc	r31, r1
 470:	80 81       	ld	r24, Z
 472:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
 476:	12 c0       	rjmp	.+36     	; 0x49c <__stack+0x3d>
 478:	f7 01       	movw	r30, r14
 47a:	80 81       	ld	r24, Z
 47c:	81 30       	cpi	r24, 0x01	; 1
 47e:	71 f4       	brne	.+28     	; 0x49c <__stack+0x3d>
 480:	f4 01       	movw	r30, r8
 482:	e7 0d       	add	r30, r7
 484:	f1 1d       	adc	r31, r1
 486:	80 81       	ld	r24, Z
 488:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
 48c:	77 0c       	add	r7, r7
 48e:	77 0c       	add	r7, r7
 490:	77 0c       	add	r7, r7
 492:	77 0c       	add	r7, r7
 494:	f5 01       	movw	r30, r10
 496:	80 81       	ld	r24, Z
 498:	78 2a       	or	r7, r24
 49a:	70 82       	st	Z, r7
 49c:	f7 01       	movw	r30, r14
 49e:	80 81       	ld	r24, Z
 4a0:	8f 5f       	subi	r24, 0xFF	; 255
 4a2:	80 83       	st	Z, r24
 4a4:	69 81       	ldd	r22, Y+1	; 0x01
 4a6:	80 e3       	ldi	r24, 0x30	; 48
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	0e 94 cf 01 	call	0x39e	; 0x39e <Traba>
 4ae:	12 c0       	rjmp	.+36     	; 0x4d4 <__stack+0x75>
 4b0:	fa e0       	ldi	r31, 0x0A	; 10
 4b2:	7f 12       	cpse	r7, r31
 4b4:	0f c0       	rjmp	.+30     	; 0x4d4 <__stack+0x75>
 4b6:	f7 01       	movw	r30, r14
 4b8:	80 81       	ld	r24, Z
 4ba:	82 30       	cpi	r24, 0x02	; 2
 4bc:	58 f0       	brcs	.+22     	; 0x4d4 <__stack+0x75>
 4be:	f6 01       	movw	r30, r12
 4c0:	80 81       	ld	r24, Z
 4c2:	8f 5f       	subi	r24, 0xFF	; 255
 4c4:	80 83       	st	Z, r24
 4c6:	8a e0       	ldi	r24, 0x0A	; 10
 4c8:	8c bf       	out	0x3c, r24	; 60
 4ca:	69 81       	ldd	r22, Y+1	; 0x01
 4cc:	80 e3       	ldi	r24, 0x30	; 48
 4ce:	90 e0       	ldi	r25, 0x00	; 0
 4d0:	0e 94 cf 01 	call	0x39e	; 0x39e <Traba>
 4d4:	0f 5f       	subi	r16, 0xFF	; 255
 4d6:	1f 4f       	sbci	r17, 0xFF	; 255
 4d8:	08 30       	cpi	r16, 0x08	; 8
 4da:	11 05       	cpc	r17, r1
 4dc:	0c f4       	brge	.+2      	; 0x4e0 <__stack+0x81>
 4de:	94 cf       	rjmp	.-216    	; 0x408 <__DATA_REGION_LENGTH__+0x8>
 4e0:	0f 90       	pop	r0
 4e2:	df 91       	pop	r29
 4e4:	cf 91       	pop	r28
 4e6:	1f 91       	pop	r17
 4e8:	0f 91       	pop	r16
 4ea:	ff 90       	pop	r15
 4ec:	ef 90       	pop	r14
 4ee:	df 90       	pop	r13
 4f0:	cf 90       	pop	r12
 4f2:	bf 90       	pop	r11
 4f4:	af 90       	pop	r10
 4f6:	9f 90       	pop	r9
 4f8:	8f 90       	pop	r8
 4fa:	7f 90       	pop	r7
 4fc:	08 95       	ret

000004fe <main>:
 4fe:	cf 93       	push	r28
 500:	df 93       	push	r29
 502:	cd b7       	in	r28, 0x3d	; 61
 504:	de b7       	in	r29, 0x3e	; 62
 506:	2f 97       	sbiw	r28, 0x0f	; 15
 508:	0f b6       	in	r0, 0x3f	; 63
 50a:	f8 94       	cli
 50c:	de bf       	out	0x3e, r29	; 62
 50e:	0f be       	out	0x3f, r0	; 63
 510:	cd bf       	out	0x3d, r28	; 61
 512:	78 94       	sei
 514:	81 b3       	in	r24, 0x11	; 17
 516:	80 6f       	ori	r24, 0xF0	; 240
 518:	81 bb       	out	0x11, r24	; 17
 51a:	82 b3       	in	r24, 0x12	; 18
 51c:	8f ef       	ldi	r24, 0xFF	; 255
 51e:	82 bb       	out	0x12, r24	; 18
 520:	94 b3       	in	r25, 0x14	; 20
 522:	84 bb       	out	0x14, r24	; 20
 524:	95 b3       	in	r25, 0x15	; 21
 526:	95 bb       	out	0x15, r25	; 21
 528:	9a b3       	in	r25, 0x1a	; 26
 52a:	8a bb       	out	0x1a, r24	; 26
 52c:	9b b3       	in	r25, 0x1b	; 27
 52e:	9b bb       	out	0x1b, r25	; 27
 530:	97 b3       	in	r25, 0x17	; 23
 532:	87 bb       	out	0x17, r24	; 23
 534:	88 b3       	in	r24, 0x18	; 24
 536:	88 bb       	out	0x18, r24	; 24
 538:	83 e0       	ldi	r24, 0x03	; 3
 53a:	88 bf       	out	0x38, r24	; 56
 53c:	89 bf       	out	0x39, r24	; 57
 53e:	12 be       	out	0x32, r1	; 50
 540:	8b e6       	ldi	r24, 0x6B	; 107
 542:	83 bf       	out	0x33, r24	; 51
 544:	8a e0       	ldi	r24, 0x0A	; 10
 546:	8c bf       	out	0x3c, r24	; 60
 548:	8c e0       	ldi	r24, 0x0C	; 12
 54a:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <lcd_init>
 54e:	8c e0       	ldi	r24, 0x0C	; 12
 550:	e0 e6       	ldi	r30, 0x60	; 96
 552:	f0 e0       	ldi	r31, 0x00	; 0
 554:	de 01       	movw	r26, r28
 556:	11 96       	adiw	r26, 0x01	; 1
 558:	01 90       	ld	r0, Z+
 55a:	0d 92       	st	X+, r0
 55c:	8a 95       	dec	r24
 55e:	e1 f7       	brne	.-8      	; 0x558 <main+0x5a>
 560:	1d 86       	std	Y+13, r1	; 0x0d
 562:	1e 86       	std	Y+14, r1	; 0x0e
 564:	1f 86       	std	Y+15, r1	; 0x0f
 566:	8f 85       	ldd	r24, Y+15	; 0x0f
 568:	81 11       	cpse	r24, r1
 56a:	0d c0       	rjmp	.+26     	; 0x586 <main+0x88>
 56c:	9e 01       	movw	r18, r28
 56e:	2f 5f       	subi	r18, 0xFF	; 255
 570:	3f 4f       	sbci	r19, 0xFF	; 255
 572:	ae 01       	movw	r20, r28
 574:	41 5f       	subi	r20, 0xF1	; 241
 576:	5f 4f       	sbci	r21, 0xFF	; 255
 578:	be 01       	movw	r22, r28
 57a:	62 5f       	subi	r22, 0xF2	; 242
 57c:	7f 4f       	sbci	r23, 0xFF	; 255
 57e:	ce 01       	movw	r24, r28
 580:	0d 96       	adiw	r24, 0x0d	; 13
 582:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <Teclado>
 586:	8f 85       	ldd	r24, Y+15	; 0x0f
 588:	81 30       	cpi	r24, 0x01	; 1
 58a:	69 f7       	brne	.-38     	; 0x566 <main+0x68>
 58c:	8e 85       	ldd	r24, Y+14	; 0x0e
 58e:	0e 94 6d 01 	call	0x2da	; 0x2da <convercion_hx_dec>
 592:	18 2f       	mov	r17, r24
 594:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
 598:	84 e8       	ldi	r24, 0x84	; 132
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	0e 94 c3 00 	call	0x186	; 0x186 <lcd_puts>
 5a0:	be 01       	movw	r22, r28
 5a2:	61 5f       	subi	r22, 0xF1	; 241
 5a4:	7f 4f       	sbci	r23, 0xFF	; 255
 5a6:	81 2f       	mov	r24, r17
 5a8:	0e 94 95 01 	call	0x32a	; 0x32a <move_servo>
 5ac:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
 5b0:	1e 86       	std	Y+14, r1	; 0x0e
 5b2:	8b b3       	in	r24, 0x1b	; 27
 5b4:	8e 7f       	andi	r24, 0xFE	; 254
 5b6:	8b bb       	out	0x1b, r24	; 27
 5b8:	88 b3       	in	r24, 0x18	; 24
 5ba:	8f 77       	andi	r24, 0x7F	; 127
 5bc:	88 bb       	out	0x18, r24	; 24
 5be:	1f 86       	std	Y+15, r1	; 0x0f
 5c0:	1d 86       	std	Y+13, r1	; 0x0d
 5c2:	d1 cf       	rjmp	.-94     	; 0x566 <main+0x68>

000005c4 <__vector_9>:

ISR (TIMER0_OVF_vect)
{
 5c4:	1f 92       	push	r1
 5c6:	0f 92       	push	r0
 5c8:	0f b6       	in	r0, 0x3f	; 63
 5ca:	0f 92       	push	r0
 5cc:	11 24       	eor	r1, r1
	// Código de la función de interrupción.
	// No requiere limpiar el flag respectivo. El flag se limpia por hardware
}
 5ce:	0f 90       	pop	r0
 5d0:	0f be       	out	0x3f, r0	; 63
 5d2:	0f 90       	pop	r0
 5d4:	1f 90       	pop	r1
 5d6:	18 95       	reti

000005d8 <__vector_19>:
ISR (TIMER0_COMP_vect)
{
 5d8:	1f 92       	push	r1
 5da:	0f 92       	push	r0
 5dc:	0f b6       	in	r0, 0x3f	; 63
 5de:	0f 92       	push	r0
 5e0:	11 24       	eor	r1, r1
	// Código de la función de interrupción.
	// No requiere limpiar el flag respectivo. El flag se limpia por hardware
 5e2:	0f 90       	pop	r0
 5e4:	0f be       	out	0x3f, r0	; 63
 5e6:	0f 90       	pop	r0
 5e8:	1f 90       	pop	r1
 5ea:	18 95       	reti

000005ec <_exit>:
 5ec:	f8 94       	cli

000005ee <__stop_program>:
 5ee:	ff cf       	rjmp	.-2      	; 0x5ee <__stop_program>
