// Seed: 2571881138
module module_0 (
    output wand module_0,
    input tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    output wor id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8
);
  logic [-1 : -1] id_10;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_6,
      id_2,
      id_5,
      id_3,
      id_4,
      id_1,
      id_3
  );
endmodule
