[2025-09-18 00:22:39] START suite=cs trace=cloud9_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2301734 heartbeat IPC: 4.345 cumulative IPC: 4.345 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4466833 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4466833 cumulative IPC: 4.477 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4466834 heartbeat IPC: 4.619 cumulative IPC: 5 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14677034 heartbeat IPC: 0.9794 cumulative IPC: 0.9794 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 25018418 heartbeat IPC: 0.967 cumulative IPC: 0.9732 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 35451156 heartbeat IPC: 0.9585 cumulative IPC: 0.9682 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 46135519 heartbeat IPC: 0.9359 cumulative IPC: 0.96 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 70000022 cycles: 56965465 heartbeat IPC: 0.9234 cumulative IPC: 0.9524 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 67895299 heartbeat IPC: 0.9149 cumulative IPC: 0.9459 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 78845936 heartbeat IPC: 0.9132 cumulative IPC: 0.9411 (Simulation time: 00 hr 08 min 16 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000027 cycles: 89860928 heartbeat IPC: 0.9079 cumulative IPC: 0.9368 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 100685656 heartbeat IPC: 0.9238 cumulative IPC: 0.9354 (Simulation time: 00 hr 10 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 107095530 cumulative IPC: 0.9337 (Simulation time: 00 hr 11 min 38 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 107095530 cumulative IPC: 0.9337 (Simulation time: 00 hr 11 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9337 instructions: 100000004 cycles: 107095530
CPU 0 Branch Prediction Accuracy: 96.45% MPKI: 0.6271 Average ROB Occupancy at Mispredict: 822.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6238
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.00169
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 97576
LQ_STALL: 662
SQ_STALL: 52


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 247.73033
REPLAY_LOAD: 94.88268
NON_REPLAY_LOAD: 47.17486

== Total ==
ADDR_TRANS: 22048
REPLAY_LOAD: 16984
NON_REPLAY_LOAD: 58544

== Counts ==
ADDR_TRANS: 89
REPLAY_LOAD: 179
NON_REPLAY_LOAD: 1241

cpu0->cpu0_STLB TOTAL        ACCESS:     126323 HIT:     123483 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     126323 HIT:     123483 MISS:       2840 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     463948 HIT:     251352 MISS:     212596 MSHR_MERGE:       1973
cpu0->cpu0_L2C LOAD         ACCESS:     208914 HIT:      46248 MISS:     162666 MSHR_MERGE:        247
cpu0->cpu0_L2C RFO          ACCESS:       3505 HIT:       2287 MISS:       1218 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     124187 HIT:      81111 MISS:      43076 MSHR_MERGE:       1726
cpu0->cpu0_L2C WRITE        ACCESS:     121705 HIT:     121591 MISS:        114 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5637 HIT:        115 MISS:       5522 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      93488 ISSUED:      93488 USEFUL:      37686 USELESS:        595
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12039360 HIT:   12036352 MISS:       3008 MSHR_MERGE:        886
cpu0->cpu0_L1I LOAD         ACCESS:   12039360 HIT:   12036352 MISS:       3008 MSHR_MERGE:        886
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 139.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19541606 HIT:   19235013 MISS:     306593 MSHR_MERGE:      59960
cpu0->cpu0_L1D LOAD         ACCESS:   12878240 HIT:   12616127 MISS:     262113 MSHR_MERGE:      55321
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     278287 HIT:     246962 MISS:      31325 MSHR_MERGE:        626
cpu0->cpu0_L1D WRITE        ACCESS:    6378966 HIT:    6371489 MISS:       7477 MSHR_MERGE:       3972
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6113 HIT:        435 MISS:       5678 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:     278319 ISSUED:     278287 USEFUL:      30154 USELESS:        539
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10190688 HIT:   10189915 MISS:        773 MSHR_MERGE:        411
cpu0->cpu0_ITLB LOAD         ACCESS:   10190688 HIT:   10189915 MISS:        773 MSHR_MERGE:        411
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 371.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19076113 HIT:   18936630 MISS:     139483 MSHR_MERGE:      13522
cpu0->cpu0_DTLB LOAD         ACCESS:   19076113 HIT:   18936630 MISS:     139483 MSHR_MERGE:      13522
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.9 cycles
cpu0->LLC TOTAL        ACCESS:     321482 HIT:     188590 MISS:     132892 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     162419 HIT:      63167 MISS:      99252 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       1218 HIT:        733 MISS:        485 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41350 HIT:      13158 MISS:      28192 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     110973 HIT:     110882 MISS:         91 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5522 HIT:        650 MISS:       4872 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.44 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        394
  ROW_BUFFER_MISS:     132405
  AVG DBUS CONGESTED CYCLE: 6.262
Channel 0 WQ ROW_BUFFER_HIT:       5521
  ROW_BUFFER_MISS:      63477
  FULL:          0
Channel 0 REFRESHES ISSUED:       8924

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40839        17275        31031        30354
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5            4          115          666
  STLB miss resolved @ L2C                0            4            2           40          190
  STLB miss resolved @ LLC                0            9            3          189          669
  STLB miss resolved @ MEM                0           22           19          776         3985

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                175            3            6            9          182
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            2            1          103
  STLB miss resolved @ L2C                0            0            0            0            8
  STLB miss resolved @ LLC                0            1            0            0           14
  STLB miss resolved @ MEM               14            1            0            8          389
[2025-09-18 00:34:18] END   suite=cs trace=cloud9_phase2_core3 (rc=0)
