*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2024-Aug-17 16:28:47 (2024-Aug-17 13:28:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        ../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:       0.896      71.43%
Total Switching Power:     0.3384      26.98%
Total Leakage Power:      0.01998      1.593%
Total Power:                1.254 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.6906      0.0467    0.006966      0.7442       59.33 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.2054      0.2917     0.01301      0.5101       40.67 
-----------------------------------------------------------------------------------------
Total                              0.896      0.3384     0.01998       1.254         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      0.896      0.3384     0.01998       1.254         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ALU_CLK                                0           0           0           0           0 
UART_RX_CLK                    0.0004556   0.0006356    9.59e-05    0.001187     0.09465 
UART_TX_CLK                    1.274e-05   2.622e-05    9.59e-05   0.0001349     0.01075 
SCAN_CLK                          0.0752      0.2347    0.001862      0.3118       24.86 
UART_CLK                         0.00499    0.002383    0.000861    0.008234      0.6564 
REF_CLK                          0.07229      0.1461   0.0005129      0.2189       17.45 
-----------------------------------------------------------------------------------------
Total                              0.153      0.3839    0.003427      0.5402       43.07 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       REF_SCAN_CLK__L2_I1 (CLKINVX40M): 	   0.04876 
* 		Highest Leakage Power: U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4 (ADDFHX2M): 	 5.907e-05 
* 		Total Cap: 	2.54213e-11 F
* 		Total instances in design:  2154
* 		Total instances in design with no power:     9
*          Total instances in design with no activty:     9
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

