{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716026587809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716026587814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 22:03:06 2024 " "Processing started: Sat May 18 22:03:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716026587814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026587814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026587814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716026588960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716026588960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc/synthesis/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-rtl " "Found design unit 1: NOC-rtl" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596953 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_irq_mapper " "Found entity 1: NOC_irq_mapper" {  } { { "NOC/synthesis/submodules/NOC_irq_mapper.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0 " "Found entity 1: NOC_mm_interconnect_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596995 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026596995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026596995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux " "Found entity 1: NOC_mm_interconnect_0_rsp_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux " "Found entity 1: NOC_mm_interconnect_0_rsp_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux " "Found entity 1: NOC_mm_interconnect_0_cmd_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux " "Found entity 1: NOC_mm_interconnect_0_cmd_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597036 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_003_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597051 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_003 " "Found entity 2: NOC_mm_interconnect_0_router_003" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_002_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597056 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_002 " "Found entity 2: NOC_mm_interconnect_0_router_002" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_001_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597062 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_001 " "Found entity 2: NOC_mm_interconnect_0_router_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716026597065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597067 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router " "Found entity 2: NOC_mm_interconnect_0_router" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_onchip_memory " "Found entity 1: NOC_onchip_memory" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_display0_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_display0_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_display0_pio " "Found entity 1: NOC_display0_pio" {  } { { "NOC/synthesis/submodules/NOC_display0_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_display0_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu " "Found entity 1: NOC_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file noc/synthesis/submodules/noc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_ic_data_module " "Found entity 1: NOC_cpu_cpu_ic_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_cpu_cpu_ic_tag_module " "Found entity 2: NOC_cpu_cpu_ic_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOC_cpu_cpu_bht_module " "Found entity 3: NOC_cpu_cpu_bht_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "4 NOC_cpu_cpu_register_bank_a_module " "Found entity 4: NOC_cpu_cpu_register_bank_a_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOC_cpu_cpu_register_bank_b_module " "Found entity 5: NOC_cpu_cpu_register_bank_b_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOC_cpu_cpu_dc_tag_module " "Found entity 6: NOC_cpu_cpu_dc_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOC_cpu_cpu_dc_data_module " "Found entity 7: NOC_cpu_cpu_dc_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOC_cpu_cpu_dc_victim_module " "Found entity 8: NOC_cpu_cpu_dc_victim_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOC_cpu_cpu_nios2_oci_debug " "Found entity 9: NOC_cpu_cpu_nios2_oci_debug" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "10 NOC_cpu_cpu_nios2_oci_break " "Found entity 10: NOC_cpu_cpu_nios2_oci_break" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: NOC_cpu_cpu_nios2_oci_xbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: NOC_cpu_cpu_nios2_oci_dbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOC_cpu_cpu_nios2_oci_itrace " "Found entity 13: NOC_cpu_cpu_nios2_oci_itrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "14 NOC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: NOC_cpu_cpu_nios2_oci_td_mode" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "15 NOC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: NOC_cpu_cpu_nios2_oci_dtrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "16 NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "17 NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "18 NOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NOC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "19 NOC_cpu_cpu_nios2_oci_fifo " "Found entity 19: NOC_cpu_cpu_nios2_oci_fifo" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "20 NOC_cpu_cpu_nios2_oci_pib " "Found entity 20: NOC_cpu_cpu_nios2_oci_pib" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "21 NOC_cpu_cpu_nios2_oci_im " "Found entity 21: NOC_cpu_cpu_nios2_oci_im" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "22 NOC_cpu_cpu_nios2_performance_monitors " "Found entity 22: NOC_cpu_cpu_nios2_performance_monitors" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "23 NOC_cpu_cpu_nios2_avalon_reg " "Found entity 23: NOC_cpu_cpu_nios2_avalon_reg" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "24 NOC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: NOC_cpu_cpu_ociram_sp_ram_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "25 NOC_cpu_cpu_nios2_ocimem " "Found entity 25: NOC_cpu_cpu_nios2_ocimem" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "26 NOC_cpu_cpu_nios2_oci " "Found entity 26: NOC_cpu_cpu_nios2_oci" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""} { "Info" "ISGN_ENTITY_NAME" "27 NOC_cpu_cpu " "Found entity 27: NOC_cpu_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_sysclk " "Found entity 1: NOC_cpu_cpu_debug_slave_sysclk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_tck " "Found entity 1: NOC_cpu_cpu_debug_slave_tck" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_wrapper " "Found entity 1: NOC_cpu_cpu_debug_slave_wrapper" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_mult_cell " "Found entity 1: NOC_cpu_cpu_mult_cell" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026597994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026597994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_test_bench " "Found entity 1: NOC_cpu_cpu_test_bench" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_buttons_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_buttons_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_buttons_pio " "Found entity 1: NOC_buttons_pio" {  } { { "NOC/synthesis/submodules/NOC_buttons_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_buttons_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_signalio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_signalio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_SignalIO " "Found entity 1: NOC_SignalIO" {  } { { "NOC/synthesis/submodules/NOC_SignalIO.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_SignalIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_dpcr_io.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_dpcr_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_DPCR_IO " "Found entity 1: NOC_DPCR_IO" {  } { { "NOC/synthesis/submodules/NOC_DPCR_IO.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_DPCR_IO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598028 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598038 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598043 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598048 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598060 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598065 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598071 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598081 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598087 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598093 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598098 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598103 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598109 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598120 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-beh " "Found design unit 1: decoder-beh" {  } { { "decoder.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598124 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "recop " "Elaborating entity \"recop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716026598427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "recop.bdf" "inst7" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598445 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716026598446 "|recop|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716026598446 "|recop|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(401) " "VHDL Process Statement warning at control_unit.vhd(401): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716026598448 "|recop|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "recop.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 136 1832 2080 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst10 " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst10\"" {  } { { "recop.bdf" "inst10" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026598630 ""}  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716026598630 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5179 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dti1 " "Found entity 1: altsyncram_dti1" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026598721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026598721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dti1 prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated " "Elaborating entity \"altsyncram_dti1\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026598727 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1716026598738 ""}  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1716026598738 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 1024 C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif " "Memory depth (32768) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif\" -- setting initial value for remaining addresses to 0" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716026598738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026599596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026599596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_dti1.tdf" "rden_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026599604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026599663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026599663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dti1.tdf" "mux2" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026599671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "recop.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 168 784 1032 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "recop.bdf" "inst9" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2640 2872 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rz ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"rz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716026600323 "|recop|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_operand ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"ir_operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716026600323 "|recop|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "recop.bdf" "inst3" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2176 2376 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:inst4 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:inst4\"" {  } { { "recop.bdf" "inst4" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026600430 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716026600430 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026600493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026600495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026600495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataAddrMux dataAddrMux:inst6 " "Elaborating entity \"dataAddrMux\" for hierarchy \"dataAddrMux:inst6\"" {  } { { "recop.bdf" "inst6" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2032 2280 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600528 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test dataAddrMux.vhd(27) " "VHDL Signal Declaration warning at dataAddrMux.vhd(27): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716026600529 "|recop|dataAddrMux:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst8 " "Elaborating entity \"registers\" for hierarchy \"registers:inst8\"" {  } { { "recop.bdf" "inst8" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 432 816 1024 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC NOC:inst1 " "Elaborating entity \"NOC\" for hierarchy \"NOC:inst1\"" {  } { { "recop.bdf" "inst1" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_DPCR_IO NOC:inst1\|NOC_DPCR_IO:dpcr_io " "Elaborating entity \"NOC_DPCR_IO\" for hierarchy \"NOC:inst1\|NOC_DPCR_IO:dpcr_io\"" {  } { { "NOC/synthesis/NOC.vhd" "dpcr_io" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_SignalIO NOC:inst1\|NOC_SignalIO:signalio " "Elaborating entity \"NOC_SignalIO\" for hierarchy \"NOC:inst1\|NOC_SignalIO:signalio\"" {  } { { "NOC/synthesis/NOC.vhd" "signalio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_buttons_pio NOC:inst1\|NOC_buttons_pio:buttons_pio " "Elaborating entity \"NOC_buttons_pio\" for hierarchy \"NOC:inst1\|NOC_buttons_pio:buttons_pio\"" {  } { { "NOC/synthesis/NOC.vhd" "buttons_pio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu NOC:inst1\|NOC_cpu:cpu " "Elaborating entity \"NOC_cpu\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\"" {  } { { "NOC/synthesis/NOC.vhd" "cpu" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu " "Elaborating entity \"NOC_cpu_cpu\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\"" {  } { { "NOC/synthesis/submodules/NOC_cpu.v" "cpu" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026600698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_test_bench NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_test_bench:the_NOC_cpu_cpu_test_bench " "Elaborating entity \"NOC_cpu_cpu_test_bench\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_test_bench:the_NOC_cpu_cpu_test_bench\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_test_bench" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ic_data_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data " "Elaborating entity \"NOC_cpu_cpu_ic_data_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ic_data" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026601175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026601175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ic_tag_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag " "Elaborating entity \"NOC_cpu_cpu_ic_tag_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ic_tag" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026601326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026601326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_bht_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht " "Elaborating entity \"NOC_cpu_cpu_bht_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_bht" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026601470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026601470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_register_bank_a_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a " "Elaborating entity \"NOC_cpu_cpu_register_bank_a_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_register_bank_a" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026601616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026601616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_register_bank_b_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b " "Elaborating entity \"NOC_cpu_cpu_register_bank_b_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_register_bank_b" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_mult_cell NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell " "Elaborating entity \"NOC_cpu_cpu_mult_cell\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_mult_cell" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026601830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026601955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026602646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_mult_cell:the_NOC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026603572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_tag_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag " "Elaborating entity \"NOC_cpu_cpu_dc_tag_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_tag" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmi1 " "Found entity 1: altsyncram_hmi1" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026606463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026606463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmi1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated " "Elaborating entity \"altsyncram_hmi1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_data_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data " "Elaborating entity \"NOC_cpu_cpu_dc_data_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_data" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026606611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026606611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_dc_victim_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim " "Elaborating entity \"NOC_cpu_cpu_dc_victim_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_dc_victim" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026606765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026606765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci " "Elaborating entity \"NOC_cpu_cpu_nios2_oci\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_debug NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_debug\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_debug" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_debug:the_NOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_break NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_break:the_NOC_cpu_cpu_nios2_oci_break " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_break\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_break:the_NOC_cpu_cpu_nios2_oci_break\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_break" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026606963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_xbrk NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_xbrk:the_NOC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_xbrk:the_NOC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_dbrk NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dbrk:the_NOC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dbrk:the_NOC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_itrace NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_dtrace NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_td_mode NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\|NOC_cpu_cpu_nios2_oci_td_mode:NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_dtrace:the_NOC_cpu_cpu_nios2_oci_dtrace\|NOC_cpu_cpu_nios2_oci_td_mode:NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_fifo_cnt_inc NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_fifo:the_NOC_cpu_cpu_nios2_oci_fifo\|NOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_pib NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_pib:the_NOC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_pib\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_pib:the_NOC_cpu_cpu_nios2_oci_pib\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_pib" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_oci_im NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_im:the_NOC_cpu_cpu_nios2_oci_im " "Elaborating entity \"NOC_cpu_cpu_nios2_oci_im\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_oci_im:the_NOC_cpu_cpu_nios2_oci_im\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_im" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_avalon_reg NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_avalon_reg:the_NOC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NOC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_avalon_reg:the_NOC_cpu_cpu_nios2_avalon_reg\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_nios2_ocimem NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem " "Elaborating entity \"NOC_cpu_cpu_nios2_ocimem\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_ocimem" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_ociram_sp_ram_module NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NOC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "NOC_cpu_cpu_ociram_sp_ram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026607661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026607661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_wrapper NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NOC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_tck NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_tck:the_NOC_cpu_cpu_debug_slave_tck " "Elaborating entity \"NOC_cpu_cpu_debug_slave_tck\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_tck:the_NOC_cpu_cpu_debug_slave_tck\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "the_NOC_cpu_cpu_debug_slave_tck" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_cpu_cpu_debug_slave_sysclk NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_sysclk:the_NOC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NOC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|NOC_cpu_cpu_debug_slave_sysclk:the_NOC_cpu_cpu_debug_slave_sysclk\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "the_NOC_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\"" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "NOC_cpu_cpu_debug_slave_phy" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026607979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_debug_slave_wrapper:the_NOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_display0_pio NOC:inst1\|NOC_display0_pio:display0_pio " "Elaborating entity \"NOC_display0_pio\" for hierarchy \"NOC:inst1\|NOC_display0_pio:display0_pio\"" {  } { { "NOC/synthesis/NOC.vhd" "display0_pio" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_onchip_memory NOC:inst1\|NOC_onchip_memory:onchip_memory " "Elaborating entity \"NOC_onchip_memory\" for hierarchy \"NOC:inst1\|NOC_onchip_memory:onchip_memory\"" {  } { { "NOC/synthesis/NOC.vhd" "onchip_memory" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "the_altsyncram" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NOC_onchip_memory.hex " "Parameter \"init_file\" = \"NOC_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716026608232 ""}  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716026608232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnm1 " "Found entity 1: altsyncram_qnm1" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026608297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026608297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnm1 NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated " "Elaborating entity \"altsyncram_qnm1\" for hierarchy \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NOC_mm_interconnect_0\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NOC/synthesis/NOC.vhd" "mm_interconnect_0" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_pio_s1_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "buttons_pio_s1_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026608950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router " "Elaborating entity \"NOC_mm_interconnect_0_router\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_default_decode NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\|NOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_default_decode\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router:router\|NOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_001 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NOC_mm_interconnect_0_router_001\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_001_default_decode NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\|NOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_001:router_001\|NOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_002 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NOC_mm_interconnect_0_router_002\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_002_default_decode NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\|NOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_002:router_002\|NOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_003 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NOC_mm_interconnect_0_router_003\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "router_003" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_router_003_default_decode NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\|NOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_router_003:router_003\|NOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_demux NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NOC_mm_interconnect_0_cmd_demux\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_demux_001 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_mux NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NOC_mm_interconnect_0_cmd_mux\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_cmd_mux_001 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NOC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_demux NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NOC_mm_interconnect_0_rsp_demux\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_demux_001 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NOC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_mux NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NOC_mm_interconnect_0_rsp_mux\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_rsp_mux_001 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_avalon_st_adapter NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NOC:inst1\|NOC_mm_interconnect_0:mm_interconnect_0\|NOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC_irq_mapper NOC:inst1\|NOC_irq_mapper:irq_mapper " "Elaborating entity \"NOC_irq_mapper\" for hierarchy \"NOC:inst1\|NOC_irq_mapper:irq_mapper\"" {  } { { "NOC/synthesis/NOC.vhd" "irq_mapper" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NOC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NOC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "NOC/synthesis/NOC.vhd" "rst_controller" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NOC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NOC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NOC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NOC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026609897 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NOC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NOC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "the_NOC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1716026611054 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_oci_itrace:the_NOC_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716026611118 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716026611118 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716026611118 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716026611118 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716026611773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.18.22:03:34 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl " "2024.05.18.22:03:34 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026614811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026618893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026618998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026623181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026623465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026623755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026624054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026624059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026624060 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716026624745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80a31ca0/alt_sld_fab.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026624962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026624962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026625043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026625055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026625116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026625192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716026625257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026625257 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[0\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[1\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[2\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[3\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[4\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[5\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[6\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[7\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[8\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[9\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[10\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[11\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[12\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[13\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[14\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[15\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[16\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[17\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[18\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[19\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[20\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[21\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[22\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[23\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[24\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[25\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[26\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[27\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[28\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[29\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[30\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[31\] " "Synthesized away node \"NOC:inst1\|NOC_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qnm1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qnm1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qnm1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 548 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_qnm1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 332 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci\|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem\|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_qid1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2675 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2851 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3304 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 10118 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_nios2_oci:the_NOC_cpu_cpu_nios2_oci|NOC_cpu_cpu_nios2_ocimem:the_NOC_cpu_cpu_nios2_ocimem|NOC_cpu_cpu_ociram_sp_ram_module:NOC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_baj1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 534 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9391 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_victim_module:NOC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_4kl1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 465 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9279 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_data_module:NOC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_hmi1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 396 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 9213 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_dc_tag_module:NOC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 330 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8206 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_b_module:NOC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_voi1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 264 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 8188 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_register_bank_a_module:NOC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_pdj1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 198 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7231 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_pdj1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 198 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7231 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_bht_module:NOC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_ngj1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 129 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 7033 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_tag_module:NOC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[0\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[1\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[2\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[3\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[4\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[5\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[6\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[7\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[8\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[9\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[10\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[11\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[12\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[13\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[14\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[15\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[16\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[17\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[18\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[19\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[20\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[21\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[22\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[23\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[24\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[25\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[26\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[27\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[28\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[29\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[30\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[31\] " "Synthesized away node \"NOC:inst1\|NOC_cpu:cpu\|NOC_cpu_cpu:cpu\|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_spj1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 61 0 0 } } { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 6967 0 0 } } { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 69 0 0 } } { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 438 0 0 } } { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -72 3712 4288 632 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716026626820 "|recop|NOC:inst1|NOC_cpu:cpu|NOC_cpu_cpu:cpu|NOC_cpu_cpu_ic_data_module:NOC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716026626820 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716026626820 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1716026628379 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1716026628379 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1716026628406 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1716026628406 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1716026628406 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1716026628406 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1716026628406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716026628990 "|recop|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716026628990 "|recop|increment[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716026628990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026629103 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1000 " "1000 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716026629562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026629730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026630034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg " "Generated suppressed messages file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026630890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716026633922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716026633922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1860 " "Implemented 1860 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716026634166 ""} { "Info" "ICUT_CUT_TM_OPINS" "268 " "Implemented 268 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716026634166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1298 " "Implemented 1298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716026634166 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716026634166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716026634166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716026634264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 22:03:54 2024 " "Processing ended: Sat May 18 22:03:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716026634264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716026634264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716026634264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716026634264 ""}
