#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555c178b51e0 .scope module, "Banco_pruebas" "Banco_pruebas" 2 9;
 .timescale -9 -10;
v0x555c1792a2b0_0 .net "clk_2f", 0 0, v0x555c179292c0_0;  1 drivers
v0x555c1792a370_0 .net "clk_4f", 0 0, v0x555c179293b0_0;  1 drivers
v0x555c1792a480_0 .net "clk_f", 0 0, v0x555c17929470_0;  1 drivers
v0x555c1792a570_0 .net "data_0", 7 0, v0x555c178e7b70_0;  1 drivers
v0x555c1792a660_0 .net "data_00", 7 0, v0x555c179288e0_0;  1 drivers
v0x555c1792a750_0 .net "data_000", 7 0, v0x555c17929780_0;  1 drivers
v0x555c1792a860_0 .net "data_1", 7 0, v0x555c178e41d0_0;  1 drivers
v0x555c1792a970_0 .net "data_11", 7 0, v0x555c17928a90_0;  1 drivers
v0x555c1792aa30_0 .net "data_2", 7 0, v0x555c17927600_0;  1 drivers
v0x555c1792aaf0_0 .net "data_3", 7 0, v0x555c179276e0_0;  1 drivers
v0x555c1792ac00_0 .net "valid_0", 0 0, v0x555c17927980_0;  1 drivers
v0x555c1792acf0_0 .net "valid_00", 0 0, v0x555c17928b50_0;  1 drivers
v0x555c1792ad90_0 .net "valid_000", 0 0, v0x555c17929c90_0;  1 drivers
v0x555c1792ae80_0 .net "valid_1", 0 0, v0x555c17927b00_0;  1 drivers
v0x555c1792af70_0 .net "valid_11", 0 0, v0x555c17928c90_0;  1 drivers
v0x555c1792b010_0 .net "valid_2", 0 0, v0x555c17927c80_0;  1 drivers
v0x555c1792b100_0 .net "valid_3", 0 0, v0x555c17927d40_0;  1 drivers
S_0x555c178f5660 .scope module, "DEMUX_L1" "DEMUX_L1" 2 35, 3 1 0, S_0x555c178b51e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_00"
    .port_info 1 /INPUT 8 "data_11"
    .port_info 2 /INPUT 1 "valid_00"
    .port_info 3 /INPUT 1 "valid_11"
    .port_info 4 /INPUT 1 "clk_f"
    .port_info 5 /INPUT 1 "clk_2f"
    .port_info 6 /OUTPUT 8 "data_0"
    .port_info 7 /OUTPUT 8 "data_1"
    .port_info 8 /OUTPUT 8 "data_2"
    .port_info 9 /OUTPUT 8 "data_3"
    .port_info 10 /OUTPUT 1 "valid_0"
    .port_info 11 /OUTPUT 1 "valid_1"
    .port_info 12 /OUTPUT 1 "valid_2"
    .port_info 13 /OUTPUT 1 "valid_3"
v0x555c178e6c90_0 .var "c", 7 0;
v0x555c178e6fc0_0 .net "clk_2f", 0 0, v0x555c179292c0_0;  alias, 1 drivers
v0x555c178e72f0_0 .net "clk_f", 0 0, v0x555c17929470_0;  alias, 1 drivers
v0x555c178e7710_0 .var "d", 7 0;
v0x555c178e7b70_0 .var "data_0", 7 0;
v0x555c178e39f0_0 .net "data_00", 7 0, v0x555c179288e0_0;  alias, 1 drivers
v0x555c178e41d0_0 .var "data_1", 7 0;
v0x555c17927520_0 .net "data_11", 7 0, v0x555c17928a90_0;  alias, 1 drivers
v0x555c17927600_0 .var "data_2", 7 0;
v0x555c179276e0_0 .var "data_3", 7 0;
v0x555c179277c0_0 .var "e", 7 0;
v0x555c179278a0_0 .var "f", 7 0;
v0x555c17927980_0 .var "valid_0", 0 0;
v0x555c17927a40_0 .net "valid_00", 0 0, v0x555c17928b50_0;  alias, 1 drivers
v0x555c17927b00_0 .var "valid_1", 0 0;
v0x555c17927bc0_0 .net "valid_11", 0 0, v0x555c17928c90_0;  alias, 1 drivers
v0x555c17927c80_0 .var "valid_2", 0 0;
v0x555c17927d40_0 .var "valid_3", 0 0;
v0x555c17927e00_0 .var "validt_0", 0 0;
v0x555c17927ec0_0 .var "validt_1", 0 0;
v0x555c17927f80_0 .var "validt_2", 0 0;
v0x555c17928040_0 .var "validt_3", 0 0;
E_0x555c17907130 .event posedge, v0x555c178e72f0_0;
E_0x555c179072a0 .event negedge, v0x555c178e6fc0_0;
E_0x555c17907410 .event posedge, v0x555c178e6fc0_0;
S_0x555c179282c0 .scope module, "DEMUX_L2" "DEMUX_L2" 2 55, 4 1 0, S_0x555c178b51e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_000"
    .port_info 1 /INPUT 1 "valid_000"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /OUTPUT 8 "data_00"
    .port_info 5 /OUTPUT 8 "data_11"
    .port_info 6 /OUTPUT 1 "valid_00"
    .port_info 7 /OUTPUT 1 "valid_11"
v0x555c179285c0_0 .var "a", 7 0;
v0x555c179286c0_0 .var "b", 7 0;
v0x555c179287a0_0 .net "clk_2f", 0 0, v0x555c179292c0_0;  alias, 1 drivers
v0x555c17928840_0 .net "clk_4f", 0 0, v0x555c179293b0_0;  alias, 1 drivers
v0x555c179288e0_0 .var "data_00", 7 0;
v0x555c179289d0_0 .net "data_000", 7 0, v0x555c17929780_0;  alias, 1 drivers
v0x555c17928a90_0 .var "data_11", 7 0;
v0x555c17928b50_0 .var "valid_00", 0 0;
v0x555c17928bf0_0 .net "valid_000", 0 0, v0x555c17929c90_0;  alias, 1 drivers
v0x555c17928c90_0 .var "valid_11", 0 0;
v0x555c17928d30_0 .var "validt_00", 0 0;
v0x555c17928dd0_0 .var "validt_11", 0 0;
E_0x555c17907580 .event negedge, v0x555c17928840_0;
E_0x555c178e8080 .event posedge, v0x555c17928840_0;
S_0x555c17928f70 .scope module, "probadorPrueba" "probadorPrueba" 2 69, 5 1 0, S_0x555c178b51e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk_f"
    .port_info 1 /OUTPUT 1 "clk_2f"
    .port_info 2 /OUTPUT 1 "clk_4f"
    .port_info 3 /INPUT 8 "data_0"
    .port_info 4 /INPUT 8 "data_1"
    .port_info 5 /INPUT 8 "data_2"
    .port_info 6 /INPUT 8 "data_3"
    .port_info 7 /INPUT 1 "valid_0"
    .port_info 8 /INPUT 1 "valid_1"
    .port_info 9 /INPUT 1 "valid_2"
    .port_info 10 /INPUT 1 "valid_3"
    .port_info 11 /INPUT 8 "data_00"
    .port_info 12 /INPUT 1 "valid_00"
    .port_info 13 /INPUT 8 "data_11"
    .port_info 14 /INPUT 1 "valid_11"
    .port_info 15 /OUTPUT 8 "data_000"
    .port_info 16 /OUTPUT 1 "valid_000"
v0x555c179292c0_0 .var "clk_2f", 0 0;
v0x555c179293b0_0 .var "clk_4f", 0 0;
v0x555c17929470_0 .var "clk_f", 0 0;
v0x555c17929570_0 .net "data_0", 7 0, v0x555c178e7b70_0;  alias, 1 drivers
v0x555c17929640_0 .net "data_00", 7 0, v0x555c179288e0_0;  alias, 1 drivers
v0x555c17929780_0 .var "data_000", 7 0;
v0x555c17929820_0 .net "data_1", 7 0, v0x555c178e41d0_0;  alias, 1 drivers
v0x555c179298c0_0 .net "data_11", 7 0, v0x555c17928a90_0;  alias, 1 drivers
v0x555c179299b0_0 .net "data_2", 7 0, v0x555c17927600_0;  alias, 1 drivers
v0x555c17929a50_0 .net "data_3", 7 0, v0x555c179276e0_0;  alias, 1 drivers
v0x555c17929b20_0 .net "valid_0", 0 0, v0x555c17927980_0;  alias, 1 drivers
v0x555c17929bf0_0 .net "valid_00", 0 0, v0x555c17928b50_0;  alias, 1 drivers
v0x555c17929c90_0 .var "valid_000", 0 0;
v0x555c17929d30_0 .net "valid_1", 0 0, v0x555c17927b00_0;  alias, 1 drivers
v0x555c17929e00_0 .net "valid_11", 0 0, v0x555c17928c90_0;  alias, 1 drivers
v0x555c17929ef0_0 .net "valid_2", 0 0, v0x555c17927c80_0;  alias, 1 drivers
v0x555c17929f90_0 .net "valid_3", 0 0, v0x555c17927d40_0;  alias, 1 drivers
    .scope S_0x555c178f5660;
T_0 ;
    %wait E_0x555c17907410;
    %load/vec4 v0x555c17927a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555c178e39f0_0;
    %assign/vec4 v0x555c178e6c90_0, 0;
    %load/vec4 v0x555c17927a40_0;
    %assign/vec4 v0x555c17927f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555c17927a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555c178e6c90_0;
    %assign/vec4 v0x555c178e6c90_0, 0;
    %load/vec4 v0x555c17927a40_0;
    %assign/vec4 v0x555c17927f80_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x555c17927bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x555c17927520_0;
    %assign/vec4 v0x555c178e7710_0, 0;
    %load/vec4 v0x555c17927bc0_0;
    %assign/vec4 v0x555c17927e00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x555c17927bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x555c178e7710_0;
    %assign/vec4 v0x555c178e7710_0, 0;
    %load/vec4 v0x555c17927bc0_0;
    %assign/vec4 v0x555c17927e00_0, 0;
T_0.6 ;
T_0.5 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555c178f5660;
T_1 ;
    %wait E_0x555c179072a0;
    %load/vec4 v0x555c17927a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555c17927520_0;
    %assign/vec4 v0x555c179278a0_0, 0;
    %load/vec4 v0x555c17927a40_0;
    %assign/vec4 v0x555c17928040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555c17927a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555c179278a0_0;
    %assign/vec4 v0x555c179278a0_0, 0;
    %load/vec4 v0x555c17927a40_0;
    %assign/vec4 v0x555c17928040_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x555c17927bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555c178e39f0_0;
    %assign/vec4 v0x555c179277c0_0, 0;
    %load/vec4 v0x555c17927bc0_0;
    %assign/vec4 v0x555c17927ec0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x555c17927bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x555c179277c0_0;
    %assign/vec4 v0x555c179277c0_0, 0;
    %load/vec4 v0x555c17927bc0_0;
    %assign/vec4 v0x555c17927ec0_0, 0;
T_1.6 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555c178f5660;
T_2 ;
    %wait E_0x555c17907130;
    %load/vec4 v0x555c17927e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555c178e6c90_0;
    %assign/vec4 v0x555c178e7b70_0, 0;
    %load/vec4 v0x555c17927e00_0;
    %assign/vec4 v0x555c17927980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555c178e7b70_0;
    %assign/vec4 v0x555c178e7b70_0, 0;
    %load/vec4 v0x555c17927e00_0;
    %assign/vec4 v0x555c17927980_0, 0;
T_2.1 ;
    %load/vec4 v0x555c17927ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555c178e7710_0;
    %assign/vec4 v0x555c178e41d0_0, 0;
    %load/vec4 v0x555c17927ec0_0;
    %assign/vec4 v0x555c17927b00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555c178e41d0_0;
    %assign/vec4 v0x555c178e41d0_0, 0;
    %load/vec4 v0x555c17927ec0_0;
    %assign/vec4 v0x555c17927b00_0, 0;
T_2.3 ;
    %load/vec4 v0x555c17927f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x555c179277c0_0;
    %assign/vec4 v0x555c17927600_0, 0;
    %load/vec4 v0x555c17927f80_0;
    %assign/vec4 v0x555c17927c80_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x555c17927600_0;
    %assign/vec4 v0x555c17927600_0, 0;
    %load/vec4 v0x555c17927f80_0;
    %assign/vec4 v0x555c17927c80_0, 0;
T_2.5 ;
    %load/vec4 v0x555c17928040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x555c179278a0_0;
    %assign/vec4 v0x555c179276e0_0, 0;
    %load/vec4 v0x555c17928040_0;
    %assign/vec4 v0x555c17927d40_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x555c179276e0_0;
    %assign/vec4 v0x555c179276e0_0, 0;
    %load/vec4 v0x555c17928040_0;
    %assign/vec4 v0x555c17927d40_0, 0;
T_2.7 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555c179282c0;
T_3 ;
    %wait E_0x555c178e8080;
    %load/vec4 v0x555c17928bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555c179289d0_0;
    %assign/vec4 v0x555c179285c0_0, 0;
    %load/vec4 v0x555c17928bf0_0;
    %assign/vec4 v0x555c17928d30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555c17928bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555c179285c0_0;
    %assign/vec4 v0x555c179285c0_0, 0;
    %load/vec4 v0x555c17928bf0_0;
    %assign/vec4 v0x555c17928d30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555c179282c0;
T_4 ;
    %wait E_0x555c17907580;
    %load/vec4 v0x555c17928bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555c179289d0_0;
    %assign/vec4 v0x555c179286c0_0, 0;
    %load/vec4 v0x555c17928bf0_0;
    %assign/vec4 v0x555c17928dd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555c17928bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555c179286c0_0;
    %assign/vec4 v0x555c179286c0_0, 0;
    %load/vec4 v0x555c17928bf0_0;
    %assign/vec4 v0x555c17928dd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555c179282c0;
T_5 ;
    %wait E_0x555c17907410;
    %load/vec4 v0x555c17928d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555c179285c0_0;
    %assign/vec4 v0x555c179288e0_0, 0;
    %load/vec4 v0x555c17928d30_0;
    %assign/vec4 v0x555c17928b50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555c179288e0_0;
    %assign/vec4 v0x555c179288e0_0, 0;
    %load/vec4 v0x555c17928d30_0;
    %assign/vec4 v0x555c17928b50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555c179282c0;
T_6 ;
    %wait E_0x555c17907410;
    %load/vec4 v0x555c17928dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555c179286c0_0;
    %assign/vec4 v0x555c17928a90_0, 0;
    %load/vec4 v0x555c17928dd0_0;
    %assign/vec4 v0x555c17928c90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555c17928a90_0;
    %assign/vec4 v0x555c17928a90_0, 0;
    %load/vec4 v0x555c17928dd0_0;
    %assign/vec4 v0x555c17928c90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555c17928f70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c17929470_0, 0;
    %end;
    .thread T_7;
    .scope S_0x555c17928f70;
T_8 ;
    %delay 200, 0;
    %load/vec4 v0x555c17929470_0;
    %inv;
    %assign/vec4 v0x555c17929470_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555c17928f70;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c179292c0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x555c17928f70;
T_10 ;
    %delay 100, 0;
    %load/vec4 v0x555c179292c0_0;
    %inv;
    %assign/vec4 v0x555c179292c0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555c17928f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c179293b0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x555c17928f70;
T_12 ;
    %delay 50, 0;
    %load/vec4 v0x555c179293b0_0;
    %inv;
    %assign/vec4 v0x555c179293b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555c17928f70;
T_13 ;
    %vpi_call 5 40 "$dumpfile", "senales_DEMUX_L1.vcd" {0 0 0};
    %vpi_call 5 41 "$dumpvars" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x555c17929780_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c17929c90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555c178e8080;
    %wait E_0x555c178e8080;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c17929c90_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c17929c90_0, 0;
    %wait E_0x555c178e8080;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x555c17929780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c17929c90_0, 0;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %vpi_call 5 102 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Banco_Pruebas.v";
    "./DEMUX_L1.v";
    "./DEMUX_L2.v";
    "./probadorPrueba.v";
