#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55fcabdb9960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fcabdb6e00 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55fcabeb7150_0 .net "alu_input1", 31 0, L_0x55fcabef0b10;  1 drivers
v0x55fcabeb7230_0 .net "alu_input2", 31 0, L_0x55fcabef1820;  1 drivers
o0x7fa7422a3948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabeb72f0_0 .net "clk", 0 0, o0x7fa7422a3948;  0 drivers
v0x55fcabeb7390_0 .net "ex_alu_result", 31 0, L_0x55fcabef2210;  1 drivers
v0x55fcabeb7480_0 .net "ex_branch_target", 31 0, L_0x55fcabef2390;  1 drivers
o0x7fa7422a39a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabeb7590_0 .net "ex_neg_flag", 0 0, o0x7fa7422a39a8;  0 drivers
v0x55fcabeb7630_0 .net "ex_wb_alu_result", 31 0, v0x55fcabe9f270_0;  1 drivers
v0x55fcabeb7760_0 .net "ex_wb_mem_data", 31 0, v0x55fcabe9f350_0;  1 drivers
v0x55fcabeb7820_0 .net "ex_wb_mem_to_reg", 0 0, v0x55fcabe9f430_0;  1 drivers
v0x55fcabeb7950_0 .net "ex_wb_neg_flag", 0 0, v0x55fcabe9f4f0_0;  1 drivers
v0x55fcabeb7a80_0 .net "ex_wb_rd", 5 0, v0x55fcabe9f690_0;  1 drivers
v0x55fcabeb7b40_0 .net "ex_wb_reg_write", 0 0, v0x55fcabe9f770_0;  1 drivers
v0x55fcabeb7be0_0 .net "ex_wb_zero_flag", 0 0, v0x55fcabe9f910_0;  1 drivers
v0x55fcabeb7d10_0 .net "ex_write_data", 31 0, L_0x55fcabef20e0;  1 drivers
v0x55fcabeb7dd0_0 .net "ex_zero_flag", 0 0, L_0x55fcabef1dd0;  1 drivers
v0x55fcabeb7e70_0 .net "id_alu_op", 2 0, v0x55fcabea5780_0;  1 drivers
v0x55fcabeb7f30_0 .net "id_alu_src", 0 0, v0x55fcabea5860_0;  1 drivers
v0x55fcabeb80e0_0 .net "id_branch", 0 0, v0x55fcabea5930_0;  1 drivers
v0x55fcabeb8180_0 .net "id_ex_alu_op", 2 0, v0x55fcabea28c0_0;  1 drivers
v0x55fcabeb8240_0 .net "id_ex_alu_src", 0 0, v0x55fcabea29b0_0;  1 drivers
v0x55fcabeb82e0_0 .net "id_ex_branch", 0 0, v0x55fcabea2aa0_0;  1 drivers
v0x55fcabeb8380_0 .net "id_ex_imm", 31 0, v0x55fcabea2b40_0;  1 drivers
v0x55fcabeb8440_0 .net "id_ex_jump", 0 0, v0x55fcabea2c50_0;  1 drivers
v0x55fcabeb84e0_0 .net "id_ex_mem_to_reg", 0 0, v0x55fcabea2d10_0;  1 drivers
v0x55fcabeb8580_0 .net "id_ex_mem_write", 0 0, v0x55fcabea2db0_0;  1 drivers
v0x55fcabeb86b0_0 .net "id_ex_pc", 31 0, v0x55fcabea2ef0_0;  1 drivers
v0x55fcabeb8770_0 .net "id_ex_rd", 5 0, v0x55fcabea2fb0_0;  1 drivers
v0x55fcabeb8830_0 .net "id_ex_reg_data1", 31 0, v0x55fcabea3070_0;  1 drivers
v0x55fcabeb88f0_0 .net "id_ex_reg_data2", 31 0, v0x55fcabea3140_0;  1 drivers
v0x55fcabeb8a00_0 .net "id_ex_reg_write", 0 0, v0x55fcabea3210_0;  1 drivers
v0x55fcabeb8af0_0 .net "id_ex_rs", 5 0, v0x55fcabea32e0_0;  1 drivers
v0x55fcabeb8c00_0 .net "id_ex_rt", 5 0, v0x55fcabea33b0_0;  1 drivers
v0x55fcabeb8d10_0 .net "id_imm", 31 0, v0x55fcabea6130_0;  1 drivers
v0x55fcabeb8fe0_0 .net "id_jump", 0 0, v0x55fcabea5a30_0;  1 drivers
v0x55fcabeb9080_0 .net "id_mem_to_reg", 0 0, v0x55fcabea5b00_0;  1 drivers
v0x55fcabeb9120_0 .net "id_mem_write", 0 0, v0x55fcabea5bf0_0;  1 drivers
v0x55fcabeb91c0_0 .net "id_pc", 31 0, L_0x55fcabeeeee0;  1 drivers
v0x55fcabeb92d0_0 .net "id_rd", 5 0, L_0x55fcabeef070;  1 drivers
v0x55fcabeb93e0_0 .net "id_reg_data1", 31 0, L_0x55fcabeef5a0;  1 drivers
v0x55fcabeb94a0_0 .net "id_reg_data2", 31 0, L_0x55fcabeefb50;  1 drivers
v0x55fcabeb9560_0 .net "id_reg_write", 0 0, v0x55fcabea5d60_0;  1 drivers
v0x55fcabeb9600_0 .net "id_rs", 5 0, L_0x55fcabeeef50;  1 drivers
v0x55fcabeb9710_0 .net "id_rt", 5 0, L_0x55fcabeeefe0;  1 drivers
v0x55fcabeb9820_0 .net "if_flush", 0 0, L_0x55fcabeee9a0;  1 drivers
v0x55fcabeb9910_0 .net "if_id_instr", 31 0, v0x55fcabeaa740_0;  1 drivers
v0x55fcabeb99d0_0 .net "if_id_pc", 31 0, v0x55fcabeaa930_0;  1 drivers
v0x55fcabeb9a90_0 .net "if_instr", 31 0, v0x55fcabeab840_0;  1 drivers
v0x55fcabeb9ba0_0 .net "if_next_pc", 31 0, L_0x55fcabeee7e0;  1 drivers
v0x55fcabeb9c60_0 .net "if_pc", 31 0, v0x55fcabeafbe0_0;  1 drivers
v0x55fcabeb9d20_0 .net "mem_alu_result", 31 0, L_0x55fcabef2430;  1 drivers
v0x55fcabeb9de0_0 .net "mem_mem_to_reg", 0 0, L_0x55fcabef2840;  1 drivers
v0x55fcabeb9ed0_0 .net "mem_neg_flag", 0 0, L_0x55fcabef2710;  1 drivers
v0x55fcabeb9f70_0 .net "mem_rd", 5 0, L_0x55fcabef24a0;  1 drivers
v0x55fcabeba010_0 .net "mem_read_data", 31 0, v0x55fcabeb4a70_0;  1 drivers
v0x55fcabeba0d0_0 .net "mem_reg_write", 0 0, L_0x55fcabef27d0;  1 drivers
v0x55fcabeba170_0 .net "mem_zero_flag", 0 0, L_0x55fcabef2650;  1 drivers
v0x55fcabeba210_0 .net "neg_flag", 0 0, L_0x55fcabef1f00;  1 drivers
o0x7fa7422a3a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabeba300_0 .net "rst", 0 0, o0x7fa7422a3a98;  0 drivers
v0x55fcabeba3a0_0 .net "wb_write_data", 31 0, L_0x55fcabef2ae0;  1 drivers
v0x55fcabeba440_0 .net "wb_write_en", 0 0, L_0x55fcabef2ca0;  1 drivers
v0x55fcabeba4e0_0 .net "wb_write_reg", 5 0, L_0x55fcabef29f0;  1 drivers
L_0x55fcabeeeac0 .part v0x55fcabeaa740_0, 0, 4;
S_0x55fcabe83f20 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55fcabe6ddd0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55fcabef20e0 .functor BUFZ 32, L_0x55fcabef1820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa741fb7378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fcabe9d3c0_0 .net/2u *"_ivl_0", 3 0, L_0x7fa741fb7378;  1 drivers
v0x55fcabe9d4a0_0 .net *"_ivl_2", 0 0, L_0x55fcabef1fa0;  1 drivers
L_0x7fa741fb73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fcabe9d560_0 .net/2u *"_ivl_4", 31 0, L_0x7fa741fb73c0;  1 drivers
v0x55fcabe9d650_0 .net *"_ivl_6", 31 0, L_0x55fcabef2040;  1 drivers
v0x55fcabe9d730_0 .net "alu_op", 2 0, v0x55fcabea28c0_0;  alias, 1 drivers
v0x55fcabe9d840_0 .net "alu_operand_b", 31 0, L_0x55fcabef1a30;  1 drivers
v0x55fcabe9d930_0 .net "alu_result_wire", 31 0, v0x55fcabe9c6b0_0;  1 drivers
v0x55fcabe9d9f0_0 .net "alu_src", 0 0, v0x55fcabea29b0_0;  alias, 1 drivers
v0x55fcabe9dac0_0 .net "ex_alu_result", 31 0, L_0x55fcabef2210;  alias, 1 drivers
v0x55fcabe9dbf0_0 .net "ex_branch_target", 31 0, L_0x55fcabef2390;  alias, 1 drivers
v0x55fcabe9dce0_0 .net "ex_write_data", 31 0, L_0x55fcabef20e0;  alias, 1 drivers
v0x55fcabe9dda0_0 .net "id_ex_imm", 31 0, v0x55fcabea2b40_0;  alias, 1 drivers
v0x55fcabe9de60_0 .net "id_ex_mem_write", 0 0, v0x55fcabea2db0_0;  alias, 1 drivers
o0x7fa7422a36a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fcabe9df20_0 .net "id_ex_opcode", 3 0, o0x7fa7422a36a8;  0 drivers
v0x55fcabe9e000_0 .net "id_ex_pc", 31 0, v0x55fcabea2ef0_0;  alias, 1 drivers
v0x55fcabe9e0c0_0 .net "id_ex_reg_data1", 31 0, L_0x55fcabef0b10;  alias, 1 drivers
v0x55fcabe9e190_0 .net "id_ex_reg_data2", 31 0, L_0x55fcabef1820;  alias, 1 drivers
v0x55fcabe9e260_0 .net "neg_flag", 0 0, L_0x55fcabef1f00;  alias, 1 drivers
v0x55fcabe9e330_0 .net "zero_flag", 0 0, L_0x55fcabef1dd0;  alias, 1 drivers
E_0x55fcabd18790 .event anyedge, v0x55fcabe9d0b0_0, v0x55fcabe9de60_0;
L_0x55fcabef1fa0 .cmp/eq 4, o0x7fa7422a36a8, L_0x7fa741fb7378;
L_0x55fcabef2040 .arith/sum 32, v0x55fcabea2ef0_0, L_0x7fa741fb73c0;
L_0x55fcabef2210 .functor MUXZ 32, v0x55fcabe9c6b0_0, L_0x55fcabef2040, L_0x55fcabef1fa0, C4<>;
S_0x55fcabe84ae0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55fcabe83f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fa741fb7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabe620e0_0 .net/2u *"_ivl_6", 31 0, L_0x7fa741fb7330;  1 drivers
v0x55fcabe65590_0 .net "a", 31 0, L_0x55fcabef0b10;  alias, 1 drivers
v0x55fcabe46480_0 .net "alu_control", 2 0, v0x55fcabea28c0_0;  alias, 1 drivers
v0x55fcabe00510_0 .net "b", 31 0, L_0x55fcabef1a30;  alias, 1 drivers
v0x55fcabe23810_0 .net "cmd_add", 0 0, L_0x55fcabef1b60;  1 drivers
v0x55fcabe26cc0_0 .net "cmd_neg", 0 0, L_0x55fcabef1c90;  1 drivers
v0x55fcabe9c530_0 .net "cmd_sub", 0 0, L_0x55fcabef1d30;  1 drivers
v0x55fcabe9c5f0_0 .net "negative", 0 0, L_0x55fcabef1f00;  alias, 1 drivers
v0x55fcabe9c6b0_0 .var "result", 31 0;
v0x55fcabe9c790_0 .net "zero", 0 0, L_0x55fcabef1dd0;  alias, 1 drivers
E_0x55fcabcfba00 .event anyedge, v0x55fcabe46480_0, v0x55fcabe65590_0, v0x55fcabe00510_0;
L_0x55fcabef1b60 .part v0x55fcabea28c0_0, 2, 1;
L_0x55fcabef1c90 .part v0x55fcabea28c0_0, 1, 1;
L_0x55fcabef1d30 .part v0x55fcabea28c0_0, 0, 1;
L_0x55fcabef1dd0 .cmp/eq 32, v0x55fcabe9c6b0_0, L_0x7fa741fb7330;
L_0x55fcabef1f00 .part v0x55fcabe9c6b0_0, 31, 1;
S_0x55fcabe9c950 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55fcabe83f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55fcabe9cb00_0 .net "in0", 31 0, L_0x55fcabef1820;  alias, 1 drivers
v0x55fcabe9cbe0_0 .net "in1", 31 0, v0x55fcabea2b40_0;  alias, 1 drivers
v0x55fcabe9ccc0_0 .net "out", 31 0, L_0x55fcabef1a30;  alias, 1 drivers
v0x55fcabe9cd60_0 .net "sel", 0 0, v0x55fcabea29b0_0;  alias, 1 drivers
L_0x55fcabef1a30 .functor MUXZ 32, L_0x55fcabef1820, v0x55fcabea2b40_0, v0x55fcabea29b0_0, C4<>;
S_0x55fcabe9ce80 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55fcabe83f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55fcabe9d0b0_0 .net "a", 31 0, v0x55fcabea2ef0_0;  alias, 1 drivers
v0x55fcabe9d1b0_0 .net "b", 31 0, v0x55fcabea2b40_0;  alias, 1 drivers
v0x55fcabe9d270_0 .net "out", 31 0, L_0x55fcabef2390;  alias, 1 drivers
L_0x55fcabef2390 .arith/sum 32, v0x55fcabea2ef0_0, v0x55fcabea2b40_0;
S_0x55fcabe9e540 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55fcabe9e950_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabe9ea30_0 .net "ex_alu_result", 31 0, L_0x55fcabef2210;  alias, 1 drivers
v0x55fcabe9eb20_0 .net "ex_mem_data", 31 0, L_0x55fcabef20e0;  alias, 1 drivers
v0x55fcabe9ec20_0 .net "ex_mem_to_reg", 0 0, v0x55fcabea2d10_0;  alias, 1 drivers
v0x55fcabe9ecc0_0 .net "ex_neg_flag", 0 0, o0x7fa7422a39a8;  alias, 0 drivers
o0x7fa7422a39d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fcabe9edb0_0 .net "ex_opcode", 3 0, o0x7fa7422a39d8;  0 drivers
v0x55fcabe9ee90_0 .net "ex_rd", 5 0, v0x55fcabea2fb0_0;  alias, 1 drivers
v0x55fcabe9ef70_0 .net "ex_reg_write", 0 0, v0x55fcabea3210_0;  alias, 1 drivers
o0x7fa7422a3a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55fcabe9f030_0 .net "ex_rt", 5 0, o0x7fa7422a3a68;  0 drivers
v0x55fcabe9f110_0 .net "ex_zero_flag", 0 0, L_0x55fcabef1dd0;  alias, 1 drivers
v0x55fcabe9f1b0_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
v0x55fcabe9f270_0 .var "wb_alu_result", 31 0;
v0x55fcabe9f350_0 .var "wb_mem_data", 31 0;
v0x55fcabe9f430_0 .var "wb_mem_to_reg", 0 0;
v0x55fcabe9f4f0_0 .var "wb_neg_flag", 0 0;
v0x55fcabe9f5b0_0 .var "wb_opcode", 3 0;
v0x55fcabe9f690_0 .var "wb_rd", 5 0;
v0x55fcabe9f770_0 .var "wb_reg_write", 0 0;
v0x55fcabe9f830_0 .var "wb_rt", 5 0;
v0x55fcabe9f910_0 .var "wb_zero_flag", 0 0;
E_0x55fcabd18c00 .event posedge, v0x55fcabe9e950_0;
S_0x55fcabe9fc50 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55fcabeeff30 .functor AND 1, L_0x55fcabeefe00, v0x55fcabe9f770_0, C4<1>, C4<1>;
L_0x55fcabef0300 .functor AND 1, L_0x55fcabeeff30, L_0x55fcabef01c0, C4<1>, C4<1>;
L_0x55fcabef0570 .functor AND 1, L_0x55fcabef0410, L_0x55fcabef27d0, C4<1>, C4<1>;
L_0x55fcabef0880 .functor AND 1, L_0x55fcabef0570, L_0x55fcabef0710, C4<1>, C4<1>;
L_0x55fcabef0d30 .functor AND 1, L_0x55fcabef0c90, v0x55fcabe9f770_0, C4<1>, C4<1>;
L_0x55fcabef10b0 .functor AND 1, L_0x55fcabef0d30, L_0x55fcabef1010, C4<1>, C4<1>;
L_0x55fcabef12d0 .functor AND 1, L_0x55fcabef11c0, L_0x55fcabef27d0, C4<1>, C4<1>;
L_0x55fcabef1260 .functor AND 1, L_0x55fcabef12d0, L_0x55fcabef1480, C4<1>, C4<1>;
v0x55fcabe9ff60_0 .net *"_ivl_0", 0 0, L_0x55fcabeefe00;  1 drivers
v0x55fcabea0020_0 .net *"_ivl_10", 0 0, L_0x55fcabef01c0;  1 drivers
v0x55fcabea00e0_0 .net *"_ivl_13", 0 0, L_0x55fcabef0300;  1 drivers
v0x55fcabea0180_0 .net *"_ivl_14", 0 0, L_0x55fcabef0410;  1 drivers
v0x55fcabea0240_0 .net *"_ivl_17", 0 0, L_0x55fcabef0570;  1 drivers
v0x55fcabea0350_0 .net *"_ivl_18", 31 0, L_0x55fcabef0670;  1 drivers
L_0x7fa741fb7180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea0430_0 .net *"_ivl_21", 25 0, L_0x7fa741fb7180;  1 drivers
L_0x7fa741fb71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea0510_0 .net/2u *"_ivl_22", 31 0, L_0x7fa741fb71c8;  1 drivers
v0x55fcabea05f0_0 .net *"_ivl_24", 0 0, L_0x55fcabef0710;  1 drivers
v0x55fcabea06b0_0 .net *"_ivl_27", 0 0, L_0x55fcabef0880;  1 drivers
v0x55fcabea0770_0 .net *"_ivl_28", 31 0, L_0x55fcabef0990;  1 drivers
v0x55fcabea0850_0 .net *"_ivl_3", 0 0, L_0x55fcabeeff30;  1 drivers
v0x55fcabea0910_0 .net *"_ivl_32", 0 0, L_0x55fcabef0c90;  1 drivers
v0x55fcabea09d0_0 .net *"_ivl_35", 0 0, L_0x55fcabef0d30;  1 drivers
v0x55fcabea0a90_0 .net *"_ivl_36", 31 0, L_0x55fcabef0df0;  1 drivers
L_0x7fa741fb7210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea0b70_0 .net *"_ivl_39", 25 0, L_0x7fa741fb7210;  1 drivers
v0x55fcabea0c50_0 .net *"_ivl_4", 31 0, L_0x55fcabef0060;  1 drivers
L_0x7fa741fb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea0d30_0 .net/2u *"_ivl_40", 31 0, L_0x7fa741fb7258;  1 drivers
v0x55fcabea0e10_0 .net *"_ivl_42", 0 0, L_0x55fcabef1010;  1 drivers
v0x55fcabea0ed0_0 .net *"_ivl_45", 0 0, L_0x55fcabef10b0;  1 drivers
v0x55fcabea0f90_0 .net *"_ivl_46", 0 0, L_0x55fcabef11c0;  1 drivers
v0x55fcabea1050_0 .net *"_ivl_49", 0 0, L_0x55fcabef12d0;  1 drivers
v0x55fcabea1110_0 .net *"_ivl_50", 31 0, L_0x55fcabef1390;  1 drivers
L_0x7fa741fb72a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea11f0_0 .net *"_ivl_53", 25 0, L_0x7fa741fb72a0;  1 drivers
L_0x7fa741fb72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea12d0_0 .net/2u *"_ivl_54", 31 0, L_0x7fa741fb72e8;  1 drivers
v0x55fcabea13b0_0 .net *"_ivl_56", 0 0, L_0x55fcabef1480;  1 drivers
v0x55fcabea1470_0 .net *"_ivl_59", 0 0, L_0x55fcabef1260;  1 drivers
v0x55fcabea1530_0 .net *"_ivl_60", 31 0, L_0x55fcabef1730;  1 drivers
L_0x7fa741fb70f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea1610_0 .net *"_ivl_7", 25 0, L_0x7fa741fb70f0;  1 drivers
L_0x7fa741fb7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabea16f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa741fb7138;  1 drivers
v0x55fcabea17d0_0 .net "alu_input1", 31 0, L_0x55fcabef0b10;  alias, 1 drivers
v0x55fcabea1890_0 .net "alu_input2", 31 0, L_0x55fcabef1820;  alias, 1 drivers
v0x55fcabea19a0_0 .net "ex_wb_alu_result", 31 0, v0x55fcabe9f270_0;  alias, 1 drivers
v0x55fcabea1a60_0 .net "ex_wb_rd", 5 0, v0x55fcabe9f690_0;  alias, 1 drivers
v0x55fcabea1b00_0 .net "ex_wb_reg_write", 0 0, v0x55fcabe9f770_0;  alias, 1 drivers
v0x55fcabea1ba0_0 .net "id_ex_reg_data1", 31 0, v0x55fcabea3070_0;  alias, 1 drivers
v0x55fcabea1c40_0 .net "id_ex_reg_data2", 31 0, v0x55fcabea3140_0;  alias, 1 drivers
v0x55fcabea1d20_0 .net "id_ex_rs", 5 0, v0x55fcabea32e0_0;  alias, 1 drivers
v0x55fcabea1e00_0 .net "id_ex_rt", 5 0, v0x55fcabea33b0_0;  alias, 1 drivers
v0x55fcabea1ee0_0 .net "mem_alu_result", 31 0, L_0x55fcabef2430;  alias, 1 drivers
v0x55fcabea1fc0_0 .net "mem_rd", 5 0, L_0x55fcabef24a0;  alias, 1 drivers
v0x55fcabea20a0_0 .net "mem_reg_write", 0 0, L_0x55fcabef27d0;  alias, 1 drivers
L_0x55fcabeefe00 .cmp/eq 6, v0x55fcabea32e0_0, v0x55fcabe9f690_0;
L_0x55fcabef0060 .concat [ 6 26 0 0], v0x55fcabea32e0_0, L_0x7fa741fb70f0;
L_0x55fcabef01c0 .cmp/ne 32, L_0x55fcabef0060, L_0x7fa741fb7138;
L_0x55fcabef0410 .cmp/eq 6, v0x55fcabea32e0_0, L_0x55fcabef24a0;
L_0x55fcabef0670 .concat [ 6 26 0 0], v0x55fcabea32e0_0, L_0x7fa741fb7180;
L_0x55fcabef0710 .cmp/ne 32, L_0x55fcabef0670, L_0x7fa741fb71c8;
L_0x55fcabef0990 .functor MUXZ 32, v0x55fcabea3070_0, L_0x55fcabef2430, L_0x55fcabef0880, C4<>;
L_0x55fcabef0b10 .functor MUXZ 32, L_0x55fcabef0990, v0x55fcabe9f270_0, L_0x55fcabef0300, C4<>;
L_0x55fcabef0c90 .cmp/eq 6, v0x55fcabea33b0_0, v0x55fcabe9f690_0;
L_0x55fcabef0df0 .concat [ 6 26 0 0], v0x55fcabea33b0_0, L_0x7fa741fb7210;
L_0x55fcabef1010 .cmp/ne 32, L_0x55fcabef0df0, L_0x7fa741fb7258;
L_0x55fcabef11c0 .cmp/eq 6, v0x55fcabea33b0_0, L_0x55fcabef24a0;
L_0x55fcabef1390 .concat [ 6 26 0 0], v0x55fcabea33b0_0, L_0x7fa741fb72a0;
L_0x55fcabef1480 .cmp/ne 32, L_0x55fcabef1390, L_0x7fa741fb72e8;
L_0x55fcabef1730 .functor MUXZ 32, v0x55fcabea3140_0, L_0x55fcabef2430, L_0x55fcabef1260, C4<>;
L_0x55fcabef1820 .functor MUXZ 32, L_0x55fcabef1730, v0x55fcabe9f270_0, L_0x55fcabef10b0, C4<>;
S_0x55fcabea22e0 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55fcabea27d0_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabea28c0_0 .var "ex_alu_op", 2 0;
v0x55fcabea29b0_0 .var "ex_alu_src", 0 0;
v0x55fcabea2aa0_0 .var "ex_branch", 0 0;
v0x55fcabea2b40_0 .var "ex_imm", 31 0;
v0x55fcabea2c50_0 .var "ex_jump", 0 0;
v0x55fcabea2d10_0 .var "ex_mem_to_reg", 0 0;
v0x55fcabea2db0_0 .var "ex_mem_write", 0 0;
v0x55fcabea2e50_0 .var "ex_opcode", 3 0;
v0x55fcabea2ef0_0 .var "ex_pc", 31 0;
v0x55fcabea2fb0_0 .var "ex_rd", 5 0;
v0x55fcabea3070_0 .var "ex_reg_data1", 31 0;
v0x55fcabea3140_0 .var "ex_reg_data2", 31 0;
v0x55fcabea3210_0 .var "ex_reg_write", 0 0;
v0x55fcabea32e0_0 .var "ex_rs", 5 0;
v0x55fcabea33b0_0 .var "ex_rt", 5 0;
v0x55fcabea3480_0 .net "id_alu_op", 2 0, v0x55fcabea5780_0;  alias, 1 drivers
v0x55fcabea3630_0 .net "id_alu_src", 0 0, v0x55fcabea5860_0;  alias, 1 drivers
v0x55fcabea36f0_0 .net "id_branch", 0 0, v0x55fcabea5930_0;  alias, 1 drivers
v0x55fcabea37b0_0 .net "id_imm", 31 0, v0x55fcabea6130_0;  alias, 1 drivers
v0x55fcabea3890_0 .net "id_jump", 0 0, v0x55fcabea5a30_0;  alias, 1 drivers
v0x55fcabea3950_0 .net "id_mem_to_reg", 0 0, v0x55fcabea5b00_0;  alias, 1 drivers
v0x55fcabea3a10_0 .net "id_mem_write", 0 0, v0x55fcabea5bf0_0;  alias, 1 drivers
o0x7fa7422a4b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fcabea3ad0_0 .net "id_opcode", 3 0, o0x7fa7422a4b48;  0 drivers
v0x55fcabea3bb0_0 .net "id_pc", 31 0, L_0x55fcabeeeee0;  alias, 1 drivers
v0x55fcabea3c90_0 .net "id_rd", 5 0, L_0x55fcabeef070;  alias, 1 drivers
v0x55fcabea3d70_0 .net "id_reg_data1", 31 0, L_0x55fcabeef5a0;  alias, 1 drivers
v0x55fcabea3e50_0 .net "id_reg_data2", 31 0, L_0x55fcabeefb50;  alias, 1 drivers
v0x55fcabea3f30_0 .net "id_reg_write", 0 0, v0x55fcabea5d60_0;  alias, 1 drivers
v0x55fcabea3ff0_0 .net "id_rs", 5 0, L_0x55fcabeeef50;  alias, 1 drivers
v0x55fcabea40d0_0 .net "id_rt", 5 0, L_0x55fcabeeefe0;  alias, 1 drivers
v0x55fcabea41b0_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
S_0x55fcabea4770 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55fcabeeeee0 .functor BUFZ 32, v0x55fcabeaa930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fcabeeef50 .functor BUFZ 6, L_0x55fcabeeecd0, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabeeefe0 .functor BUFZ 6, L_0x55fcabeeed70, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabeef070 .functor BUFZ 6, L_0x55fcabeeee10, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabeef130 .functor BUFZ 4, L_0x55fcabeeec10, C4<0000>, C4<0000>, C4<0000>;
v0x55fcabea8940_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabea8a00_0 .net "id_alu_op", 2 0, v0x55fcabea5780_0;  alias, 1 drivers
v0x55fcabea8b10_0 .net "id_alu_src", 0 0, v0x55fcabea5860_0;  alias, 1 drivers
v0x55fcabea8c00_0 .net "id_branch", 0 0, v0x55fcabea5930_0;  alias, 1 drivers
v0x55fcabea8cf0_0 .net "id_imm", 31 0, v0x55fcabea6130_0;  alias, 1 drivers
v0x55fcabea8e30_0 .net "id_jump", 0 0, v0x55fcabea5a30_0;  alias, 1 drivers
v0x55fcabea8f20_0 .net "id_mem_to_reg", 0 0, v0x55fcabea5b00_0;  alias, 1 drivers
v0x55fcabea9010_0 .net "id_mem_write", 0 0, v0x55fcabea5bf0_0;  alias, 1 drivers
v0x55fcabea9100_0 .net "id_opcode", 3 0, L_0x55fcabeef130;  1 drivers
v0x55fcabea91e0_0 .net "id_pc", 31 0, L_0x55fcabeeeee0;  alias, 1 drivers
v0x55fcabea92a0_0 .net "id_rd", 5 0, L_0x55fcabeef070;  alias, 1 drivers
v0x55fcabea9340_0 .net "id_reg_data1", 31 0, L_0x55fcabeef5a0;  alias, 1 drivers
v0x55fcabea93e0_0 .net "id_reg_data2", 31 0, L_0x55fcabeefb50;  alias, 1 drivers
v0x55fcabea94f0_0 .net "id_reg_write", 0 0, v0x55fcabea5d60_0;  alias, 1 drivers
v0x55fcabea95e0_0 .net "id_rs", 5 0, L_0x55fcabeeef50;  alias, 1 drivers
v0x55fcabea96a0_0 .net "id_rt", 5 0, L_0x55fcabeeefe0;  alias, 1 drivers
v0x55fcabea9740_0 .net "if_id_instr", 31 0, v0x55fcabeaa740_0;  alias, 1 drivers
v0x55fcabea98f0_0 .net "if_id_pc", 31 0, v0x55fcabeaa930_0;  alias, 1 drivers
v0x55fcabea99b0_0 .net "opcode", 3 0, L_0x55fcabeeec10;  1 drivers
v0x55fcabea9a70_0 .net "rd", 5 0, L_0x55fcabeeee10;  1 drivers
v0x55fcabea9b30_0 .net "rs", 5 0, L_0x55fcabeeecd0;  1 drivers
v0x55fcabea9bf0_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
v0x55fcabea9c90_0 .net "rt", 5 0, L_0x55fcabeeed70;  1 drivers
v0x55fcabea9d30_0 .net "wb_reg_write", 0 0, L_0x55fcabef2ca0;  alias, 1 drivers
v0x55fcabea9dd0_0 .net "wb_write_data", 31 0, L_0x55fcabef2ae0;  alias, 1 drivers
v0x55fcabea9e70_0 .net "wb_write_reg", 5 0, L_0x55fcabef29f0;  alias, 1 drivers
E_0x55fcabea4bc0 .event anyedge, v0x55fcabea5cc0_0, v0x55fcabea6240_0, v0x55fcabea9a70_0;
L_0x55fcabeeec10 .part v0x55fcabeaa740_0, 0, 4;
L_0x55fcabeeecd0 .part v0x55fcabeaa740_0, 10, 6;
L_0x55fcabeeed70 .part v0x55fcabeaa740_0, 4, 6;
L_0x55fcabeeee10 .part v0x55fcabeaa740_0, 16, 6;
S_0x55fcabea4c40 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55fcabea4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55fcabea4e40 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55fcabea4e80 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55fcabea4ec0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55fcabea4f00 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55fcabea4f40 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55fcabea4f80 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55fcabea4fc0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55fcabea5000 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55fcabea5040 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55fcabea5080 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55fcabea50c0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55fcabea5780_0 .var "alu_op", 2 0;
v0x55fcabea5860_0 .var "alu_src", 0 0;
v0x55fcabea5930_0 .var "branch", 0 0;
v0x55fcabea5a30_0 .var "jump", 0 0;
v0x55fcabea5b00_0 .var "mem_to_reg", 0 0;
v0x55fcabea5bf0_0 .var "mem_write", 0 0;
v0x55fcabea5cc0_0 .net "opcode", 3 0, L_0x55fcabeeec10;  alias, 1 drivers
v0x55fcabea5d60_0 .var "reg_write", 0 0;
E_0x55fcabea5720 .event anyedge, v0x55fcabea5cc0_0;
S_0x55fcabea5ec0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55fcabea4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55fcabea6130_0 .var "imm_out", 31 0;
v0x55fcabea6240_0 .net "instruction", 31 0, v0x55fcabeaa740_0;  alias, 1 drivers
E_0x55fcabea60b0 .event anyedge, v0x55fcabea6240_0;
S_0x55fcabea6360 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55fcabea4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55fcabeef360 .functor AND 1, L_0x55fcabef2ca0, L_0x55fcabeef1a0, C4<1>, C4<1>;
L_0x55fcabeef910 .functor AND 1, L_0x55fcabef2ca0, L_0x55fcabeef7e0, C4<1>, C4<1>;
v0x55fcabea7a60_1 .array/port v0x55fcabea7a60, 1;
L_0x55fcabeefd20 .functor BUFZ 32, v0x55fcabea7a60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fcabea7a60_2 .array/port v0x55fcabea7a60, 2;
L_0x55fcabeefd90 .functor BUFZ 32, v0x55fcabea7a60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fcabea6990_0 .net *"_ivl_0", 0 0, L_0x55fcabeef1a0;  1 drivers
v0x55fcabea6a70_0 .net *"_ivl_12", 0 0, L_0x55fcabeef7e0;  1 drivers
v0x55fcabea6b30_0 .net *"_ivl_15", 0 0, L_0x55fcabeef910;  1 drivers
v0x55fcabea6c00_0 .net *"_ivl_16", 31 0, L_0x55fcabeef980;  1 drivers
v0x55fcabea6ce0_0 .net *"_ivl_18", 7 0, L_0x55fcabeefa60;  1 drivers
L_0x7fa741fb70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcabea6e10_0 .net *"_ivl_21", 1 0, L_0x7fa741fb70a8;  1 drivers
v0x55fcabea6ef0_0 .net *"_ivl_3", 0 0, L_0x55fcabeef360;  1 drivers
v0x55fcabea6fb0_0 .net *"_ivl_4", 31 0, L_0x55fcabeef460;  1 drivers
v0x55fcabea7090_0 .net *"_ivl_6", 7 0, L_0x55fcabeef500;  1 drivers
L_0x7fa741fb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcabea7170_0 .net *"_ivl_9", 1 0, L_0x7fa741fb7060;  1 drivers
v0x55fcabea7250_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabea72f0_0 .net "debug_r1", 31 0, L_0x55fcabeefd20;  1 drivers
v0x55fcabea73d0_0 .net "debug_r2", 31 0, L_0x55fcabeefd90;  1 drivers
v0x55fcabea74b0_0 .var/i "i", 31 0;
v0x55fcabea7590_0 .net "read_data1", 31 0, L_0x55fcabeef5a0;  alias, 1 drivers
v0x55fcabea7650_0 .net "read_data2", 31 0, L_0x55fcabeefb50;  alias, 1 drivers
v0x55fcabea76f0_0 .net "read_reg1", 5 0, L_0x55fcabeeecd0;  alias, 1 drivers
v0x55fcabea78c0_0 .net "read_reg2", 5 0, L_0x55fcabeeed70;  alias, 1 drivers
v0x55fcabea79a0_0 .net "reg_write_en", 0 0, L_0x55fcabef2ca0;  alias, 1 drivers
v0x55fcabea7a60 .array "registers", 63 0, 31 0;
v0x55fcabea8530_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
v0x55fcabea8620_0 .net "write_data", 31 0, L_0x55fcabef2ae0;  alias, 1 drivers
v0x55fcabea8700_0 .net "write_reg", 5 0, L_0x55fcabef29f0;  alias, 1 drivers
E_0x55fcabea6570 .event posedge, v0x55fcabe9f1b0_0, v0x55fcabe9e950_0;
L_0x55fcabeef1a0 .cmp/eq 6, L_0x55fcabef29f0, L_0x55fcabeeecd0;
L_0x55fcabeef460 .array/port v0x55fcabea7a60, L_0x55fcabeef500;
L_0x55fcabeef500 .concat [ 6 2 0 0], L_0x55fcabeeecd0, L_0x7fa741fb7060;
L_0x55fcabeef5a0 .functor MUXZ 32, L_0x55fcabeef460, L_0x55fcabef2ae0, L_0x55fcabeef360, C4<>;
L_0x55fcabeef7e0 .cmp/eq 6, L_0x55fcabef29f0, L_0x55fcabeeed70;
L_0x55fcabeef980 .array/port v0x55fcabea7a60, L_0x55fcabeefa60;
L_0x55fcabeefa60 .concat [ 6 2 0 0], L_0x55fcabeeed70, L_0x7fa741fb70a8;
L_0x55fcabeefb50 .functor MUXZ 32, L_0x55fcabeef980, L_0x55fcabef2ae0, L_0x55fcabeef910, C4<>;
S_0x55fcabea65b0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55fcabea6360;
 .timescale -9 -12;
v0x55fcabea67b0_0 .var "reg_index", 5 0;
v0x55fcabea68b0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55fcabea68b0_0;
    %load/vec4 v0x55fcabea67b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55fcabea7a60, 4, 0;
    %end;
S_0x55fcabeaa190 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55fcabeaa4d0_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabeaa590_0 .net "flush", 0 0, L_0x55fcabeee9a0;  alias, 1 drivers
v0x55fcabeaa650_0 .net "instr_in", 31 0, v0x55fcabeab840_0;  alias, 1 drivers
v0x55fcabeaa740_0 .var "instr_out", 31 0;
v0x55fcabeaa800_0 .net "pc_in", 31 0, v0x55fcabeafbe0_0;  alias, 1 drivers
v0x55fcabeaa930_0 .var "pc_out", 31 0;
E_0x55fcabeaa450 .event negedge, v0x55fcabe9e950_0;
S_0x55fcabeaaad0 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55fcabeaacb0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x55fcabeab670_0 .net "address", 31 0, v0x55fcabeafbe0_0;  alias, 1 drivers
v0x55fcabeab780_0 .var/i "i", 31 0;
v0x55fcabeab840_0 .var "instruction", 31 0;
v0x55fcabeab940 .array "mem", 255 0, 31 0;
v0x55fcabeab940_0 .array/port v0x55fcabeab940, 0;
v0x55fcabeab940_1 .array/port v0x55fcabeab940, 1;
v0x55fcabeab940_2 .array/port v0x55fcabeab940, 2;
E_0x55fcabeaae00/0 .event anyedge, v0x55fcabeaa800_0, v0x55fcabeab940_0, v0x55fcabeab940_1, v0x55fcabeab940_2;
v0x55fcabeab940_3 .array/port v0x55fcabeab940, 3;
v0x55fcabeab940_4 .array/port v0x55fcabeab940, 4;
v0x55fcabeab940_5 .array/port v0x55fcabeab940, 5;
v0x55fcabeab940_6 .array/port v0x55fcabeab940, 6;
E_0x55fcabeaae00/1 .event anyedge, v0x55fcabeab940_3, v0x55fcabeab940_4, v0x55fcabeab940_5, v0x55fcabeab940_6;
v0x55fcabeab940_7 .array/port v0x55fcabeab940, 7;
v0x55fcabeab940_8 .array/port v0x55fcabeab940, 8;
v0x55fcabeab940_9 .array/port v0x55fcabeab940, 9;
v0x55fcabeab940_10 .array/port v0x55fcabeab940, 10;
E_0x55fcabeaae00/2 .event anyedge, v0x55fcabeab940_7, v0x55fcabeab940_8, v0x55fcabeab940_9, v0x55fcabeab940_10;
v0x55fcabeab940_11 .array/port v0x55fcabeab940, 11;
v0x55fcabeab940_12 .array/port v0x55fcabeab940, 12;
v0x55fcabeab940_13 .array/port v0x55fcabeab940, 13;
v0x55fcabeab940_14 .array/port v0x55fcabeab940, 14;
E_0x55fcabeaae00/3 .event anyedge, v0x55fcabeab940_11, v0x55fcabeab940_12, v0x55fcabeab940_13, v0x55fcabeab940_14;
v0x55fcabeab940_15 .array/port v0x55fcabeab940, 15;
v0x55fcabeab940_16 .array/port v0x55fcabeab940, 16;
v0x55fcabeab940_17 .array/port v0x55fcabeab940, 17;
v0x55fcabeab940_18 .array/port v0x55fcabeab940, 18;
E_0x55fcabeaae00/4 .event anyedge, v0x55fcabeab940_15, v0x55fcabeab940_16, v0x55fcabeab940_17, v0x55fcabeab940_18;
v0x55fcabeab940_19 .array/port v0x55fcabeab940, 19;
v0x55fcabeab940_20 .array/port v0x55fcabeab940, 20;
v0x55fcabeab940_21 .array/port v0x55fcabeab940, 21;
v0x55fcabeab940_22 .array/port v0x55fcabeab940, 22;
E_0x55fcabeaae00/5 .event anyedge, v0x55fcabeab940_19, v0x55fcabeab940_20, v0x55fcabeab940_21, v0x55fcabeab940_22;
v0x55fcabeab940_23 .array/port v0x55fcabeab940, 23;
v0x55fcabeab940_24 .array/port v0x55fcabeab940, 24;
v0x55fcabeab940_25 .array/port v0x55fcabeab940, 25;
v0x55fcabeab940_26 .array/port v0x55fcabeab940, 26;
E_0x55fcabeaae00/6 .event anyedge, v0x55fcabeab940_23, v0x55fcabeab940_24, v0x55fcabeab940_25, v0x55fcabeab940_26;
v0x55fcabeab940_27 .array/port v0x55fcabeab940, 27;
v0x55fcabeab940_28 .array/port v0x55fcabeab940, 28;
v0x55fcabeab940_29 .array/port v0x55fcabeab940, 29;
v0x55fcabeab940_30 .array/port v0x55fcabeab940, 30;
E_0x55fcabeaae00/7 .event anyedge, v0x55fcabeab940_27, v0x55fcabeab940_28, v0x55fcabeab940_29, v0x55fcabeab940_30;
v0x55fcabeab940_31 .array/port v0x55fcabeab940, 31;
v0x55fcabeab940_32 .array/port v0x55fcabeab940, 32;
v0x55fcabeab940_33 .array/port v0x55fcabeab940, 33;
v0x55fcabeab940_34 .array/port v0x55fcabeab940, 34;
E_0x55fcabeaae00/8 .event anyedge, v0x55fcabeab940_31, v0x55fcabeab940_32, v0x55fcabeab940_33, v0x55fcabeab940_34;
v0x55fcabeab940_35 .array/port v0x55fcabeab940, 35;
v0x55fcabeab940_36 .array/port v0x55fcabeab940, 36;
v0x55fcabeab940_37 .array/port v0x55fcabeab940, 37;
v0x55fcabeab940_38 .array/port v0x55fcabeab940, 38;
E_0x55fcabeaae00/9 .event anyedge, v0x55fcabeab940_35, v0x55fcabeab940_36, v0x55fcabeab940_37, v0x55fcabeab940_38;
v0x55fcabeab940_39 .array/port v0x55fcabeab940, 39;
v0x55fcabeab940_40 .array/port v0x55fcabeab940, 40;
v0x55fcabeab940_41 .array/port v0x55fcabeab940, 41;
v0x55fcabeab940_42 .array/port v0x55fcabeab940, 42;
E_0x55fcabeaae00/10 .event anyedge, v0x55fcabeab940_39, v0x55fcabeab940_40, v0x55fcabeab940_41, v0x55fcabeab940_42;
v0x55fcabeab940_43 .array/port v0x55fcabeab940, 43;
v0x55fcabeab940_44 .array/port v0x55fcabeab940, 44;
v0x55fcabeab940_45 .array/port v0x55fcabeab940, 45;
v0x55fcabeab940_46 .array/port v0x55fcabeab940, 46;
E_0x55fcabeaae00/11 .event anyedge, v0x55fcabeab940_43, v0x55fcabeab940_44, v0x55fcabeab940_45, v0x55fcabeab940_46;
v0x55fcabeab940_47 .array/port v0x55fcabeab940, 47;
v0x55fcabeab940_48 .array/port v0x55fcabeab940, 48;
v0x55fcabeab940_49 .array/port v0x55fcabeab940, 49;
v0x55fcabeab940_50 .array/port v0x55fcabeab940, 50;
E_0x55fcabeaae00/12 .event anyedge, v0x55fcabeab940_47, v0x55fcabeab940_48, v0x55fcabeab940_49, v0x55fcabeab940_50;
v0x55fcabeab940_51 .array/port v0x55fcabeab940, 51;
v0x55fcabeab940_52 .array/port v0x55fcabeab940, 52;
v0x55fcabeab940_53 .array/port v0x55fcabeab940, 53;
v0x55fcabeab940_54 .array/port v0x55fcabeab940, 54;
E_0x55fcabeaae00/13 .event anyedge, v0x55fcabeab940_51, v0x55fcabeab940_52, v0x55fcabeab940_53, v0x55fcabeab940_54;
v0x55fcabeab940_55 .array/port v0x55fcabeab940, 55;
v0x55fcabeab940_56 .array/port v0x55fcabeab940, 56;
v0x55fcabeab940_57 .array/port v0x55fcabeab940, 57;
v0x55fcabeab940_58 .array/port v0x55fcabeab940, 58;
E_0x55fcabeaae00/14 .event anyedge, v0x55fcabeab940_55, v0x55fcabeab940_56, v0x55fcabeab940_57, v0x55fcabeab940_58;
v0x55fcabeab940_59 .array/port v0x55fcabeab940, 59;
v0x55fcabeab940_60 .array/port v0x55fcabeab940, 60;
v0x55fcabeab940_61 .array/port v0x55fcabeab940, 61;
v0x55fcabeab940_62 .array/port v0x55fcabeab940, 62;
E_0x55fcabeaae00/15 .event anyedge, v0x55fcabeab940_59, v0x55fcabeab940_60, v0x55fcabeab940_61, v0x55fcabeab940_62;
v0x55fcabeab940_63 .array/port v0x55fcabeab940, 63;
v0x55fcabeab940_64 .array/port v0x55fcabeab940, 64;
v0x55fcabeab940_65 .array/port v0x55fcabeab940, 65;
v0x55fcabeab940_66 .array/port v0x55fcabeab940, 66;
E_0x55fcabeaae00/16 .event anyedge, v0x55fcabeab940_63, v0x55fcabeab940_64, v0x55fcabeab940_65, v0x55fcabeab940_66;
v0x55fcabeab940_67 .array/port v0x55fcabeab940, 67;
v0x55fcabeab940_68 .array/port v0x55fcabeab940, 68;
v0x55fcabeab940_69 .array/port v0x55fcabeab940, 69;
v0x55fcabeab940_70 .array/port v0x55fcabeab940, 70;
E_0x55fcabeaae00/17 .event anyedge, v0x55fcabeab940_67, v0x55fcabeab940_68, v0x55fcabeab940_69, v0x55fcabeab940_70;
v0x55fcabeab940_71 .array/port v0x55fcabeab940, 71;
v0x55fcabeab940_72 .array/port v0x55fcabeab940, 72;
v0x55fcabeab940_73 .array/port v0x55fcabeab940, 73;
v0x55fcabeab940_74 .array/port v0x55fcabeab940, 74;
E_0x55fcabeaae00/18 .event anyedge, v0x55fcabeab940_71, v0x55fcabeab940_72, v0x55fcabeab940_73, v0x55fcabeab940_74;
v0x55fcabeab940_75 .array/port v0x55fcabeab940, 75;
v0x55fcabeab940_76 .array/port v0x55fcabeab940, 76;
v0x55fcabeab940_77 .array/port v0x55fcabeab940, 77;
v0x55fcabeab940_78 .array/port v0x55fcabeab940, 78;
E_0x55fcabeaae00/19 .event anyedge, v0x55fcabeab940_75, v0x55fcabeab940_76, v0x55fcabeab940_77, v0x55fcabeab940_78;
v0x55fcabeab940_79 .array/port v0x55fcabeab940, 79;
v0x55fcabeab940_80 .array/port v0x55fcabeab940, 80;
v0x55fcabeab940_81 .array/port v0x55fcabeab940, 81;
v0x55fcabeab940_82 .array/port v0x55fcabeab940, 82;
E_0x55fcabeaae00/20 .event anyedge, v0x55fcabeab940_79, v0x55fcabeab940_80, v0x55fcabeab940_81, v0x55fcabeab940_82;
v0x55fcabeab940_83 .array/port v0x55fcabeab940, 83;
v0x55fcabeab940_84 .array/port v0x55fcabeab940, 84;
v0x55fcabeab940_85 .array/port v0x55fcabeab940, 85;
v0x55fcabeab940_86 .array/port v0x55fcabeab940, 86;
E_0x55fcabeaae00/21 .event anyedge, v0x55fcabeab940_83, v0x55fcabeab940_84, v0x55fcabeab940_85, v0x55fcabeab940_86;
v0x55fcabeab940_87 .array/port v0x55fcabeab940, 87;
v0x55fcabeab940_88 .array/port v0x55fcabeab940, 88;
v0x55fcabeab940_89 .array/port v0x55fcabeab940, 89;
v0x55fcabeab940_90 .array/port v0x55fcabeab940, 90;
E_0x55fcabeaae00/22 .event anyedge, v0x55fcabeab940_87, v0x55fcabeab940_88, v0x55fcabeab940_89, v0x55fcabeab940_90;
v0x55fcabeab940_91 .array/port v0x55fcabeab940, 91;
v0x55fcabeab940_92 .array/port v0x55fcabeab940, 92;
v0x55fcabeab940_93 .array/port v0x55fcabeab940, 93;
v0x55fcabeab940_94 .array/port v0x55fcabeab940, 94;
E_0x55fcabeaae00/23 .event anyedge, v0x55fcabeab940_91, v0x55fcabeab940_92, v0x55fcabeab940_93, v0x55fcabeab940_94;
v0x55fcabeab940_95 .array/port v0x55fcabeab940, 95;
v0x55fcabeab940_96 .array/port v0x55fcabeab940, 96;
v0x55fcabeab940_97 .array/port v0x55fcabeab940, 97;
v0x55fcabeab940_98 .array/port v0x55fcabeab940, 98;
E_0x55fcabeaae00/24 .event anyedge, v0x55fcabeab940_95, v0x55fcabeab940_96, v0x55fcabeab940_97, v0x55fcabeab940_98;
v0x55fcabeab940_99 .array/port v0x55fcabeab940, 99;
v0x55fcabeab940_100 .array/port v0x55fcabeab940, 100;
v0x55fcabeab940_101 .array/port v0x55fcabeab940, 101;
v0x55fcabeab940_102 .array/port v0x55fcabeab940, 102;
E_0x55fcabeaae00/25 .event anyedge, v0x55fcabeab940_99, v0x55fcabeab940_100, v0x55fcabeab940_101, v0x55fcabeab940_102;
v0x55fcabeab940_103 .array/port v0x55fcabeab940, 103;
v0x55fcabeab940_104 .array/port v0x55fcabeab940, 104;
v0x55fcabeab940_105 .array/port v0x55fcabeab940, 105;
v0x55fcabeab940_106 .array/port v0x55fcabeab940, 106;
E_0x55fcabeaae00/26 .event anyedge, v0x55fcabeab940_103, v0x55fcabeab940_104, v0x55fcabeab940_105, v0x55fcabeab940_106;
v0x55fcabeab940_107 .array/port v0x55fcabeab940, 107;
v0x55fcabeab940_108 .array/port v0x55fcabeab940, 108;
v0x55fcabeab940_109 .array/port v0x55fcabeab940, 109;
v0x55fcabeab940_110 .array/port v0x55fcabeab940, 110;
E_0x55fcabeaae00/27 .event anyedge, v0x55fcabeab940_107, v0x55fcabeab940_108, v0x55fcabeab940_109, v0x55fcabeab940_110;
v0x55fcabeab940_111 .array/port v0x55fcabeab940, 111;
v0x55fcabeab940_112 .array/port v0x55fcabeab940, 112;
v0x55fcabeab940_113 .array/port v0x55fcabeab940, 113;
v0x55fcabeab940_114 .array/port v0x55fcabeab940, 114;
E_0x55fcabeaae00/28 .event anyedge, v0x55fcabeab940_111, v0x55fcabeab940_112, v0x55fcabeab940_113, v0x55fcabeab940_114;
v0x55fcabeab940_115 .array/port v0x55fcabeab940, 115;
v0x55fcabeab940_116 .array/port v0x55fcabeab940, 116;
v0x55fcabeab940_117 .array/port v0x55fcabeab940, 117;
v0x55fcabeab940_118 .array/port v0x55fcabeab940, 118;
E_0x55fcabeaae00/29 .event anyedge, v0x55fcabeab940_115, v0x55fcabeab940_116, v0x55fcabeab940_117, v0x55fcabeab940_118;
v0x55fcabeab940_119 .array/port v0x55fcabeab940, 119;
v0x55fcabeab940_120 .array/port v0x55fcabeab940, 120;
v0x55fcabeab940_121 .array/port v0x55fcabeab940, 121;
v0x55fcabeab940_122 .array/port v0x55fcabeab940, 122;
E_0x55fcabeaae00/30 .event anyedge, v0x55fcabeab940_119, v0x55fcabeab940_120, v0x55fcabeab940_121, v0x55fcabeab940_122;
v0x55fcabeab940_123 .array/port v0x55fcabeab940, 123;
v0x55fcabeab940_124 .array/port v0x55fcabeab940, 124;
v0x55fcabeab940_125 .array/port v0x55fcabeab940, 125;
v0x55fcabeab940_126 .array/port v0x55fcabeab940, 126;
E_0x55fcabeaae00/31 .event anyedge, v0x55fcabeab940_123, v0x55fcabeab940_124, v0x55fcabeab940_125, v0x55fcabeab940_126;
v0x55fcabeab940_127 .array/port v0x55fcabeab940, 127;
v0x55fcabeab940_128 .array/port v0x55fcabeab940, 128;
v0x55fcabeab940_129 .array/port v0x55fcabeab940, 129;
v0x55fcabeab940_130 .array/port v0x55fcabeab940, 130;
E_0x55fcabeaae00/32 .event anyedge, v0x55fcabeab940_127, v0x55fcabeab940_128, v0x55fcabeab940_129, v0x55fcabeab940_130;
v0x55fcabeab940_131 .array/port v0x55fcabeab940, 131;
v0x55fcabeab940_132 .array/port v0x55fcabeab940, 132;
v0x55fcabeab940_133 .array/port v0x55fcabeab940, 133;
v0x55fcabeab940_134 .array/port v0x55fcabeab940, 134;
E_0x55fcabeaae00/33 .event anyedge, v0x55fcabeab940_131, v0x55fcabeab940_132, v0x55fcabeab940_133, v0x55fcabeab940_134;
v0x55fcabeab940_135 .array/port v0x55fcabeab940, 135;
v0x55fcabeab940_136 .array/port v0x55fcabeab940, 136;
v0x55fcabeab940_137 .array/port v0x55fcabeab940, 137;
v0x55fcabeab940_138 .array/port v0x55fcabeab940, 138;
E_0x55fcabeaae00/34 .event anyedge, v0x55fcabeab940_135, v0x55fcabeab940_136, v0x55fcabeab940_137, v0x55fcabeab940_138;
v0x55fcabeab940_139 .array/port v0x55fcabeab940, 139;
v0x55fcabeab940_140 .array/port v0x55fcabeab940, 140;
v0x55fcabeab940_141 .array/port v0x55fcabeab940, 141;
v0x55fcabeab940_142 .array/port v0x55fcabeab940, 142;
E_0x55fcabeaae00/35 .event anyedge, v0x55fcabeab940_139, v0x55fcabeab940_140, v0x55fcabeab940_141, v0x55fcabeab940_142;
v0x55fcabeab940_143 .array/port v0x55fcabeab940, 143;
v0x55fcabeab940_144 .array/port v0x55fcabeab940, 144;
v0x55fcabeab940_145 .array/port v0x55fcabeab940, 145;
v0x55fcabeab940_146 .array/port v0x55fcabeab940, 146;
E_0x55fcabeaae00/36 .event anyedge, v0x55fcabeab940_143, v0x55fcabeab940_144, v0x55fcabeab940_145, v0x55fcabeab940_146;
v0x55fcabeab940_147 .array/port v0x55fcabeab940, 147;
v0x55fcabeab940_148 .array/port v0x55fcabeab940, 148;
v0x55fcabeab940_149 .array/port v0x55fcabeab940, 149;
v0x55fcabeab940_150 .array/port v0x55fcabeab940, 150;
E_0x55fcabeaae00/37 .event anyedge, v0x55fcabeab940_147, v0x55fcabeab940_148, v0x55fcabeab940_149, v0x55fcabeab940_150;
v0x55fcabeab940_151 .array/port v0x55fcabeab940, 151;
v0x55fcabeab940_152 .array/port v0x55fcabeab940, 152;
v0x55fcabeab940_153 .array/port v0x55fcabeab940, 153;
v0x55fcabeab940_154 .array/port v0x55fcabeab940, 154;
E_0x55fcabeaae00/38 .event anyedge, v0x55fcabeab940_151, v0x55fcabeab940_152, v0x55fcabeab940_153, v0x55fcabeab940_154;
v0x55fcabeab940_155 .array/port v0x55fcabeab940, 155;
v0x55fcabeab940_156 .array/port v0x55fcabeab940, 156;
v0x55fcabeab940_157 .array/port v0x55fcabeab940, 157;
v0x55fcabeab940_158 .array/port v0x55fcabeab940, 158;
E_0x55fcabeaae00/39 .event anyedge, v0x55fcabeab940_155, v0x55fcabeab940_156, v0x55fcabeab940_157, v0x55fcabeab940_158;
v0x55fcabeab940_159 .array/port v0x55fcabeab940, 159;
v0x55fcabeab940_160 .array/port v0x55fcabeab940, 160;
v0x55fcabeab940_161 .array/port v0x55fcabeab940, 161;
v0x55fcabeab940_162 .array/port v0x55fcabeab940, 162;
E_0x55fcabeaae00/40 .event anyedge, v0x55fcabeab940_159, v0x55fcabeab940_160, v0x55fcabeab940_161, v0x55fcabeab940_162;
v0x55fcabeab940_163 .array/port v0x55fcabeab940, 163;
v0x55fcabeab940_164 .array/port v0x55fcabeab940, 164;
v0x55fcabeab940_165 .array/port v0x55fcabeab940, 165;
v0x55fcabeab940_166 .array/port v0x55fcabeab940, 166;
E_0x55fcabeaae00/41 .event anyedge, v0x55fcabeab940_163, v0x55fcabeab940_164, v0x55fcabeab940_165, v0x55fcabeab940_166;
v0x55fcabeab940_167 .array/port v0x55fcabeab940, 167;
v0x55fcabeab940_168 .array/port v0x55fcabeab940, 168;
v0x55fcabeab940_169 .array/port v0x55fcabeab940, 169;
v0x55fcabeab940_170 .array/port v0x55fcabeab940, 170;
E_0x55fcabeaae00/42 .event anyedge, v0x55fcabeab940_167, v0x55fcabeab940_168, v0x55fcabeab940_169, v0x55fcabeab940_170;
v0x55fcabeab940_171 .array/port v0x55fcabeab940, 171;
v0x55fcabeab940_172 .array/port v0x55fcabeab940, 172;
v0x55fcabeab940_173 .array/port v0x55fcabeab940, 173;
v0x55fcabeab940_174 .array/port v0x55fcabeab940, 174;
E_0x55fcabeaae00/43 .event anyedge, v0x55fcabeab940_171, v0x55fcabeab940_172, v0x55fcabeab940_173, v0x55fcabeab940_174;
v0x55fcabeab940_175 .array/port v0x55fcabeab940, 175;
v0x55fcabeab940_176 .array/port v0x55fcabeab940, 176;
v0x55fcabeab940_177 .array/port v0x55fcabeab940, 177;
v0x55fcabeab940_178 .array/port v0x55fcabeab940, 178;
E_0x55fcabeaae00/44 .event anyedge, v0x55fcabeab940_175, v0x55fcabeab940_176, v0x55fcabeab940_177, v0x55fcabeab940_178;
v0x55fcabeab940_179 .array/port v0x55fcabeab940, 179;
v0x55fcabeab940_180 .array/port v0x55fcabeab940, 180;
v0x55fcabeab940_181 .array/port v0x55fcabeab940, 181;
v0x55fcabeab940_182 .array/port v0x55fcabeab940, 182;
E_0x55fcabeaae00/45 .event anyedge, v0x55fcabeab940_179, v0x55fcabeab940_180, v0x55fcabeab940_181, v0x55fcabeab940_182;
v0x55fcabeab940_183 .array/port v0x55fcabeab940, 183;
v0x55fcabeab940_184 .array/port v0x55fcabeab940, 184;
v0x55fcabeab940_185 .array/port v0x55fcabeab940, 185;
v0x55fcabeab940_186 .array/port v0x55fcabeab940, 186;
E_0x55fcabeaae00/46 .event anyedge, v0x55fcabeab940_183, v0x55fcabeab940_184, v0x55fcabeab940_185, v0x55fcabeab940_186;
v0x55fcabeab940_187 .array/port v0x55fcabeab940, 187;
v0x55fcabeab940_188 .array/port v0x55fcabeab940, 188;
v0x55fcabeab940_189 .array/port v0x55fcabeab940, 189;
v0x55fcabeab940_190 .array/port v0x55fcabeab940, 190;
E_0x55fcabeaae00/47 .event anyedge, v0x55fcabeab940_187, v0x55fcabeab940_188, v0x55fcabeab940_189, v0x55fcabeab940_190;
v0x55fcabeab940_191 .array/port v0x55fcabeab940, 191;
v0x55fcabeab940_192 .array/port v0x55fcabeab940, 192;
v0x55fcabeab940_193 .array/port v0x55fcabeab940, 193;
v0x55fcabeab940_194 .array/port v0x55fcabeab940, 194;
E_0x55fcabeaae00/48 .event anyedge, v0x55fcabeab940_191, v0x55fcabeab940_192, v0x55fcabeab940_193, v0x55fcabeab940_194;
v0x55fcabeab940_195 .array/port v0x55fcabeab940, 195;
v0x55fcabeab940_196 .array/port v0x55fcabeab940, 196;
v0x55fcabeab940_197 .array/port v0x55fcabeab940, 197;
v0x55fcabeab940_198 .array/port v0x55fcabeab940, 198;
E_0x55fcabeaae00/49 .event anyedge, v0x55fcabeab940_195, v0x55fcabeab940_196, v0x55fcabeab940_197, v0x55fcabeab940_198;
v0x55fcabeab940_199 .array/port v0x55fcabeab940, 199;
v0x55fcabeab940_200 .array/port v0x55fcabeab940, 200;
v0x55fcabeab940_201 .array/port v0x55fcabeab940, 201;
v0x55fcabeab940_202 .array/port v0x55fcabeab940, 202;
E_0x55fcabeaae00/50 .event anyedge, v0x55fcabeab940_199, v0x55fcabeab940_200, v0x55fcabeab940_201, v0x55fcabeab940_202;
v0x55fcabeab940_203 .array/port v0x55fcabeab940, 203;
v0x55fcabeab940_204 .array/port v0x55fcabeab940, 204;
v0x55fcabeab940_205 .array/port v0x55fcabeab940, 205;
v0x55fcabeab940_206 .array/port v0x55fcabeab940, 206;
E_0x55fcabeaae00/51 .event anyedge, v0x55fcabeab940_203, v0x55fcabeab940_204, v0x55fcabeab940_205, v0x55fcabeab940_206;
v0x55fcabeab940_207 .array/port v0x55fcabeab940, 207;
v0x55fcabeab940_208 .array/port v0x55fcabeab940, 208;
v0x55fcabeab940_209 .array/port v0x55fcabeab940, 209;
v0x55fcabeab940_210 .array/port v0x55fcabeab940, 210;
E_0x55fcabeaae00/52 .event anyedge, v0x55fcabeab940_207, v0x55fcabeab940_208, v0x55fcabeab940_209, v0x55fcabeab940_210;
v0x55fcabeab940_211 .array/port v0x55fcabeab940, 211;
v0x55fcabeab940_212 .array/port v0x55fcabeab940, 212;
v0x55fcabeab940_213 .array/port v0x55fcabeab940, 213;
v0x55fcabeab940_214 .array/port v0x55fcabeab940, 214;
E_0x55fcabeaae00/53 .event anyedge, v0x55fcabeab940_211, v0x55fcabeab940_212, v0x55fcabeab940_213, v0x55fcabeab940_214;
v0x55fcabeab940_215 .array/port v0x55fcabeab940, 215;
v0x55fcabeab940_216 .array/port v0x55fcabeab940, 216;
v0x55fcabeab940_217 .array/port v0x55fcabeab940, 217;
v0x55fcabeab940_218 .array/port v0x55fcabeab940, 218;
E_0x55fcabeaae00/54 .event anyedge, v0x55fcabeab940_215, v0x55fcabeab940_216, v0x55fcabeab940_217, v0x55fcabeab940_218;
v0x55fcabeab940_219 .array/port v0x55fcabeab940, 219;
v0x55fcabeab940_220 .array/port v0x55fcabeab940, 220;
v0x55fcabeab940_221 .array/port v0x55fcabeab940, 221;
v0x55fcabeab940_222 .array/port v0x55fcabeab940, 222;
E_0x55fcabeaae00/55 .event anyedge, v0x55fcabeab940_219, v0x55fcabeab940_220, v0x55fcabeab940_221, v0x55fcabeab940_222;
v0x55fcabeab940_223 .array/port v0x55fcabeab940, 223;
v0x55fcabeab940_224 .array/port v0x55fcabeab940, 224;
v0x55fcabeab940_225 .array/port v0x55fcabeab940, 225;
v0x55fcabeab940_226 .array/port v0x55fcabeab940, 226;
E_0x55fcabeaae00/56 .event anyedge, v0x55fcabeab940_223, v0x55fcabeab940_224, v0x55fcabeab940_225, v0x55fcabeab940_226;
v0x55fcabeab940_227 .array/port v0x55fcabeab940, 227;
v0x55fcabeab940_228 .array/port v0x55fcabeab940, 228;
v0x55fcabeab940_229 .array/port v0x55fcabeab940, 229;
v0x55fcabeab940_230 .array/port v0x55fcabeab940, 230;
E_0x55fcabeaae00/57 .event anyedge, v0x55fcabeab940_227, v0x55fcabeab940_228, v0x55fcabeab940_229, v0x55fcabeab940_230;
v0x55fcabeab940_231 .array/port v0x55fcabeab940, 231;
v0x55fcabeab940_232 .array/port v0x55fcabeab940, 232;
v0x55fcabeab940_233 .array/port v0x55fcabeab940, 233;
v0x55fcabeab940_234 .array/port v0x55fcabeab940, 234;
E_0x55fcabeaae00/58 .event anyedge, v0x55fcabeab940_231, v0x55fcabeab940_232, v0x55fcabeab940_233, v0x55fcabeab940_234;
v0x55fcabeab940_235 .array/port v0x55fcabeab940, 235;
v0x55fcabeab940_236 .array/port v0x55fcabeab940, 236;
v0x55fcabeab940_237 .array/port v0x55fcabeab940, 237;
v0x55fcabeab940_238 .array/port v0x55fcabeab940, 238;
E_0x55fcabeaae00/59 .event anyedge, v0x55fcabeab940_235, v0x55fcabeab940_236, v0x55fcabeab940_237, v0x55fcabeab940_238;
v0x55fcabeab940_239 .array/port v0x55fcabeab940, 239;
v0x55fcabeab940_240 .array/port v0x55fcabeab940, 240;
v0x55fcabeab940_241 .array/port v0x55fcabeab940, 241;
v0x55fcabeab940_242 .array/port v0x55fcabeab940, 242;
E_0x55fcabeaae00/60 .event anyedge, v0x55fcabeab940_239, v0x55fcabeab940_240, v0x55fcabeab940_241, v0x55fcabeab940_242;
v0x55fcabeab940_243 .array/port v0x55fcabeab940, 243;
v0x55fcabeab940_244 .array/port v0x55fcabeab940, 244;
v0x55fcabeab940_245 .array/port v0x55fcabeab940, 245;
v0x55fcabeab940_246 .array/port v0x55fcabeab940, 246;
E_0x55fcabeaae00/61 .event anyedge, v0x55fcabeab940_243, v0x55fcabeab940_244, v0x55fcabeab940_245, v0x55fcabeab940_246;
v0x55fcabeab940_247 .array/port v0x55fcabeab940, 247;
v0x55fcabeab940_248 .array/port v0x55fcabeab940, 248;
v0x55fcabeab940_249 .array/port v0x55fcabeab940, 249;
v0x55fcabeab940_250 .array/port v0x55fcabeab940, 250;
E_0x55fcabeaae00/62 .event anyedge, v0x55fcabeab940_247, v0x55fcabeab940_248, v0x55fcabeab940_249, v0x55fcabeab940_250;
v0x55fcabeab940_251 .array/port v0x55fcabeab940, 251;
v0x55fcabeab940_252 .array/port v0x55fcabeab940, 252;
v0x55fcabeab940_253 .array/port v0x55fcabeab940, 253;
v0x55fcabeab940_254 .array/port v0x55fcabeab940, 254;
E_0x55fcabeaae00/63 .event anyedge, v0x55fcabeab940_251, v0x55fcabeab940_252, v0x55fcabeab940_253, v0x55fcabeab940_254;
v0x55fcabeab940_255 .array/port v0x55fcabeab940, 255;
E_0x55fcabeaae00/64 .event anyedge, v0x55fcabeab940_255;
E_0x55fcabeaae00 .event/or E_0x55fcabeaae00/0, E_0x55fcabeaae00/1, E_0x55fcabeaae00/2, E_0x55fcabeaae00/3, E_0x55fcabeaae00/4, E_0x55fcabeaae00/5, E_0x55fcabeaae00/6, E_0x55fcabeaae00/7, E_0x55fcabeaae00/8, E_0x55fcabeaae00/9, E_0x55fcabeaae00/10, E_0x55fcabeaae00/11, E_0x55fcabeaae00/12, E_0x55fcabeaae00/13, E_0x55fcabeaae00/14, E_0x55fcabeaae00/15, E_0x55fcabeaae00/16, E_0x55fcabeaae00/17, E_0x55fcabeaae00/18, E_0x55fcabeaae00/19, E_0x55fcabeaae00/20, E_0x55fcabeaae00/21, E_0x55fcabeaae00/22, E_0x55fcabeaae00/23, E_0x55fcabeaae00/24, E_0x55fcabeaae00/25, E_0x55fcabeaae00/26, E_0x55fcabeaae00/27, E_0x55fcabeaae00/28, E_0x55fcabeaae00/29, E_0x55fcabeaae00/30, E_0x55fcabeaae00/31, E_0x55fcabeaae00/32, E_0x55fcabeaae00/33, E_0x55fcabeaae00/34, E_0x55fcabeaae00/35, E_0x55fcabeaae00/36, E_0x55fcabeaae00/37, E_0x55fcabeaae00/38, E_0x55fcabeaae00/39, E_0x55fcabeaae00/40, E_0x55fcabeaae00/41, E_0x55fcabeaae00/42, E_0x55fcabeaae00/43, E_0x55fcabeaae00/44, E_0x55fcabeaae00/45, E_0x55fcabeaae00/46, E_0x55fcabeaae00/47, E_0x55fcabeaae00/48, E_0x55fcabeaae00/49, E_0x55fcabeaae00/50, E_0x55fcabeaae00/51, E_0x55fcabeaae00/52, E_0x55fcabeaae00/53, E_0x55fcabeaae00/54, E_0x55fcabeaae00/55, E_0x55fcabeaae00/56, E_0x55fcabeaae00/57, E_0x55fcabeaae00/58, E_0x55fcabeaae00/59, E_0x55fcabeaae00/60, E_0x55fcabeaae00/61, E_0x55fcabeaae00/62, E_0x55fcabeaae00/63, E_0x55fcabeaae00/64;
S_0x55fcabeae250 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55fcabe46360 .functor AND 1, v0x55fcabea2aa0_0, v0x55fcabeae8d0_0, C4<1>, C4<1>;
L_0x55fcabeee6d0 .functor OR 1, v0x55fcabea2c50_0, L_0x55fcabe46360, C4<0>, C4<0>;
L_0x55fcabeee9a0 .functor BUFZ 1, L_0x55fcabeee6d0, C4<0>, C4<0>, C4<0>;
v0x55fcabeafe70_0 .net *"_ivl_2", 0 0, L_0x55fcabe46360;  1 drivers
v0x55fcabeaff70_0 .net "branch", 0 0, v0x55fcabea2aa0_0;  alias, 1 drivers
v0x55fcabeb0030_0 .net "branch_taken", 0 0, v0x55fcabeae8d0_0;  1 drivers
v0x55fcabeb0130_0 .net "branch_target", 31 0, L_0x55fcabef2390;  alias, 1 drivers
v0x55fcabeb01d0_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabeb0270_0 .net "flush", 0 0, L_0x55fcabeee9a0;  alias, 1 drivers
v0x55fcabeb0310_0 .net "id_opcode", 3 0, L_0x55fcabeeeac0;  1 drivers
v0x55fcabeb03e0_0 .net "id_pc", 31 0, v0x55fcabeaa930_0;  alias, 1 drivers
v0x55fcabeb04d0_0 .net "jump", 0 0, v0x55fcabea2c50_0;  alias, 1 drivers
v0x55fcabeb0600_0 .net "next_pc", 31 0, L_0x55fcabeee7e0;  alias, 1 drivers
v0x55fcabeb06a0_0 .net "pc_mux_sel", 0 0, L_0x55fcabeee6d0;  1 drivers
v0x55fcabeb0740_0 .net "pc_out", 31 0, v0x55fcabeafbe0_0;  alias, 1 drivers
v0x55fcabeb0870_0 .net "pc_plus_one", 31 0, L_0x55fcabede520;  1 drivers
v0x55fcabeb0910_0 .net "prev_neg_flag", 0 0, v0x55fcabe9f4f0_0;  alias, 1 drivers
v0x55fcabeb0a00_0 .net "prev_zero_flag", 0 0, v0x55fcabe9f910_0;  alias, 1 drivers
v0x55fcabeb0af0_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
S_0x55fcabeae560 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55fcabeae250;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55fcabeaad50 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55fcabeaad90 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55fcabeae8d0_0 .var "branch_taken", 0 0;
v0x55fcabeae9b0_0 .net "neg_flag", 0 0, v0x55fcabe9f4f0_0;  alias, 1 drivers
v0x55fcabeaeaa0_0 .net "opcode", 3 0, L_0x55fcabeeeac0;  alias, 1 drivers
v0x55fcabeaeb70_0 .net "zero_flag", 0 0, v0x55fcabe9f910_0;  alias, 1 drivers
E_0x55fcabeae870 .event anyedge, v0x55fcabeaeaa0_0, v0x55fcabe9f910_0, v0x55fcabe9f4f0_0;
S_0x55fcabeaecb0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55fcabeae250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55fcabeaef00_0 .net "a", 31 0, v0x55fcabeafbe0_0;  alias, 1 drivers
L_0x7fa741fb7018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fcabeaf030_0 .net "b", 31 0, L_0x7fa741fb7018;  1 drivers
v0x55fcabeaf110_0 .net "out", 31 0, L_0x55fcabede520;  alias, 1 drivers
L_0x55fcabede520 .arith/sum 32, v0x55fcabeafbe0_0, L_0x7fa741fb7018;
S_0x55fcabeaf250 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55fcabeae250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55fcabeaf460_0 .net "in0", 31 0, L_0x55fcabede520;  alias, 1 drivers
v0x55fcabeaf530_0 .net "in1", 31 0, L_0x55fcabef2390;  alias, 1 drivers
v0x55fcabeaf620_0 .net "out", 31 0, L_0x55fcabeee7e0;  alias, 1 drivers
v0x55fcabeaf6e0_0 .net "sel", 0 0, L_0x55fcabeee6d0;  alias, 1 drivers
L_0x55fcabeee7e0 .functor MUXZ 32, L_0x55fcabede520, L_0x55fcabef2390, L_0x55fcabeee6d0, C4<>;
S_0x55fcabeaf850 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55fcabeae250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55fcabeafa30_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabeafaf0_0 .net "pc_in", 31 0, L_0x55fcabeee7e0;  alias, 1 drivers
v0x55fcabeafbe0_0 .var "pc_out", 31 0;
v0x55fcabeafcb0_0 .net "rst", 0 0, o0x7fa7422a3a98;  alias, 0 drivers
S_0x55fcabeb0d40 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55fcabef2430 .functor BUFZ 32, v0x55fcabe9f270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fcabef24a0 .functor BUFZ 6, v0x55fcabe9f690_0, C4<000000>, C4<000000>, C4<000000>;
o0x7fa7422ad5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x55fcabef2510 .functor BUFZ 6, o0x7fa7422ad5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7fa7422ad578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fcabef2580 .functor BUFZ 4, o0x7fa7422ad578, C4<0000>, C4<0000>, C4<0000>;
L_0x55fcabef2650 .functor BUFZ 1, v0x55fcabe9f910_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef2710 .functor BUFZ 1, v0x55fcabe9f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef27d0 .functor BUFZ 1, v0x55fcabe9f770_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef2840 .functor BUFZ 1, v0x55fcabe9f430_0, C4<0>, C4<0>, C4<0>;
v0x55fcabeb4c90_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabeb4e60_0 .net "ex_alu_result", 31 0, v0x55fcabe9f270_0;  alias, 1 drivers
v0x55fcabeb4f20_0 .net "ex_mem_to_reg", 0 0, v0x55fcabe9f430_0;  alias, 1 drivers
v0x55fcabeb4fc0_0 .net "ex_mem_write", 0 0, v0x55fcabea2db0_0;  alias, 1 drivers
v0x55fcabeb5060_0 .net "ex_neg_flag", 0 0, v0x55fcabe9f4f0_0;  alias, 1 drivers
v0x55fcabeb5150_0 .net "ex_opcode", 3 0, o0x7fa7422ad578;  0 drivers
v0x55fcabeb51f0_0 .net "ex_rd", 5 0, v0x55fcabe9f690_0;  alias, 1 drivers
v0x55fcabeb5300_0 .net "ex_reg_write", 0 0, v0x55fcabe9f770_0;  alias, 1 drivers
v0x55fcabeb53f0_0 .net "ex_rt", 5 0, o0x7fa7422ad5a8;  0 drivers
v0x55fcabeb54d0_0 .net "ex_write_data", 31 0, v0x55fcabe9f350_0;  alias, 1 drivers
v0x55fcabeb5590_0 .net "ex_zero_flag", 0 0, v0x55fcabe9f910_0;  alias, 1 drivers
v0x55fcabeb5630_0 .net "mem_alu_result", 31 0, L_0x55fcabef2430;  alias, 1 drivers
v0x55fcabeb56f0_0 .net "mem_mem_to_reg", 0 0, L_0x55fcabef2840;  alias, 1 drivers
v0x55fcabeb5790_0 .net "mem_neg_flag", 0 0, L_0x55fcabef2710;  alias, 1 drivers
v0x55fcabeb5850_0 .net "mem_opcode", 3 0, L_0x55fcabef2580;  1 drivers
v0x55fcabeb5930_0 .net "mem_rd", 5 0, L_0x55fcabef24a0;  alias, 1 drivers
v0x55fcabeb59f0_0 .net "mem_read_data", 31 0, v0x55fcabeb4a70_0;  alias, 1 drivers
v0x55fcabeb5ba0_0 .net "mem_reg_write", 0 0, L_0x55fcabef27d0;  alias, 1 drivers
v0x55fcabeb5c40_0 .net "mem_rt", 5 0, L_0x55fcabef2510;  1 drivers
v0x55fcabeb5ce0_0 .net "mem_zero_flag", 0 0, L_0x55fcabef2650;  alias, 1 drivers
S_0x55fcabeb11a0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55fcabeb0d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55fcabeb1350 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55fcabeb1dd0_0 .net "address", 31 0, v0x55fcabe9f270_0;  alias, 1 drivers
v0x55fcabeb1f00_0 .net "clk", 0 0, o0x7fa7422a3948;  alias, 0 drivers
v0x55fcabeb1fc0_0 .var/i "i", 31 0;
v0x55fcabeb2060 .array "mem", 255 0, 31 0;
v0x55fcabeb4930_0 .net "mem_write", 0 0, v0x55fcabea2db0_0;  alias, 1 drivers
v0x55fcabeb4a70_0 .var "read_data", 31 0;
v0x55fcabeb4b50_0 .net "write_data", 31 0, v0x55fcabe9f350_0;  alias, 1 drivers
E_0x55fcabeb1500 .event posedge, v0x55fcabe9de60_0, v0x55fcabe9e950_0;
v0x55fcabeb2060_0 .array/port v0x55fcabeb2060, 0;
v0x55fcabeb2060_1 .array/port v0x55fcabeb2060, 1;
v0x55fcabeb2060_2 .array/port v0x55fcabeb2060, 2;
E_0x55fcabeb1580/0 .event anyedge, v0x55fcabe9f270_0, v0x55fcabeb2060_0, v0x55fcabeb2060_1, v0x55fcabeb2060_2;
v0x55fcabeb2060_3 .array/port v0x55fcabeb2060, 3;
v0x55fcabeb2060_4 .array/port v0x55fcabeb2060, 4;
v0x55fcabeb2060_5 .array/port v0x55fcabeb2060, 5;
v0x55fcabeb2060_6 .array/port v0x55fcabeb2060, 6;
E_0x55fcabeb1580/1 .event anyedge, v0x55fcabeb2060_3, v0x55fcabeb2060_4, v0x55fcabeb2060_5, v0x55fcabeb2060_6;
v0x55fcabeb2060_7 .array/port v0x55fcabeb2060, 7;
v0x55fcabeb2060_8 .array/port v0x55fcabeb2060, 8;
v0x55fcabeb2060_9 .array/port v0x55fcabeb2060, 9;
v0x55fcabeb2060_10 .array/port v0x55fcabeb2060, 10;
E_0x55fcabeb1580/2 .event anyedge, v0x55fcabeb2060_7, v0x55fcabeb2060_8, v0x55fcabeb2060_9, v0x55fcabeb2060_10;
v0x55fcabeb2060_11 .array/port v0x55fcabeb2060, 11;
v0x55fcabeb2060_12 .array/port v0x55fcabeb2060, 12;
v0x55fcabeb2060_13 .array/port v0x55fcabeb2060, 13;
v0x55fcabeb2060_14 .array/port v0x55fcabeb2060, 14;
E_0x55fcabeb1580/3 .event anyedge, v0x55fcabeb2060_11, v0x55fcabeb2060_12, v0x55fcabeb2060_13, v0x55fcabeb2060_14;
v0x55fcabeb2060_15 .array/port v0x55fcabeb2060, 15;
v0x55fcabeb2060_16 .array/port v0x55fcabeb2060, 16;
v0x55fcabeb2060_17 .array/port v0x55fcabeb2060, 17;
v0x55fcabeb2060_18 .array/port v0x55fcabeb2060, 18;
E_0x55fcabeb1580/4 .event anyedge, v0x55fcabeb2060_15, v0x55fcabeb2060_16, v0x55fcabeb2060_17, v0x55fcabeb2060_18;
v0x55fcabeb2060_19 .array/port v0x55fcabeb2060, 19;
v0x55fcabeb2060_20 .array/port v0x55fcabeb2060, 20;
v0x55fcabeb2060_21 .array/port v0x55fcabeb2060, 21;
v0x55fcabeb2060_22 .array/port v0x55fcabeb2060, 22;
E_0x55fcabeb1580/5 .event anyedge, v0x55fcabeb2060_19, v0x55fcabeb2060_20, v0x55fcabeb2060_21, v0x55fcabeb2060_22;
v0x55fcabeb2060_23 .array/port v0x55fcabeb2060, 23;
v0x55fcabeb2060_24 .array/port v0x55fcabeb2060, 24;
v0x55fcabeb2060_25 .array/port v0x55fcabeb2060, 25;
v0x55fcabeb2060_26 .array/port v0x55fcabeb2060, 26;
E_0x55fcabeb1580/6 .event anyedge, v0x55fcabeb2060_23, v0x55fcabeb2060_24, v0x55fcabeb2060_25, v0x55fcabeb2060_26;
v0x55fcabeb2060_27 .array/port v0x55fcabeb2060, 27;
v0x55fcabeb2060_28 .array/port v0x55fcabeb2060, 28;
v0x55fcabeb2060_29 .array/port v0x55fcabeb2060, 29;
v0x55fcabeb2060_30 .array/port v0x55fcabeb2060, 30;
E_0x55fcabeb1580/7 .event anyedge, v0x55fcabeb2060_27, v0x55fcabeb2060_28, v0x55fcabeb2060_29, v0x55fcabeb2060_30;
v0x55fcabeb2060_31 .array/port v0x55fcabeb2060, 31;
v0x55fcabeb2060_32 .array/port v0x55fcabeb2060, 32;
v0x55fcabeb2060_33 .array/port v0x55fcabeb2060, 33;
v0x55fcabeb2060_34 .array/port v0x55fcabeb2060, 34;
E_0x55fcabeb1580/8 .event anyedge, v0x55fcabeb2060_31, v0x55fcabeb2060_32, v0x55fcabeb2060_33, v0x55fcabeb2060_34;
v0x55fcabeb2060_35 .array/port v0x55fcabeb2060, 35;
v0x55fcabeb2060_36 .array/port v0x55fcabeb2060, 36;
v0x55fcabeb2060_37 .array/port v0x55fcabeb2060, 37;
v0x55fcabeb2060_38 .array/port v0x55fcabeb2060, 38;
E_0x55fcabeb1580/9 .event anyedge, v0x55fcabeb2060_35, v0x55fcabeb2060_36, v0x55fcabeb2060_37, v0x55fcabeb2060_38;
v0x55fcabeb2060_39 .array/port v0x55fcabeb2060, 39;
v0x55fcabeb2060_40 .array/port v0x55fcabeb2060, 40;
v0x55fcabeb2060_41 .array/port v0x55fcabeb2060, 41;
v0x55fcabeb2060_42 .array/port v0x55fcabeb2060, 42;
E_0x55fcabeb1580/10 .event anyedge, v0x55fcabeb2060_39, v0x55fcabeb2060_40, v0x55fcabeb2060_41, v0x55fcabeb2060_42;
v0x55fcabeb2060_43 .array/port v0x55fcabeb2060, 43;
v0x55fcabeb2060_44 .array/port v0x55fcabeb2060, 44;
v0x55fcabeb2060_45 .array/port v0x55fcabeb2060, 45;
v0x55fcabeb2060_46 .array/port v0x55fcabeb2060, 46;
E_0x55fcabeb1580/11 .event anyedge, v0x55fcabeb2060_43, v0x55fcabeb2060_44, v0x55fcabeb2060_45, v0x55fcabeb2060_46;
v0x55fcabeb2060_47 .array/port v0x55fcabeb2060, 47;
v0x55fcabeb2060_48 .array/port v0x55fcabeb2060, 48;
v0x55fcabeb2060_49 .array/port v0x55fcabeb2060, 49;
v0x55fcabeb2060_50 .array/port v0x55fcabeb2060, 50;
E_0x55fcabeb1580/12 .event anyedge, v0x55fcabeb2060_47, v0x55fcabeb2060_48, v0x55fcabeb2060_49, v0x55fcabeb2060_50;
v0x55fcabeb2060_51 .array/port v0x55fcabeb2060, 51;
v0x55fcabeb2060_52 .array/port v0x55fcabeb2060, 52;
v0x55fcabeb2060_53 .array/port v0x55fcabeb2060, 53;
v0x55fcabeb2060_54 .array/port v0x55fcabeb2060, 54;
E_0x55fcabeb1580/13 .event anyedge, v0x55fcabeb2060_51, v0x55fcabeb2060_52, v0x55fcabeb2060_53, v0x55fcabeb2060_54;
v0x55fcabeb2060_55 .array/port v0x55fcabeb2060, 55;
v0x55fcabeb2060_56 .array/port v0x55fcabeb2060, 56;
v0x55fcabeb2060_57 .array/port v0x55fcabeb2060, 57;
v0x55fcabeb2060_58 .array/port v0x55fcabeb2060, 58;
E_0x55fcabeb1580/14 .event anyedge, v0x55fcabeb2060_55, v0x55fcabeb2060_56, v0x55fcabeb2060_57, v0x55fcabeb2060_58;
v0x55fcabeb2060_59 .array/port v0x55fcabeb2060, 59;
v0x55fcabeb2060_60 .array/port v0x55fcabeb2060, 60;
v0x55fcabeb2060_61 .array/port v0x55fcabeb2060, 61;
v0x55fcabeb2060_62 .array/port v0x55fcabeb2060, 62;
E_0x55fcabeb1580/15 .event anyedge, v0x55fcabeb2060_59, v0x55fcabeb2060_60, v0x55fcabeb2060_61, v0x55fcabeb2060_62;
v0x55fcabeb2060_63 .array/port v0x55fcabeb2060, 63;
v0x55fcabeb2060_64 .array/port v0x55fcabeb2060, 64;
v0x55fcabeb2060_65 .array/port v0x55fcabeb2060, 65;
v0x55fcabeb2060_66 .array/port v0x55fcabeb2060, 66;
E_0x55fcabeb1580/16 .event anyedge, v0x55fcabeb2060_63, v0x55fcabeb2060_64, v0x55fcabeb2060_65, v0x55fcabeb2060_66;
v0x55fcabeb2060_67 .array/port v0x55fcabeb2060, 67;
v0x55fcabeb2060_68 .array/port v0x55fcabeb2060, 68;
v0x55fcabeb2060_69 .array/port v0x55fcabeb2060, 69;
v0x55fcabeb2060_70 .array/port v0x55fcabeb2060, 70;
E_0x55fcabeb1580/17 .event anyedge, v0x55fcabeb2060_67, v0x55fcabeb2060_68, v0x55fcabeb2060_69, v0x55fcabeb2060_70;
v0x55fcabeb2060_71 .array/port v0x55fcabeb2060, 71;
v0x55fcabeb2060_72 .array/port v0x55fcabeb2060, 72;
v0x55fcabeb2060_73 .array/port v0x55fcabeb2060, 73;
v0x55fcabeb2060_74 .array/port v0x55fcabeb2060, 74;
E_0x55fcabeb1580/18 .event anyedge, v0x55fcabeb2060_71, v0x55fcabeb2060_72, v0x55fcabeb2060_73, v0x55fcabeb2060_74;
v0x55fcabeb2060_75 .array/port v0x55fcabeb2060, 75;
v0x55fcabeb2060_76 .array/port v0x55fcabeb2060, 76;
v0x55fcabeb2060_77 .array/port v0x55fcabeb2060, 77;
v0x55fcabeb2060_78 .array/port v0x55fcabeb2060, 78;
E_0x55fcabeb1580/19 .event anyedge, v0x55fcabeb2060_75, v0x55fcabeb2060_76, v0x55fcabeb2060_77, v0x55fcabeb2060_78;
v0x55fcabeb2060_79 .array/port v0x55fcabeb2060, 79;
v0x55fcabeb2060_80 .array/port v0x55fcabeb2060, 80;
v0x55fcabeb2060_81 .array/port v0x55fcabeb2060, 81;
v0x55fcabeb2060_82 .array/port v0x55fcabeb2060, 82;
E_0x55fcabeb1580/20 .event anyedge, v0x55fcabeb2060_79, v0x55fcabeb2060_80, v0x55fcabeb2060_81, v0x55fcabeb2060_82;
v0x55fcabeb2060_83 .array/port v0x55fcabeb2060, 83;
v0x55fcabeb2060_84 .array/port v0x55fcabeb2060, 84;
v0x55fcabeb2060_85 .array/port v0x55fcabeb2060, 85;
v0x55fcabeb2060_86 .array/port v0x55fcabeb2060, 86;
E_0x55fcabeb1580/21 .event anyedge, v0x55fcabeb2060_83, v0x55fcabeb2060_84, v0x55fcabeb2060_85, v0x55fcabeb2060_86;
v0x55fcabeb2060_87 .array/port v0x55fcabeb2060, 87;
v0x55fcabeb2060_88 .array/port v0x55fcabeb2060, 88;
v0x55fcabeb2060_89 .array/port v0x55fcabeb2060, 89;
v0x55fcabeb2060_90 .array/port v0x55fcabeb2060, 90;
E_0x55fcabeb1580/22 .event anyedge, v0x55fcabeb2060_87, v0x55fcabeb2060_88, v0x55fcabeb2060_89, v0x55fcabeb2060_90;
v0x55fcabeb2060_91 .array/port v0x55fcabeb2060, 91;
v0x55fcabeb2060_92 .array/port v0x55fcabeb2060, 92;
v0x55fcabeb2060_93 .array/port v0x55fcabeb2060, 93;
v0x55fcabeb2060_94 .array/port v0x55fcabeb2060, 94;
E_0x55fcabeb1580/23 .event anyedge, v0x55fcabeb2060_91, v0x55fcabeb2060_92, v0x55fcabeb2060_93, v0x55fcabeb2060_94;
v0x55fcabeb2060_95 .array/port v0x55fcabeb2060, 95;
v0x55fcabeb2060_96 .array/port v0x55fcabeb2060, 96;
v0x55fcabeb2060_97 .array/port v0x55fcabeb2060, 97;
v0x55fcabeb2060_98 .array/port v0x55fcabeb2060, 98;
E_0x55fcabeb1580/24 .event anyedge, v0x55fcabeb2060_95, v0x55fcabeb2060_96, v0x55fcabeb2060_97, v0x55fcabeb2060_98;
v0x55fcabeb2060_99 .array/port v0x55fcabeb2060, 99;
v0x55fcabeb2060_100 .array/port v0x55fcabeb2060, 100;
v0x55fcabeb2060_101 .array/port v0x55fcabeb2060, 101;
v0x55fcabeb2060_102 .array/port v0x55fcabeb2060, 102;
E_0x55fcabeb1580/25 .event anyedge, v0x55fcabeb2060_99, v0x55fcabeb2060_100, v0x55fcabeb2060_101, v0x55fcabeb2060_102;
v0x55fcabeb2060_103 .array/port v0x55fcabeb2060, 103;
v0x55fcabeb2060_104 .array/port v0x55fcabeb2060, 104;
v0x55fcabeb2060_105 .array/port v0x55fcabeb2060, 105;
v0x55fcabeb2060_106 .array/port v0x55fcabeb2060, 106;
E_0x55fcabeb1580/26 .event anyedge, v0x55fcabeb2060_103, v0x55fcabeb2060_104, v0x55fcabeb2060_105, v0x55fcabeb2060_106;
v0x55fcabeb2060_107 .array/port v0x55fcabeb2060, 107;
v0x55fcabeb2060_108 .array/port v0x55fcabeb2060, 108;
v0x55fcabeb2060_109 .array/port v0x55fcabeb2060, 109;
v0x55fcabeb2060_110 .array/port v0x55fcabeb2060, 110;
E_0x55fcabeb1580/27 .event anyedge, v0x55fcabeb2060_107, v0x55fcabeb2060_108, v0x55fcabeb2060_109, v0x55fcabeb2060_110;
v0x55fcabeb2060_111 .array/port v0x55fcabeb2060, 111;
v0x55fcabeb2060_112 .array/port v0x55fcabeb2060, 112;
v0x55fcabeb2060_113 .array/port v0x55fcabeb2060, 113;
v0x55fcabeb2060_114 .array/port v0x55fcabeb2060, 114;
E_0x55fcabeb1580/28 .event anyedge, v0x55fcabeb2060_111, v0x55fcabeb2060_112, v0x55fcabeb2060_113, v0x55fcabeb2060_114;
v0x55fcabeb2060_115 .array/port v0x55fcabeb2060, 115;
v0x55fcabeb2060_116 .array/port v0x55fcabeb2060, 116;
v0x55fcabeb2060_117 .array/port v0x55fcabeb2060, 117;
v0x55fcabeb2060_118 .array/port v0x55fcabeb2060, 118;
E_0x55fcabeb1580/29 .event anyedge, v0x55fcabeb2060_115, v0x55fcabeb2060_116, v0x55fcabeb2060_117, v0x55fcabeb2060_118;
v0x55fcabeb2060_119 .array/port v0x55fcabeb2060, 119;
v0x55fcabeb2060_120 .array/port v0x55fcabeb2060, 120;
v0x55fcabeb2060_121 .array/port v0x55fcabeb2060, 121;
v0x55fcabeb2060_122 .array/port v0x55fcabeb2060, 122;
E_0x55fcabeb1580/30 .event anyedge, v0x55fcabeb2060_119, v0x55fcabeb2060_120, v0x55fcabeb2060_121, v0x55fcabeb2060_122;
v0x55fcabeb2060_123 .array/port v0x55fcabeb2060, 123;
v0x55fcabeb2060_124 .array/port v0x55fcabeb2060, 124;
v0x55fcabeb2060_125 .array/port v0x55fcabeb2060, 125;
v0x55fcabeb2060_126 .array/port v0x55fcabeb2060, 126;
E_0x55fcabeb1580/31 .event anyedge, v0x55fcabeb2060_123, v0x55fcabeb2060_124, v0x55fcabeb2060_125, v0x55fcabeb2060_126;
v0x55fcabeb2060_127 .array/port v0x55fcabeb2060, 127;
v0x55fcabeb2060_128 .array/port v0x55fcabeb2060, 128;
v0x55fcabeb2060_129 .array/port v0x55fcabeb2060, 129;
v0x55fcabeb2060_130 .array/port v0x55fcabeb2060, 130;
E_0x55fcabeb1580/32 .event anyedge, v0x55fcabeb2060_127, v0x55fcabeb2060_128, v0x55fcabeb2060_129, v0x55fcabeb2060_130;
v0x55fcabeb2060_131 .array/port v0x55fcabeb2060, 131;
v0x55fcabeb2060_132 .array/port v0x55fcabeb2060, 132;
v0x55fcabeb2060_133 .array/port v0x55fcabeb2060, 133;
v0x55fcabeb2060_134 .array/port v0x55fcabeb2060, 134;
E_0x55fcabeb1580/33 .event anyedge, v0x55fcabeb2060_131, v0x55fcabeb2060_132, v0x55fcabeb2060_133, v0x55fcabeb2060_134;
v0x55fcabeb2060_135 .array/port v0x55fcabeb2060, 135;
v0x55fcabeb2060_136 .array/port v0x55fcabeb2060, 136;
v0x55fcabeb2060_137 .array/port v0x55fcabeb2060, 137;
v0x55fcabeb2060_138 .array/port v0x55fcabeb2060, 138;
E_0x55fcabeb1580/34 .event anyedge, v0x55fcabeb2060_135, v0x55fcabeb2060_136, v0x55fcabeb2060_137, v0x55fcabeb2060_138;
v0x55fcabeb2060_139 .array/port v0x55fcabeb2060, 139;
v0x55fcabeb2060_140 .array/port v0x55fcabeb2060, 140;
v0x55fcabeb2060_141 .array/port v0x55fcabeb2060, 141;
v0x55fcabeb2060_142 .array/port v0x55fcabeb2060, 142;
E_0x55fcabeb1580/35 .event anyedge, v0x55fcabeb2060_139, v0x55fcabeb2060_140, v0x55fcabeb2060_141, v0x55fcabeb2060_142;
v0x55fcabeb2060_143 .array/port v0x55fcabeb2060, 143;
v0x55fcabeb2060_144 .array/port v0x55fcabeb2060, 144;
v0x55fcabeb2060_145 .array/port v0x55fcabeb2060, 145;
v0x55fcabeb2060_146 .array/port v0x55fcabeb2060, 146;
E_0x55fcabeb1580/36 .event anyedge, v0x55fcabeb2060_143, v0x55fcabeb2060_144, v0x55fcabeb2060_145, v0x55fcabeb2060_146;
v0x55fcabeb2060_147 .array/port v0x55fcabeb2060, 147;
v0x55fcabeb2060_148 .array/port v0x55fcabeb2060, 148;
v0x55fcabeb2060_149 .array/port v0x55fcabeb2060, 149;
v0x55fcabeb2060_150 .array/port v0x55fcabeb2060, 150;
E_0x55fcabeb1580/37 .event anyedge, v0x55fcabeb2060_147, v0x55fcabeb2060_148, v0x55fcabeb2060_149, v0x55fcabeb2060_150;
v0x55fcabeb2060_151 .array/port v0x55fcabeb2060, 151;
v0x55fcabeb2060_152 .array/port v0x55fcabeb2060, 152;
v0x55fcabeb2060_153 .array/port v0x55fcabeb2060, 153;
v0x55fcabeb2060_154 .array/port v0x55fcabeb2060, 154;
E_0x55fcabeb1580/38 .event anyedge, v0x55fcabeb2060_151, v0x55fcabeb2060_152, v0x55fcabeb2060_153, v0x55fcabeb2060_154;
v0x55fcabeb2060_155 .array/port v0x55fcabeb2060, 155;
v0x55fcabeb2060_156 .array/port v0x55fcabeb2060, 156;
v0x55fcabeb2060_157 .array/port v0x55fcabeb2060, 157;
v0x55fcabeb2060_158 .array/port v0x55fcabeb2060, 158;
E_0x55fcabeb1580/39 .event anyedge, v0x55fcabeb2060_155, v0x55fcabeb2060_156, v0x55fcabeb2060_157, v0x55fcabeb2060_158;
v0x55fcabeb2060_159 .array/port v0x55fcabeb2060, 159;
v0x55fcabeb2060_160 .array/port v0x55fcabeb2060, 160;
v0x55fcabeb2060_161 .array/port v0x55fcabeb2060, 161;
v0x55fcabeb2060_162 .array/port v0x55fcabeb2060, 162;
E_0x55fcabeb1580/40 .event anyedge, v0x55fcabeb2060_159, v0x55fcabeb2060_160, v0x55fcabeb2060_161, v0x55fcabeb2060_162;
v0x55fcabeb2060_163 .array/port v0x55fcabeb2060, 163;
v0x55fcabeb2060_164 .array/port v0x55fcabeb2060, 164;
v0x55fcabeb2060_165 .array/port v0x55fcabeb2060, 165;
v0x55fcabeb2060_166 .array/port v0x55fcabeb2060, 166;
E_0x55fcabeb1580/41 .event anyedge, v0x55fcabeb2060_163, v0x55fcabeb2060_164, v0x55fcabeb2060_165, v0x55fcabeb2060_166;
v0x55fcabeb2060_167 .array/port v0x55fcabeb2060, 167;
v0x55fcabeb2060_168 .array/port v0x55fcabeb2060, 168;
v0x55fcabeb2060_169 .array/port v0x55fcabeb2060, 169;
v0x55fcabeb2060_170 .array/port v0x55fcabeb2060, 170;
E_0x55fcabeb1580/42 .event anyedge, v0x55fcabeb2060_167, v0x55fcabeb2060_168, v0x55fcabeb2060_169, v0x55fcabeb2060_170;
v0x55fcabeb2060_171 .array/port v0x55fcabeb2060, 171;
v0x55fcabeb2060_172 .array/port v0x55fcabeb2060, 172;
v0x55fcabeb2060_173 .array/port v0x55fcabeb2060, 173;
v0x55fcabeb2060_174 .array/port v0x55fcabeb2060, 174;
E_0x55fcabeb1580/43 .event anyedge, v0x55fcabeb2060_171, v0x55fcabeb2060_172, v0x55fcabeb2060_173, v0x55fcabeb2060_174;
v0x55fcabeb2060_175 .array/port v0x55fcabeb2060, 175;
v0x55fcabeb2060_176 .array/port v0x55fcabeb2060, 176;
v0x55fcabeb2060_177 .array/port v0x55fcabeb2060, 177;
v0x55fcabeb2060_178 .array/port v0x55fcabeb2060, 178;
E_0x55fcabeb1580/44 .event anyedge, v0x55fcabeb2060_175, v0x55fcabeb2060_176, v0x55fcabeb2060_177, v0x55fcabeb2060_178;
v0x55fcabeb2060_179 .array/port v0x55fcabeb2060, 179;
v0x55fcabeb2060_180 .array/port v0x55fcabeb2060, 180;
v0x55fcabeb2060_181 .array/port v0x55fcabeb2060, 181;
v0x55fcabeb2060_182 .array/port v0x55fcabeb2060, 182;
E_0x55fcabeb1580/45 .event anyedge, v0x55fcabeb2060_179, v0x55fcabeb2060_180, v0x55fcabeb2060_181, v0x55fcabeb2060_182;
v0x55fcabeb2060_183 .array/port v0x55fcabeb2060, 183;
v0x55fcabeb2060_184 .array/port v0x55fcabeb2060, 184;
v0x55fcabeb2060_185 .array/port v0x55fcabeb2060, 185;
v0x55fcabeb2060_186 .array/port v0x55fcabeb2060, 186;
E_0x55fcabeb1580/46 .event anyedge, v0x55fcabeb2060_183, v0x55fcabeb2060_184, v0x55fcabeb2060_185, v0x55fcabeb2060_186;
v0x55fcabeb2060_187 .array/port v0x55fcabeb2060, 187;
v0x55fcabeb2060_188 .array/port v0x55fcabeb2060, 188;
v0x55fcabeb2060_189 .array/port v0x55fcabeb2060, 189;
v0x55fcabeb2060_190 .array/port v0x55fcabeb2060, 190;
E_0x55fcabeb1580/47 .event anyedge, v0x55fcabeb2060_187, v0x55fcabeb2060_188, v0x55fcabeb2060_189, v0x55fcabeb2060_190;
v0x55fcabeb2060_191 .array/port v0x55fcabeb2060, 191;
v0x55fcabeb2060_192 .array/port v0x55fcabeb2060, 192;
v0x55fcabeb2060_193 .array/port v0x55fcabeb2060, 193;
v0x55fcabeb2060_194 .array/port v0x55fcabeb2060, 194;
E_0x55fcabeb1580/48 .event anyedge, v0x55fcabeb2060_191, v0x55fcabeb2060_192, v0x55fcabeb2060_193, v0x55fcabeb2060_194;
v0x55fcabeb2060_195 .array/port v0x55fcabeb2060, 195;
v0x55fcabeb2060_196 .array/port v0x55fcabeb2060, 196;
v0x55fcabeb2060_197 .array/port v0x55fcabeb2060, 197;
v0x55fcabeb2060_198 .array/port v0x55fcabeb2060, 198;
E_0x55fcabeb1580/49 .event anyedge, v0x55fcabeb2060_195, v0x55fcabeb2060_196, v0x55fcabeb2060_197, v0x55fcabeb2060_198;
v0x55fcabeb2060_199 .array/port v0x55fcabeb2060, 199;
v0x55fcabeb2060_200 .array/port v0x55fcabeb2060, 200;
v0x55fcabeb2060_201 .array/port v0x55fcabeb2060, 201;
v0x55fcabeb2060_202 .array/port v0x55fcabeb2060, 202;
E_0x55fcabeb1580/50 .event anyedge, v0x55fcabeb2060_199, v0x55fcabeb2060_200, v0x55fcabeb2060_201, v0x55fcabeb2060_202;
v0x55fcabeb2060_203 .array/port v0x55fcabeb2060, 203;
v0x55fcabeb2060_204 .array/port v0x55fcabeb2060, 204;
v0x55fcabeb2060_205 .array/port v0x55fcabeb2060, 205;
v0x55fcabeb2060_206 .array/port v0x55fcabeb2060, 206;
E_0x55fcabeb1580/51 .event anyedge, v0x55fcabeb2060_203, v0x55fcabeb2060_204, v0x55fcabeb2060_205, v0x55fcabeb2060_206;
v0x55fcabeb2060_207 .array/port v0x55fcabeb2060, 207;
v0x55fcabeb2060_208 .array/port v0x55fcabeb2060, 208;
v0x55fcabeb2060_209 .array/port v0x55fcabeb2060, 209;
v0x55fcabeb2060_210 .array/port v0x55fcabeb2060, 210;
E_0x55fcabeb1580/52 .event anyedge, v0x55fcabeb2060_207, v0x55fcabeb2060_208, v0x55fcabeb2060_209, v0x55fcabeb2060_210;
v0x55fcabeb2060_211 .array/port v0x55fcabeb2060, 211;
v0x55fcabeb2060_212 .array/port v0x55fcabeb2060, 212;
v0x55fcabeb2060_213 .array/port v0x55fcabeb2060, 213;
v0x55fcabeb2060_214 .array/port v0x55fcabeb2060, 214;
E_0x55fcabeb1580/53 .event anyedge, v0x55fcabeb2060_211, v0x55fcabeb2060_212, v0x55fcabeb2060_213, v0x55fcabeb2060_214;
v0x55fcabeb2060_215 .array/port v0x55fcabeb2060, 215;
v0x55fcabeb2060_216 .array/port v0x55fcabeb2060, 216;
v0x55fcabeb2060_217 .array/port v0x55fcabeb2060, 217;
v0x55fcabeb2060_218 .array/port v0x55fcabeb2060, 218;
E_0x55fcabeb1580/54 .event anyedge, v0x55fcabeb2060_215, v0x55fcabeb2060_216, v0x55fcabeb2060_217, v0x55fcabeb2060_218;
v0x55fcabeb2060_219 .array/port v0x55fcabeb2060, 219;
v0x55fcabeb2060_220 .array/port v0x55fcabeb2060, 220;
v0x55fcabeb2060_221 .array/port v0x55fcabeb2060, 221;
v0x55fcabeb2060_222 .array/port v0x55fcabeb2060, 222;
E_0x55fcabeb1580/55 .event anyedge, v0x55fcabeb2060_219, v0x55fcabeb2060_220, v0x55fcabeb2060_221, v0x55fcabeb2060_222;
v0x55fcabeb2060_223 .array/port v0x55fcabeb2060, 223;
v0x55fcabeb2060_224 .array/port v0x55fcabeb2060, 224;
v0x55fcabeb2060_225 .array/port v0x55fcabeb2060, 225;
v0x55fcabeb2060_226 .array/port v0x55fcabeb2060, 226;
E_0x55fcabeb1580/56 .event anyedge, v0x55fcabeb2060_223, v0x55fcabeb2060_224, v0x55fcabeb2060_225, v0x55fcabeb2060_226;
v0x55fcabeb2060_227 .array/port v0x55fcabeb2060, 227;
v0x55fcabeb2060_228 .array/port v0x55fcabeb2060, 228;
v0x55fcabeb2060_229 .array/port v0x55fcabeb2060, 229;
v0x55fcabeb2060_230 .array/port v0x55fcabeb2060, 230;
E_0x55fcabeb1580/57 .event anyedge, v0x55fcabeb2060_227, v0x55fcabeb2060_228, v0x55fcabeb2060_229, v0x55fcabeb2060_230;
v0x55fcabeb2060_231 .array/port v0x55fcabeb2060, 231;
v0x55fcabeb2060_232 .array/port v0x55fcabeb2060, 232;
v0x55fcabeb2060_233 .array/port v0x55fcabeb2060, 233;
v0x55fcabeb2060_234 .array/port v0x55fcabeb2060, 234;
E_0x55fcabeb1580/58 .event anyedge, v0x55fcabeb2060_231, v0x55fcabeb2060_232, v0x55fcabeb2060_233, v0x55fcabeb2060_234;
v0x55fcabeb2060_235 .array/port v0x55fcabeb2060, 235;
v0x55fcabeb2060_236 .array/port v0x55fcabeb2060, 236;
v0x55fcabeb2060_237 .array/port v0x55fcabeb2060, 237;
v0x55fcabeb2060_238 .array/port v0x55fcabeb2060, 238;
E_0x55fcabeb1580/59 .event anyedge, v0x55fcabeb2060_235, v0x55fcabeb2060_236, v0x55fcabeb2060_237, v0x55fcabeb2060_238;
v0x55fcabeb2060_239 .array/port v0x55fcabeb2060, 239;
v0x55fcabeb2060_240 .array/port v0x55fcabeb2060, 240;
v0x55fcabeb2060_241 .array/port v0x55fcabeb2060, 241;
v0x55fcabeb2060_242 .array/port v0x55fcabeb2060, 242;
E_0x55fcabeb1580/60 .event anyedge, v0x55fcabeb2060_239, v0x55fcabeb2060_240, v0x55fcabeb2060_241, v0x55fcabeb2060_242;
v0x55fcabeb2060_243 .array/port v0x55fcabeb2060, 243;
v0x55fcabeb2060_244 .array/port v0x55fcabeb2060, 244;
v0x55fcabeb2060_245 .array/port v0x55fcabeb2060, 245;
v0x55fcabeb2060_246 .array/port v0x55fcabeb2060, 246;
E_0x55fcabeb1580/61 .event anyedge, v0x55fcabeb2060_243, v0x55fcabeb2060_244, v0x55fcabeb2060_245, v0x55fcabeb2060_246;
v0x55fcabeb2060_247 .array/port v0x55fcabeb2060, 247;
v0x55fcabeb2060_248 .array/port v0x55fcabeb2060, 248;
v0x55fcabeb2060_249 .array/port v0x55fcabeb2060, 249;
v0x55fcabeb2060_250 .array/port v0x55fcabeb2060, 250;
E_0x55fcabeb1580/62 .event anyedge, v0x55fcabeb2060_247, v0x55fcabeb2060_248, v0x55fcabeb2060_249, v0x55fcabeb2060_250;
v0x55fcabeb2060_251 .array/port v0x55fcabeb2060, 251;
v0x55fcabeb2060_252 .array/port v0x55fcabeb2060, 252;
v0x55fcabeb2060_253 .array/port v0x55fcabeb2060, 253;
v0x55fcabeb2060_254 .array/port v0x55fcabeb2060, 254;
E_0x55fcabeb1580/63 .event anyedge, v0x55fcabeb2060_251, v0x55fcabeb2060_252, v0x55fcabeb2060_253, v0x55fcabeb2060_254;
v0x55fcabeb2060_255 .array/port v0x55fcabeb2060, 255;
E_0x55fcabeb1580/64 .event anyedge, v0x55fcabeb2060_255;
E_0x55fcabeb1580 .event/or E_0x55fcabeb1580/0, E_0x55fcabeb1580/1, E_0x55fcabeb1580/2, E_0x55fcabeb1580/3, E_0x55fcabeb1580/4, E_0x55fcabeb1580/5, E_0x55fcabeb1580/6, E_0x55fcabeb1580/7, E_0x55fcabeb1580/8, E_0x55fcabeb1580/9, E_0x55fcabeb1580/10, E_0x55fcabeb1580/11, E_0x55fcabeb1580/12, E_0x55fcabeb1580/13, E_0x55fcabeb1580/14, E_0x55fcabeb1580/15, E_0x55fcabeb1580/16, E_0x55fcabeb1580/17, E_0x55fcabeb1580/18, E_0x55fcabeb1580/19, E_0x55fcabeb1580/20, E_0x55fcabeb1580/21, E_0x55fcabeb1580/22, E_0x55fcabeb1580/23, E_0x55fcabeb1580/24, E_0x55fcabeb1580/25, E_0x55fcabeb1580/26, E_0x55fcabeb1580/27, E_0x55fcabeb1580/28, E_0x55fcabeb1580/29, E_0x55fcabeb1580/30, E_0x55fcabeb1580/31, E_0x55fcabeb1580/32, E_0x55fcabeb1580/33, E_0x55fcabeb1580/34, E_0x55fcabeb1580/35, E_0x55fcabeb1580/36, E_0x55fcabeb1580/37, E_0x55fcabeb1580/38, E_0x55fcabeb1580/39, E_0x55fcabeb1580/40, E_0x55fcabeb1580/41, E_0x55fcabeb1580/42, E_0x55fcabeb1580/43, E_0x55fcabeb1580/44, E_0x55fcabeb1580/45, E_0x55fcabeb1580/46, E_0x55fcabeb1580/47, E_0x55fcabeb1580/48, E_0x55fcabeb1580/49, E_0x55fcabeb1580/50, E_0x55fcabeb1580/51, E_0x55fcabeb1580/52, E_0x55fcabeb1580/53, E_0x55fcabeb1580/54, E_0x55fcabeb1580/55, E_0x55fcabeb1580/56, E_0x55fcabeb1580/57, E_0x55fcabeb1580/58, E_0x55fcabeb1580/59, E_0x55fcabeb1580/60, E_0x55fcabeb1580/61, E_0x55fcabeb1580/62, E_0x55fcabeb1580/63, E_0x55fcabeb1580/64;
S_0x55fcabeb60d0 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x55fcabdb6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55fcabeb62b0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55fcabef2ca0 .functor BUFZ 1, L_0x55fcabef27d0, C4<0>, C4<0>, C4<0>;
L_0x7fa741fb7408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fcabeb6490_0 .net/2u *"_ivl_0", 3 0, L_0x7fa741fb7408;  1 drivers
v0x55fcabeb6570_0 .net *"_ivl_2", 0 0, L_0x55fcabef2900;  1 drivers
v0x55fcabeb6630_0 .net "wb_alu_result", 31 0, L_0x55fcabef2430;  alias, 1 drivers
v0x55fcabeb6750_0 .net "wb_mem_data", 31 0, v0x55fcabeb4a70_0;  alias, 1 drivers
v0x55fcabeb6860_0 .net "wb_mem_to_reg", 0 0, L_0x55fcabef2840;  alias, 1 drivers
o0x7fa7422adae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fcabeb6950_0 .net "wb_opcode", 3 0, o0x7fa7422adae8;  0 drivers
v0x55fcabeb6a10_0 .net "wb_rd", 5 0, L_0x55fcabef24a0;  alias, 1 drivers
v0x55fcabeb6b20_0 .net "wb_reg_write", 0 0, L_0x55fcabef27d0;  alias, 1 drivers
o0x7fa7422adb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55fcabeb6c10_0 .net "wb_rt", 5 0, o0x7fa7422adb18;  0 drivers
v0x55fcabeb6cf0_0 .net "wb_write_data", 31 0, L_0x55fcabef2ae0;  alias, 1 drivers
v0x55fcabeb6db0_0 .net "wb_write_en", 0 0, L_0x55fcabef2ca0;  alias, 1 drivers
v0x55fcabeb6ea0_0 .net "wb_write_reg", 5 0, L_0x55fcabef29f0;  alias, 1 drivers
L_0x55fcabef2900 .cmp/eq 4, o0x7fa7422adae8, L_0x7fa741fb7408;
L_0x55fcabef29f0 .functor MUXZ 6, L_0x55fcabef24a0, o0x7fa7422adb18, L_0x55fcabef2900, C4<>;
L_0x55fcabef2ae0 .functor MUXZ 32, L_0x55fcabef2430, v0x55fcabeb4a70_0, L_0x55fcabef2840, C4<>;
S_0x55fcabdb9120 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55fcabed6230_0 .net "alu_input1", 31 0, L_0x55fcabef5270;  1 drivers
v0x55fcabed6310_0 .net "alu_input2", 31 0, L_0x55fcabef5e60;  1 drivers
o0x7fa7422ae6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabed63d0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  0 drivers
v0x55fcabed6470_0 .net "ex_alu_result", 31 0, L_0x55fcabef6940;  1 drivers
v0x55fcabed6560_0 .net "ex_branch_target", 31 0, L_0x55fcabef6a70;  1 drivers
v0x55fcabed6670_0 .net "ex_neg_flag", 0 0, L_0x55fcabef6540;  1 drivers
v0x55fcabed6710_0 .net "ex_wb_alu_result", 31 0, v0x55fcabebde60_0;  1 drivers
v0x55fcabed6860_0 .net "ex_wb_mem_data", 31 0, v0x55fcabebdf40_0;  1 drivers
v0x55fcabed6920_0 .net "ex_wb_mem_to_reg", 0 0, v0x55fcabebe020_0;  1 drivers
v0x55fcabed6a50_0 .net "ex_wb_neg_flag", 0 0, v0x55fcabebe0e0_0;  1 drivers
v0x55fcabed6b80_0 .net "ex_wb_opcode", 3 0, v0x55fcabebe1a0_0;  1 drivers
v0x55fcabed6c40_0 .net "ex_wb_rd", 5 0, v0x55fcabebe280_0;  1 drivers
v0x55fcabed6d00_0 .net "ex_wb_reg_write", 0 0, v0x55fcabebe470_0;  1 drivers
v0x55fcabed6da0_0 .net "ex_wb_rt", 5 0, v0x55fcabebe530_0;  1 drivers
v0x55fcabed6e60_0 .net "ex_wb_zero_flag", 0 0, v0x55fcabebe610_0;  1 drivers
v0x55fcabed6f90_0 .net "ex_write_data", 31 0, L_0x55fcabef6840;  1 drivers
v0x55fcabed7050_0 .net "ex_zero_flag", 0 0, L_0x55fcabef6410;  1 drivers
v0x55fcabed7200_0 .net "id_alu_op", 2 0, v0x55fcabec4790_0;  1 drivers
v0x55fcabed72c0_0 .net "id_alu_src", 0 0, v0x55fcabec4870_0;  1 drivers
v0x55fcabed7360_0 .net "id_branch", 0 0, v0x55fcabec4930_0;  1 drivers
v0x55fcabed7400_0 .net "id_ex_alu_op", 2 0, v0x55fcabec1990_0;  1 drivers
v0x55fcabed74c0_0 .net "id_ex_alu_src", 0 0, v0x55fcabec1a80_0;  1 drivers
v0x55fcabed7560_0 .net "id_ex_branch", 0 0, v0x55fcabec1b70_0;  1 drivers
v0x55fcabed7600_0 .net "id_ex_imm", 31 0, v0x55fcabec1c10_0;  1 drivers
v0x55fcabed76c0_0 .net "id_ex_jump", 0 0, v0x55fcabec1d20_0;  1 drivers
v0x55fcabed7760_0 .net "id_ex_mem_to_reg", 0 0, v0x55fcabec1de0_0;  1 drivers
v0x55fcabed7850_0 .net "id_ex_mem_write", 0 0, v0x55fcabec1e80_0;  1 drivers
v0x55fcabed78f0_0 .net "id_ex_opcode", 3 0, v0x55fcabec1f20_0;  1 drivers
v0x55fcabed79b0_0 .net "id_ex_pc", 31 0, v0x55fcabec1fe0_0;  1 drivers
v0x55fcabed7a70_0 .net "id_ex_rd", 5 0, v0x55fcabec20d0_0;  1 drivers
v0x55fcabed7b80_0 .net "id_ex_reg_data1", 31 0, v0x55fcabec2170_0;  1 drivers
v0x55fcabed7c90_0 .net "id_ex_reg_data2", 31 0, v0x55fcabec2210_0;  1 drivers
v0x55fcabed7da0_0 .net "id_ex_reg_write", 0 0, v0x55fcabec22b0_0;  1 drivers
v0x55fcabed80a0_0 .net "id_ex_rs", 5 0, v0x55fcabec2350_0;  1 drivers
v0x55fcabed81b0_0 .net "id_ex_rt", 5 0, v0x55fcabec23f0_0;  1 drivers
v0x55fcabed8270_0 .net "id_imm", 31 0, v0x55fcabec5120_0;  1 drivers
v0x55fcabed8330_0 .net "id_jump", 0 0, v0x55fcabec4a00_0;  1 drivers
v0x55fcabed83d0_0 .net "id_mem_to_reg", 0 0, v0x55fcabec4ad0_0;  1 drivers
v0x55fcabed8470_0 .net "id_mem_write", 0 0, v0x55fcabec4bc0_0;  1 drivers
v0x55fcabed8510_0 .net "id_opcode", 3 0, L_0x55fcabef38d0;  1 drivers
v0x55fcabed8620_0 .net "id_pc", 31 0, L_0x55fcabef36e0;  1 drivers
v0x55fcabed8730_0 .net "id_rd", 5 0, L_0x55fcabef3830;  1 drivers
v0x55fcabed8840_0 .net "id_reg_data1", 31 0, L_0x55fcabef3e50;  1 drivers
v0x55fcabed8900_0 .net "id_reg_data2", 31 0, L_0x55fcabef4330;  1 drivers
v0x55fcabed89c0_0 .net "id_reg_write", 0 0, v0x55fcabec4d30_0;  1 drivers
v0x55fcabed8a60_0 .net "id_rs", 5 0, L_0x55fcabef3750;  1 drivers
v0x55fcabed8b70_0 .net "id_rt", 5 0, L_0x55fcabef37c0;  1 drivers
v0x55fcabed8c80_0 .net "if_flush", 0 0, L_0x55fcabef30f0;  1 drivers
v0x55fcabed8d70_0 .net "if_id_instr", 31 0, v0x55fcabec9840_0;  1 drivers
v0x55fcabed8e30_0 .net "if_id_pc", 31 0, v0x55fcabec9a30_0;  1 drivers
v0x55fcabed8ef0_0 .net "if_instr", 31 0, v0x55fcabeca880_0;  1 drivers
v0x55fcabed9000_0 .net "if_next_pc", 31 0, L_0x55fcabef2f30;  1 drivers
v0x55fcabed90c0_0 .net "if_pc", 31 0, v0x55fcabeced50_0;  1 drivers
v0x55fcabed9180_0 .net "mem_alu_result", 31 0, L_0x55fcabef6b10;  1 drivers
v0x55fcabed9240_0 .net "mem_mem_to_reg", 0 0, L_0x55fcabef6ea0;  1 drivers
v0x55fcabed9330_0 .net "mem_neg_flag", 0 0, L_0x55fcabef6d70;  1 drivers
v0x55fcabed93d0_0 .net "mem_opcode", 3 0, L_0x55fcabef6c60;  1 drivers
v0x55fcabed94c0_0 .net "mem_rd", 5 0, L_0x55fcabef6b80;  1 drivers
v0x55fcabed9580_0 .net "mem_read_data", 31 0, v0x55fcabed3b90_0;  1 drivers
v0x55fcabed9640_0 .net "mem_reg_write", 0 0, L_0x55fcabef6e30;  1 drivers
v0x55fcabed96e0_0 .net "mem_rt", 5 0, L_0x55fcabef6bf0;  1 drivers
v0x55fcabed97f0_0 .net "mem_zero_flag", 0 0, L_0x55fcabef6d00;  1 drivers
o0x7fa7422ae7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabed9890_0 .net "rst", 0 0, o0x7fa7422ae7a8;  0 drivers
v0x55fcabed9930_0 .net "wb_write_data", 31 0, L_0x55fcabef7210;  1 drivers
v0x55fcabed99d0_0 .net "wb_write_en", 0 0, L_0x55fcabef73d0;  1 drivers
v0x55fcabed9a70_0 .net "wb_write_reg", 5 0, L_0x55fcabef7090;  1 drivers
L_0x55fcabef31f0 .part v0x55fcabec9840_0, 0, 4;
S_0x55fcabeba600 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55fcabeba7e0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55fcabef6840 .functor BUFZ 32, L_0x55fcabef5e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa741fb77b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fcabebc130_0 .net/2u *"_ivl_0", 3 0, L_0x7fa741fb77b0;  1 drivers
v0x55fcabebc210_0 .net *"_ivl_2", 0 0, L_0x55fcabef6670;  1 drivers
L_0x7fa741fb77f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fcabebc2d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa741fb77f8;  1 drivers
v0x55fcabebc390_0 .net *"_ivl_6", 31 0, L_0x55fcabef67a0;  1 drivers
v0x55fcabebc470_0 .net "alu_op", 2 0, v0x55fcabec1990_0;  alias, 1 drivers
v0x55fcabebc580_0 .net "alu_operand_b", 31 0, L_0x55fcabef6070;  1 drivers
v0x55fcabebc670_0 .net "alu_result_wire", 31 0, v0x55fcabebb350_0;  1 drivers
v0x55fcabebc730_0 .net "alu_src", 0 0, v0x55fcabec1a80_0;  alias, 1 drivers
v0x55fcabebc7d0_0 .net "ex_alu_result", 31 0, L_0x55fcabef6940;  alias, 1 drivers
v0x55fcabebc900_0 .net "ex_branch_target", 31 0, L_0x55fcabef6a70;  alias, 1 drivers
v0x55fcabebc9c0_0 .net "ex_write_data", 31 0, L_0x55fcabef6840;  alias, 1 drivers
v0x55fcabebca80_0 .net "id_ex_imm", 31 0, v0x55fcabec1c10_0;  alias, 1 drivers
o0x7fa7422ae3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fcabebcb40_0 .net "id_ex_mem_write", 0 0, o0x7fa7422ae3e8;  0 drivers
v0x55fcabebcc00_0 .net "id_ex_opcode", 3 0, v0x55fcabec1f20_0;  alias, 1 drivers
v0x55fcabebcce0_0 .net "id_ex_pc", 31 0, v0x55fcabec1fe0_0;  alias, 1 drivers
v0x55fcabebcda0_0 .net "id_ex_reg_data1", 31 0, L_0x55fcabef5270;  alias, 1 drivers
v0x55fcabebce40_0 .net "id_ex_reg_data2", 31 0, L_0x55fcabef5e60;  alias, 1 drivers
v0x55fcabebcee0_0 .net "neg_flag", 0 0, L_0x55fcabef6540;  alias, 1 drivers
v0x55fcabebcf80_0 .net "zero_flag", 0 0, L_0x55fcabef6410;  alias, 1 drivers
E_0x55fcabeba8c0 .event anyedge, v0x55fcabebbe50_0, v0x55fcabebcb40_0;
L_0x55fcabef6670 .cmp/eq 4, v0x55fcabec1f20_0, L_0x7fa741fb77b0;
L_0x55fcabef67a0 .arith/sum 32, v0x55fcabec1fe0_0, L_0x7fa741fb77f8;
L_0x55fcabef6940 .functor MUXZ 32, v0x55fcabebb350_0, L_0x55fcabef67a0, L_0x55fcabef6670, C4<>;
S_0x55fcabeba920 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55fcabeba600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fa741fb7768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabebac80_0 .net/2u *"_ivl_6", 31 0, L_0x7fa741fb7768;  1 drivers
v0x55fcabebad80_0 .net "a", 31 0, L_0x55fcabef5270;  alias, 1 drivers
v0x55fcabebae60_0 .net "alu_control", 2 0, v0x55fcabec1990_0;  alias, 1 drivers
v0x55fcabebaf20_0 .net "b", 31 0, L_0x55fcabef6070;  alias, 1 drivers
v0x55fcabebb000_0 .net "cmd_add", 0 0, L_0x55fcabef61a0;  1 drivers
v0x55fcabebb110_0 .net "cmd_neg", 0 0, L_0x55fcabef62d0;  1 drivers
v0x55fcabebb1d0_0 .net "cmd_sub", 0 0, L_0x55fcabef6370;  1 drivers
v0x55fcabebb290_0 .net "negative", 0 0, L_0x55fcabef6540;  alias, 1 drivers
v0x55fcabebb350_0 .var "result", 31 0;
v0x55fcabebb4c0_0 .net "zero", 0 0, L_0x55fcabef6410;  alias, 1 drivers
E_0x55fcabebac00 .event anyedge, v0x55fcabebae60_0, v0x55fcabebad80_0, v0x55fcabebaf20_0;
L_0x55fcabef61a0 .part v0x55fcabec1990_0, 2, 1;
L_0x55fcabef62d0 .part v0x55fcabec1990_0, 1, 1;
L_0x55fcabef6370 .part v0x55fcabec1990_0, 0, 1;
L_0x55fcabef6410 .cmp/eq 32, v0x55fcabebb350_0, L_0x7fa741fb7768;
L_0x55fcabef6540 .part v0x55fcabebb350_0, 31, 1;
S_0x55fcabebb680 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55fcabeba600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55fcabebb8a0_0 .net "in0", 31 0, L_0x55fcabef5e60;  alias, 1 drivers
v0x55fcabebb980_0 .net "in1", 31 0, v0x55fcabec1c10_0;  alias, 1 drivers
v0x55fcabebba60_0 .net "out", 31 0, L_0x55fcabef6070;  alias, 1 drivers
v0x55fcabebbb00_0 .net "sel", 0 0, v0x55fcabec1a80_0;  alias, 1 drivers
L_0x55fcabef6070 .functor MUXZ 32, L_0x55fcabef5e60, v0x55fcabec1c10_0, v0x55fcabec1a80_0, C4<>;
S_0x55fcabebbc20 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55fcabeba600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55fcabebbe50_0 .net "a", 31 0, v0x55fcabec1fe0_0;  alias, 1 drivers
v0x55fcabebbf50_0 .net "b", 31 0, v0x55fcabec1c10_0;  alias, 1 drivers
v0x55fcabebc010_0 .net "out", 31 0, L_0x55fcabef6a70;  alias, 1 drivers
L_0x55fcabef6a70 .arith/sum 32, v0x55fcabec1fe0_0, v0x55fcabec1c10_0;
S_0x55fcabebd1d0 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55fcabebd5e0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabebd6c0_0 .net "ex_alu_result", 31 0, L_0x55fcabef6940;  alias, 1 drivers
v0x55fcabebd780_0 .net "ex_mem_data", 31 0, L_0x55fcabef6840;  alias, 1 drivers
v0x55fcabebd820_0 .net "ex_mem_to_reg", 0 0, v0x55fcabec1de0_0;  alias, 1 drivers
v0x55fcabebd8c0_0 .net "ex_neg_flag", 0 0, L_0x55fcabef6540;  alias, 1 drivers
v0x55fcabebda00_0 .net "ex_opcode", 3 0, v0x55fcabec1f20_0;  alias, 1 drivers
v0x55fcabebdaa0_0 .net "ex_rd", 5 0, v0x55fcabec20d0_0;  alias, 1 drivers
v0x55fcabebdb60_0 .net "ex_reg_write", 0 0, v0x55fcabec22b0_0;  alias, 1 drivers
v0x55fcabebdc20_0 .net "ex_rt", 5 0, v0x55fcabec23f0_0;  alias, 1 drivers
v0x55fcabebdd00_0 .net "ex_zero_flag", 0 0, L_0x55fcabef6410;  alias, 1 drivers
v0x55fcabebdda0_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
v0x55fcabebde60_0 .var "wb_alu_result", 31 0;
v0x55fcabebdf40_0 .var "wb_mem_data", 31 0;
v0x55fcabebe020_0 .var "wb_mem_to_reg", 0 0;
v0x55fcabebe0e0_0 .var "wb_neg_flag", 0 0;
v0x55fcabebe1a0_0 .var "wb_opcode", 3 0;
v0x55fcabebe280_0 .var "wb_rd", 5 0;
v0x55fcabebe470_0 .var "wb_reg_write", 0 0;
v0x55fcabebe530_0 .var "wb_rt", 5 0;
v0x55fcabebe610_0 .var "wb_zero_flag", 0 0;
E_0x55fcabebab20 .event posedge, v0x55fcabebd5e0_0;
S_0x55fcabebea00 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55fcabef4710 .functor AND 1, L_0x55fcabef45e0, v0x55fcabebe470_0, C4<1>, C4<1>;
L_0x55fcabef4a60 .functor AND 1, L_0x55fcabef4710, L_0x55fcabef4940, C4<1>, C4<1>;
L_0x55fcabef4cd0 .functor AND 1, L_0x55fcabef4b70, L_0x55fcabef6e30, C4<1>, C4<1>;
L_0x55fcabef4fe0 .functor AND 1, L_0x55fcabef4cd0, L_0x55fcabef4e70, C4<1>, C4<1>;
L_0x55fcabef5520 .functor AND 1, L_0x55fcabef53f0, v0x55fcabebe470_0, C4<1>, C4<1>;
L_0x55fcabef5770 .functor AND 1, L_0x55fcabef5520, L_0x55fcabef5630, C4<1>, C4<1>;
L_0x55fcabef5990 .functor AND 1, L_0x55fcabef5880, L_0x55fcabef6e30, C4<1>, C4<1>;
L_0x55fcabef5920 .functor AND 1, L_0x55fcabef5990, L_0x55fcabef5b40, C4<1>, C4<1>;
v0x55fcabebed10_0 .net *"_ivl_0", 0 0, L_0x55fcabef45e0;  1 drivers
v0x55fcabebedd0_0 .net *"_ivl_10", 0 0, L_0x55fcabef4940;  1 drivers
v0x55fcabebee90_0 .net *"_ivl_13", 0 0, L_0x55fcabef4a60;  1 drivers
v0x55fcabebef30_0 .net *"_ivl_14", 0 0, L_0x55fcabef4b70;  1 drivers
v0x55fcabebeff0_0 .net *"_ivl_17", 0 0, L_0x55fcabef4cd0;  1 drivers
v0x55fcabebf100_0 .net *"_ivl_18", 31 0, L_0x55fcabef4dd0;  1 drivers
L_0x7fa741fb75b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabebf1e0_0 .net *"_ivl_21", 25 0, L_0x7fa741fb75b8;  1 drivers
L_0x7fa741fb7600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabebf2c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fa741fb7600;  1 drivers
v0x55fcabebf3a0_0 .net *"_ivl_24", 0 0, L_0x55fcabef4e70;  1 drivers
v0x55fcabebf460_0 .net *"_ivl_27", 0 0, L_0x55fcabef4fe0;  1 drivers
v0x55fcabebf520_0 .net *"_ivl_28", 31 0, L_0x55fcabef50f0;  1 drivers
v0x55fcabebf600_0 .net *"_ivl_3", 0 0, L_0x55fcabef4710;  1 drivers
v0x55fcabebf6c0_0 .net *"_ivl_32", 0 0, L_0x55fcabef53f0;  1 drivers
v0x55fcabebf780_0 .net *"_ivl_35", 0 0, L_0x55fcabef5520;  1 drivers
v0x55fcabebf840_0 .net *"_ivl_36", 31 0, L_0x55fcabef5590;  1 drivers
L_0x7fa741fb7648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabebf920_0 .net *"_ivl_39", 25 0, L_0x7fa741fb7648;  1 drivers
v0x55fcabebfa00_0 .net *"_ivl_4", 31 0, L_0x55fcabef4810;  1 drivers
L_0x7fa741fb7690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabebfbf0_0 .net/2u *"_ivl_40", 31 0, L_0x7fa741fb7690;  1 drivers
v0x55fcabebfcd0_0 .net *"_ivl_42", 0 0, L_0x55fcabef5630;  1 drivers
v0x55fcabebfd90_0 .net *"_ivl_45", 0 0, L_0x55fcabef5770;  1 drivers
v0x55fcabebfe50_0 .net *"_ivl_46", 0 0, L_0x55fcabef5880;  1 drivers
v0x55fcabebff10_0 .net *"_ivl_49", 0 0, L_0x55fcabef5990;  1 drivers
v0x55fcabebffd0_0 .net *"_ivl_50", 31 0, L_0x55fcabef5a50;  1 drivers
L_0x7fa741fb76d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabec00b0_0 .net *"_ivl_53", 25 0, L_0x7fa741fb76d8;  1 drivers
L_0x7fa741fb7720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabec0190_0 .net/2u *"_ivl_54", 31 0, L_0x7fa741fb7720;  1 drivers
v0x55fcabec0270_0 .net *"_ivl_56", 0 0, L_0x55fcabef5b40;  1 drivers
v0x55fcabec0330_0 .net *"_ivl_59", 0 0, L_0x55fcabef5920;  1 drivers
v0x55fcabec03f0_0 .net *"_ivl_60", 31 0, L_0x55fcabef5d70;  1 drivers
L_0x7fa741fb7528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabec04d0_0 .net *"_ivl_7", 25 0, L_0x7fa741fb7528;  1 drivers
L_0x7fa741fb7570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcabec05b0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa741fb7570;  1 drivers
v0x55fcabec0690_0 .net "alu_input1", 31 0, L_0x55fcabef5270;  alias, 1 drivers
v0x55fcabec0750_0 .net "alu_input2", 31 0, L_0x55fcabef5e60;  alias, 1 drivers
v0x55fcabec0860_0 .net "ex_wb_alu_result", 31 0, v0x55fcabebde60_0;  alias, 1 drivers
v0x55fcabec0b30_0 .net "ex_wb_rd", 5 0, v0x55fcabebe280_0;  alias, 1 drivers
v0x55fcabec0bd0_0 .net "ex_wb_reg_write", 0 0, v0x55fcabebe470_0;  alias, 1 drivers
v0x55fcabec0c70_0 .net "id_ex_reg_data1", 31 0, v0x55fcabec2170_0;  alias, 1 drivers
v0x55fcabec0d10_0 .net "id_ex_reg_data2", 31 0, v0x55fcabec2210_0;  alias, 1 drivers
v0x55fcabec0df0_0 .net "id_ex_rs", 5 0, v0x55fcabec2350_0;  alias, 1 drivers
v0x55fcabec0ed0_0 .net "id_ex_rt", 5 0, v0x55fcabec23f0_0;  alias, 1 drivers
v0x55fcabec0f90_0 .net "mem_alu_result", 31 0, L_0x55fcabef6b10;  alias, 1 drivers
v0x55fcabec1050_0 .net "mem_rd", 5 0, L_0x55fcabef6b80;  alias, 1 drivers
v0x55fcabec1130_0 .net "mem_reg_write", 0 0, L_0x55fcabef6e30;  alias, 1 drivers
L_0x55fcabef45e0 .cmp/eq 6, v0x55fcabec2350_0, v0x55fcabebe280_0;
L_0x55fcabef4810 .concat [ 6 26 0 0], v0x55fcabec2350_0, L_0x7fa741fb7528;
L_0x55fcabef4940 .cmp/ne 32, L_0x55fcabef4810, L_0x7fa741fb7570;
L_0x55fcabef4b70 .cmp/eq 6, v0x55fcabec2350_0, L_0x55fcabef6b80;
L_0x55fcabef4dd0 .concat [ 6 26 0 0], v0x55fcabec2350_0, L_0x7fa741fb75b8;
L_0x55fcabef4e70 .cmp/ne 32, L_0x55fcabef4dd0, L_0x7fa741fb7600;
L_0x55fcabef50f0 .functor MUXZ 32, v0x55fcabec2170_0, L_0x55fcabef6b10, L_0x55fcabef4fe0, C4<>;
L_0x55fcabef5270 .functor MUXZ 32, L_0x55fcabef50f0, v0x55fcabebde60_0, L_0x55fcabef4a60, C4<>;
L_0x55fcabef53f0 .cmp/eq 6, v0x55fcabec23f0_0, v0x55fcabebe280_0;
L_0x55fcabef5590 .concat [ 6 26 0 0], v0x55fcabec23f0_0, L_0x7fa741fb7648;
L_0x55fcabef5630 .cmp/ne 32, L_0x55fcabef5590, L_0x7fa741fb7690;
L_0x55fcabef5880 .cmp/eq 6, v0x55fcabec23f0_0, L_0x55fcabef6b80;
L_0x55fcabef5a50 .concat [ 6 26 0 0], v0x55fcabec23f0_0, L_0x7fa741fb76d8;
L_0x55fcabef5b40 .cmp/ne 32, L_0x55fcabef5a50, L_0x7fa741fb7720;
L_0x55fcabef5d70 .functor MUXZ 32, v0x55fcabec2210_0, L_0x55fcabef6b10, L_0x55fcabef5920, C4<>;
L_0x55fcabef5e60 .functor MUXZ 32, L_0x55fcabef5d70, v0x55fcabebde60_0, L_0x55fcabef5770, C4<>;
S_0x55fcabec13e0 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55fcabec18d0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabec1990_0 .var "ex_alu_op", 2 0;
v0x55fcabec1a80_0 .var "ex_alu_src", 0 0;
v0x55fcabec1b70_0 .var "ex_branch", 0 0;
v0x55fcabec1c10_0 .var "ex_imm", 31 0;
v0x55fcabec1d20_0 .var "ex_jump", 0 0;
v0x55fcabec1de0_0 .var "ex_mem_to_reg", 0 0;
v0x55fcabec1e80_0 .var "ex_mem_write", 0 0;
v0x55fcabec1f20_0 .var "ex_opcode", 3 0;
v0x55fcabec1fe0_0 .var "ex_pc", 31 0;
v0x55fcabec20d0_0 .var "ex_rd", 5 0;
v0x55fcabec2170_0 .var "ex_reg_data1", 31 0;
v0x55fcabec2210_0 .var "ex_reg_data2", 31 0;
v0x55fcabec22b0_0 .var "ex_reg_write", 0 0;
v0x55fcabec2350_0 .var "ex_rs", 5 0;
v0x55fcabec23f0_0 .var "ex_rt", 5 0;
v0x55fcabec24e0_0 .net "id_alu_op", 2 0, v0x55fcabec4790_0;  alias, 1 drivers
v0x55fcabec2690_0 .net "id_alu_src", 0 0, v0x55fcabec4870_0;  alias, 1 drivers
v0x55fcabec2730_0 .net "id_branch", 0 0, v0x55fcabec4930_0;  alias, 1 drivers
v0x55fcabec27f0_0 .net "id_imm", 31 0, v0x55fcabec5120_0;  alias, 1 drivers
v0x55fcabec28d0_0 .net "id_jump", 0 0, v0x55fcabec4a00_0;  alias, 1 drivers
v0x55fcabec2990_0 .net "id_mem_to_reg", 0 0, v0x55fcabec4ad0_0;  alias, 1 drivers
v0x55fcabec2a50_0 .net "id_mem_write", 0 0, v0x55fcabec4bc0_0;  alias, 1 drivers
v0x55fcabec2b10_0 .net "id_opcode", 3 0, L_0x55fcabef38d0;  alias, 1 drivers
v0x55fcabec2bf0_0 .net "id_pc", 31 0, L_0x55fcabef36e0;  alias, 1 drivers
v0x55fcabec2cd0_0 .net "id_rd", 5 0, L_0x55fcabef3830;  alias, 1 drivers
v0x55fcabec2db0_0 .net "id_reg_data1", 31 0, L_0x55fcabef3e50;  alias, 1 drivers
v0x55fcabec2e90_0 .net "id_reg_data2", 31 0, L_0x55fcabef4330;  alias, 1 drivers
v0x55fcabec2f70_0 .net "id_reg_write", 0 0, v0x55fcabec4d30_0;  alias, 1 drivers
v0x55fcabec3030_0 .net "id_rs", 5 0, L_0x55fcabef3750;  alias, 1 drivers
v0x55fcabec3110_0 .net "id_rt", 5 0, L_0x55fcabef37c0;  alias, 1 drivers
v0x55fcabec31f0_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
S_0x55fcabec3780 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55fcabef36e0 .functor BUFZ 32, v0x55fcabec9a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fcabef3750 .functor BUFZ 6, L_0x55fcabef33c0, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabef37c0 .functor BUFZ 6, L_0x55fcabef3460, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabef3830 .functor BUFZ 6, L_0x55fcabef3500, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabef38d0 .functor BUFZ 4, L_0x55fcabef3320, C4<0000>, C4<0000>, C4<0000>;
v0x55fcabec7990_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabec7a50_0 .net "id_alu_op", 2 0, v0x55fcabec4790_0;  alias, 1 drivers
v0x55fcabec7b60_0 .net "id_alu_src", 0 0, v0x55fcabec4870_0;  alias, 1 drivers
v0x55fcabec7c50_0 .net "id_branch", 0 0, v0x55fcabec4930_0;  alias, 1 drivers
v0x55fcabec7d40_0 .net "id_imm", 31 0, v0x55fcabec5120_0;  alias, 1 drivers
v0x55fcabec7e80_0 .net "id_jump", 0 0, v0x55fcabec4a00_0;  alias, 1 drivers
v0x55fcabec7f70_0 .net "id_mem_to_reg", 0 0, v0x55fcabec4ad0_0;  alias, 1 drivers
v0x55fcabec8060_0 .net "id_mem_write", 0 0, v0x55fcabec4bc0_0;  alias, 1 drivers
v0x55fcabec8150_0 .net "id_opcode", 3 0, L_0x55fcabef38d0;  alias, 1 drivers
v0x55fcabec8210_0 .net "id_pc", 31 0, L_0x55fcabef36e0;  alias, 1 drivers
v0x55fcabec82b0_0 .net "id_rd", 5 0, L_0x55fcabef3830;  alias, 1 drivers
v0x55fcabec8350_0 .net "id_reg_data1", 31 0, L_0x55fcabef3e50;  alias, 1 drivers
v0x55fcabec83f0_0 .net "id_reg_data2", 31 0, L_0x55fcabef4330;  alias, 1 drivers
v0x55fcabec8500_0 .net "id_reg_write", 0 0, v0x55fcabec4d30_0;  alias, 1 drivers
v0x55fcabec85f0_0 .net "id_rs", 5 0, L_0x55fcabef3750;  alias, 1 drivers
v0x55fcabec86b0_0 .net "id_rt", 5 0, L_0x55fcabef37c0;  alias, 1 drivers
v0x55fcabec8750_0 .net "if_id_instr", 31 0, v0x55fcabec9840_0;  alias, 1 drivers
v0x55fcabec8900_0 .net "if_id_pc", 31 0, v0x55fcabec9a30_0;  alias, 1 drivers
v0x55fcabec89c0_0 .net "opcode", 3 0, L_0x55fcabef3320;  1 drivers
v0x55fcabec8a80_0 .net "rd", 5 0, L_0x55fcabef3500;  1 drivers
v0x55fcabec8b40_0 .net "rs", 5 0, L_0x55fcabef33c0;  1 drivers
v0x55fcabec8c00_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
v0x55fcabec8ca0_0 .net "rt", 5 0, L_0x55fcabef3460;  1 drivers
v0x55fcabec8d40_0 .net "wb_reg_write", 0 0, L_0x55fcabef73d0;  alias, 1 drivers
v0x55fcabec8de0_0 .net "wb_write_data", 31 0, L_0x55fcabef7210;  alias, 1 drivers
v0x55fcabec8e80_0 .net "wb_write_reg", 5 0, L_0x55fcabef7090;  alias, 1 drivers
E_0x55fcabec3bd0 .event anyedge, v0x55fcabec4c90_0, v0x55fcabec5230_0, v0x55fcabec8a80_0;
L_0x55fcabef3320 .part v0x55fcabec9840_0, 0, 4;
L_0x55fcabef33c0 .part v0x55fcabec9840_0, 10, 6;
L_0x55fcabef3460 .part v0x55fcabec9840_0, 4, 6;
L_0x55fcabef3500 .part v0x55fcabec9840_0, 16, 6;
S_0x55fcabec3c50 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55fcabec3780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55fcabec3e50 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55fcabec3e90 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55fcabec3ed0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55fcabec3f10 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55fcabec3f50 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55fcabec3f90 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55fcabec3fd0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55fcabec4010 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55fcabec4050 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55fcabec4090 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55fcabec40d0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55fcabec4790_0 .var "alu_op", 2 0;
v0x55fcabec4870_0 .var "alu_src", 0 0;
v0x55fcabec4930_0 .var "branch", 0 0;
v0x55fcabec4a00_0 .var "jump", 0 0;
v0x55fcabec4ad0_0 .var "mem_to_reg", 0 0;
v0x55fcabec4bc0_0 .var "mem_write", 0 0;
v0x55fcabec4c90_0 .net "opcode", 3 0, L_0x55fcabef3320;  alias, 1 drivers
v0x55fcabec4d30_0 .var "reg_write", 0 0;
E_0x55fcabec4730 .event anyedge, v0x55fcabec4c90_0;
S_0x55fcabec4eb0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55fcabec3780;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55fcabec5120_0 .var "imm_out", 31 0;
v0x55fcabec5230_0 .net "instruction", 31 0, v0x55fcabec9840_0;  alias, 1 drivers
E_0x55fcabec50a0 .event anyedge, v0x55fcabec5230_0;
S_0x55fcabec5350 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55fcabec3780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55fcabef3b00 .functor AND 1, L_0x55fcabef73d0, L_0x55fcabef3940, C4<1>, C4<1>;
L_0x55fcabef4130 .functor AND 1, L_0x55fcabef73d0, L_0x55fcabef4000, C4<1>, C4<1>;
v0x55fcabec6a50_1 .array/port v0x55fcabec6a50, 1;
L_0x55fcabef4500 .functor BUFZ 32, v0x55fcabec6a50_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fcabec6a50_2 .array/port v0x55fcabec6a50, 2;
L_0x55fcabef4570 .functor BUFZ 32, v0x55fcabec6a50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fcabec5980_0 .net *"_ivl_0", 0 0, L_0x55fcabef3940;  1 drivers
v0x55fcabec5a60_0 .net *"_ivl_12", 0 0, L_0x55fcabef4000;  1 drivers
v0x55fcabec5b20_0 .net *"_ivl_15", 0 0, L_0x55fcabef4130;  1 drivers
v0x55fcabec5bf0_0 .net *"_ivl_16", 31 0, L_0x55fcabef41a0;  1 drivers
v0x55fcabec5cd0_0 .net *"_ivl_18", 7 0, L_0x55fcabef4240;  1 drivers
L_0x7fa741fb74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcabec5e00_0 .net *"_ivl_21", 1 0, L_0x7fa741fb74e0;  1 drivers
v0x55fcabec5ee0_0 .net *"_ivl_3", 0 0, L_0x55fcabef3b00;  1 drivers
v0x55fcabec5fa0_0 .net *"_ivl_4", 31 0, L_0x55fcabef3c00;  1 drivers
v0x55fcabec6080_0 .net *"_ivl_6", 7 0, L_0x55fcabef3ca0;  1 drivers
L_0x7fa741fb7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fcabec6160_0 .net *"_ivl_9", 1 0, L_0x7fa741fb7498;  1 drivers
v0x55fcabec6240_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabec62e0_0 .net "debug_r1", 31 0, L_0x55fcabef4500;  1 drivers
v0x55fcabec63c0_0 .net "debug_r2", 31 0, L_0x55fcabef4570;  1 drivers
v0x55fcabec64a0_0 .var/i "i", 31 0;
v0x55fcabec6580_0 .net "read_data1", 31 0, L_0x55fcabef3e50;  alias, 1 drivers
v0x55fcabec6640_0 .net "read_data2", 31 0, L_0x55fcabef4330;  alias, 1 drivers
v0x55fcabec66e0_0 .net "read_reg1", 5 0, L_0x55fcabef33c0;  alias, 1 drivers
v0x55fcabec68b0_0 .net "read_reg2", 5 0, L_0x55fcabef3460;  alias, 1 drivers
v0x55fcabec6990_0 .net "reg_write_en", 0 0, L_0x55fcabef73d0;  alias, 1 drivers
v0x55fcabec6a50 .array "registers", 63 0, 31 0;
v0x55fcabec7520_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
v0x55fcabec7610_0 .net "write_data", 31 0, L_0x55fcabef7210;  alias, 1 drivers
v0x55fcabec76f0_0 .net "write_reg", 5 0, L_0x55fcabef7090;  alias, 1 drivers
E_0x55fcabec5560 .event posedge, v0x55fcabebdda0_0, v0x55fcabebd5e0_0;
L_0x55fcabef3940 .cmp/eq 6, L_0x55fcabef7090, L_0x55fcabef33c0;
L_0x55fcabef3c00 .array/port v0x55fcabec6a50, L_0x55fcabef3ca0;
L_0x55fcabef3ca0 .concat [ 6 2 0 0], L_0x55fcabef33c0, L_0x7fa741fb7498;
L_0x55fcabef3e50 .functor MUXZ 32, L_0x55fcabef3c00, L_0x55fcabef7210, L_0x55fcabef3b00, C4<>;
L_0x55fcabef4000 .cmp/eq 6, L_0x55fcabef7090, L_0x55fcabef3460;
L_0x55fcabef41a0 .array/port v0x55fcabec6a50, L_0x55fcabef4240;
L_0x55fcabef4240 .concat [ 6 2 0 0], L_0x55fcabef3460, L_0x7fa741fb74e0;
L_0x55fcabef4330 .functor MUXZ 32, L_0x55fcabef41a0, L_0x55fcabef7210, L_0x55fcabef4130, C4<>;
S_0x55fcabec55a0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55fcabec5350;
 .timescale -9 -12;
v0x55fcabec57a0_0 .var "reg_index", 5 0;
v0x55fcabec58a0_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55fcabec58a0_0;
    %load/vec4 v0x55fcabec57a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55fcabec6a50, 4, 0;
    %end;
S_0x55fcabec9290 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55fcabec95d0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabec9690_0 .net "flush", 0 0, L_0x55fcabef30f0;  alias, 1 drivers
v0x55fcabec9750_0 .net "instr_in", 31 0, v0x55fcabeca880_0;  alias, 1 drivers
v0x55fcabec9840_0 .var "instr_out", 31 0;
v0x55fcabec9900_0 .net "pc_in", 31 0, v0x55fcabeced50_0;  alias, 1 drivers
v0x55fcabec9a30_0 .var "pc_out", 31 0;
E_0x55fcabec9550 .event negedge, v0x55fcabebd5e0_0;
S_0x55fcabec9bd0 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55fcabec9db0 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x55fcabeca770_0 .net "address", 31 0, v0x55fcabeced50_0;  alias, 1 drivers
v0x55fcabeca880_0 .var "instruction", 31 0;
v0x55fcabeca950 .array "mem", 255 0, 31 0;
v0x55fcabeca950_0 .array/port v0x55fcabeca950, 0;
v0x55fcabeca950_1 .array/port v0x55fcabeca950, 1;
v0x55fcabeca950_2 .array/port v0x55fcabeca950, 2;
E_0x55fcabec9f00/0 .event anyedge, v0x55fcabec9900_0, v0x55fcabeca950_0, v0x55fcabeca950_1, v0x55fcabeca950_2;
v0x55fcabeca950_3 .array/port v0x55fcabeca950, 3;
v0x55fcabeca950_4 .array/port v0x55fcabeca950, 4;
v0x55fcabeca950_5 .array/port v0x55fcabeca950, 5;
v0x55fcabeca950_6 .array/port v0x55fcabeca950, 6;
E_0x55fcabec9f00/1 .event anyedge, v0x55fcabeca950_3, v0x55fcabeca950_4, v0x55fcabeca950_5, v0x55fcabeca950_6;
v0x55fcabeca950_7 .array/port v0x55fcabeca950, 7;
v0x55fcabeca950_8 .array/port v0x55fcabeca950, 8;
v0x55fcabeca950_9 .array/port v0x55fcabeca950, 9;
v0x55fcabeca950_10 .array/port v0x55fcabeca950, 10;
E_0x55fcabec9f00/2 .event anyedge, v0x55fcabeca950_7, v0x55fcabeca950_8, v0x55fcabeca950_9, v0x55fcabeca950_10;
v0x55fcabeca950_11 .array/port v0x55fcabeca950, 11;
v0x55fcabeca950_12 .array/port v0x55fcabeca950, 12;
v0x55fcabeca950_13 .array/port v0x55fcabeca950, 13;
v0x55fcabeca950_14 .array/port v0x55fcabeca950, 14;
E_0x55fcabec9f00/3 .event anyedge, v0x55fcabeca950_11, v0x55fcabeca950_12, v0x55fcabeca950_13, v0x55fcabeca950_14;
v0x55fcabeca950_15 .array/port v0x55fcabeca950, 15;
v0x55fcabeca950_16 .array/port v0x55fcabeca950, 16;
v0x55fcabeca950_17 .array/port v0x55fcabeca950, 17;
v0x55fcabeca950_18 .array/port v0x55fcabeca950, 18;
E_0x55fcabec9f00/4 .event anyedge, v0x55fcabeca950_15, v0x55fcabeca950_16, v0x55fcabeca950_17, v0x55fcabeca950_18;
v0x55fcabeca950_19 .array/port v0x55fcabeca950, 19;
v0x55fcabeca950_20 .array/port v0x55fcabeca950, 20;
v0x55fcabeca950_21 .array/port v0x55fcabeca950, 21;
v0x55fcabeca950_22 .array/port v0x55fcabeca950, 22;
E_0x55fcabec9f00/5 .event anyedge, v0x55fcabeca950_19, v0x55fcabeca950_20, v0x55fcabeca950_21, v0x55fcabeca950_22;
v0x55fcabeca950_23 .array/port v0x55fcabeca950, 23;
v0x55fcabeca950_24 .array/port v0x55fcabeca950, 24;
v0x55fcabeca950_25 .array/port v0x55fcabeca950, 25;
v0x55fcabeca950_26 .array/port v0x55fcabeca950, 26;
E_0x55fcabec9f00/6 .event anyedge, v0x55fcabeca950_23, v0x55fcabeca950_24, v0x55fcabeca950_25, v0x55fcabeca950_26;
v0x55fcabeca950_27 .array/port v0x55fcabeca950, 27;
v0x55fcabeca950_28 .array/port v0x55fcabeca950, 28;
v0x55fcabeca950_29 .array/port v0x55fcabeca950, 29;
v0x55fcabeca950_30 .array/port v0x55fcabeca950, 30;
E_0x55fcabec9f00/7 .event anyedge, v0x55fcabeca950_27, v0x55fcabeca950_28, v0x55fcabeca950_29, v0x55fcabeca950_30;
v0x55fcabeca950_31 .array/port v0x55fcabeca950, 31;
v0x55fcabeca950_32 .array/port v0x55fcabeca950, 32;
v0x55fcabeca950_33 .array/port v0x55fcabeca950, 33;
v0x55fcabeca950_34 .array/port v0x55fcabeca950, 34;
E_0x55fcabec9f00/8 .event anyedge, v0x55fcabeca950_31, v0x55fcabeca950_32, v0x55fcabeca950_33, v0x55fcabeca950_34;
v0x55fcabeca950_35 .array/port v0x55fcabeca950, 35;
v0x55fcabeca950_36 .array/port v0x55fcabeca950, 36;
v0x55fcabeca950_37 .array/port v0x55fcabeca950, 37;
v0x55fcabeca950_38 .array/port v0x55fcabeca950, 38;
E_0x55fcabec9f00/9 .event anyedge, v0x55fcabeca950_35, v0x55fcabeca950_36, v0x55fcabeca950_37, v0x55fcabeca950_38;
v0x55fcabeca950_39 .array/port v0x55fcabeca950, 39;
v0x55fcabeca950_40 .array/port v0x55fcabeca950, 40;
v0x55fcabeca950_41 .array/port v0x55fcabeca950, 41;
v0x55fcabeca950_42 .array/port v0x55fcabeca950, 42;
E_0x55fcabec9f00/10 .event anyedge, v0x55fcabeca950_39, v0x55fcabeca950_40, v0x55fcabeca950_41, v0x55fcabeca950_42;
v0x55fcabeca950_43 .array/port v0x55fcabeca950, 43;
v0x55fcabeca950_44 .array/port v0x55fcabeca950, 44;
v0x55fcabeca950_45 .array/port v0x55fcabeca950, 45;
v0x55fcabeca950_46 .array/port v0x55fcabeca950, 46;
E_0x55fcabec9f00/11 .event anyedge, v0x55fcabeca950_43, v0x55fcabeca950_44, v0x55fcabeca950_45, v0x55fcabeca950_46;
v0x55fcabeca950_47 .array/port v0x55fcabeca950, 47;
v0x55fcabeca950_48 .array/port v0x55fcabeca950, 48;
v0x55fcabeca950_49 .array/port v0x55fcabeca950, 49;
v0x55fcabeca950_50 .array/port v0x55fcabeca950, 50;
E_0x55fcabec9f00/12 .event anyedge, v0x55fcabeca950_47, v0x55fcabeca950_48, v0x55fcabeca950_49, v0x55fcabeca950_50;
v0x55fcabeca950_51 .array/port v0x55fcabeca950, 51;
v0x55fcabeca950_52 .array/port v0x55fcabeca950, 52;
v0x55fcabeca950_53 .array/port v0x55fcabeca950, 53;
v0x55fcabeca950_54 .array/port v0x55fcabeca950, 54;
E_0x55fcabec9f00/13 .event anyedge, v0x55fcabeca950_51, v0x55fcabeca950_52, v0x55fcabeca950_53, v0x55fcabeca950_54;
v0x55fcabeca950_55 .array/port v0x55fcabeca950, 55;
v0x55fcabeca950_56 .array/port v0x55fcabeca950, 56;
v0x55fcabeca950_57 .array/port v0x55fcabeca950, 57;
v0x55fcabeca950_58 .array/port v0x55fcabeca950, 58;
E_0x55fcabec9f00/14 .event anyedge, v0x55fcabeca950_55, v0x55fcabeca950_56, v0x55fcabeca950_57, v0x55fcabeca950_58;
v0x55fcabeca950_59 .array/port v0x55fcabeca950, 59;
v0x55fcabeca950_60 .array/port v0x55fcabeca950, 60;
v0x55fcabeca950_61 .array/port v0x55fcabeca950, 61;
v0x55fcabeca950_62 .array/port v0x55fcabeca950, 62;
E_0x55fcabec9f00/15 .event anyedge, v0x55fcabeca950_59, v0x55fcabeca950_60, v0x55fcabeca950_61, v0x55fcabeca950_62;
v0x55fcabeca950_63 .array/port v0x55fcabeca950, 63;
v0x55fcabeca950_64 .array/port v0x55fcabeca950, 64;
v0x55fcabeca950_65 .array/port v0x55fcabeca950, 65;
v0x55fcabeca950_66 .array/port v0x55fcabeca950, 66;
E_0x55fcabec9f00/16 .event anyedge, v0x55fcabeca950_63, v0x55fcabeca950_64, v0x55fcabeca950_65, v0x55fcabeca950_66;
v0x55fcabeca950_67 .array/port v0x55fcabeca950, 67;
v0x55fcabeca950_68 .array/port v0x55fcabeca950, 68;
v0x55fcabeca950_69 .array/port v0x55fcabeca950, 69;
v0x55fcabeca950_70 .array/port v0x55fcabeca950, 70;
E_0x55fcabec9f00/17 .event anyedge, v0x55fcabeca950_67, v0x55fcabeca950_68, v0x55fcabeca950_69, v0x55fcabeca950_70;
v0x55fcabeca950_71 .array/port v0x55fcabeca950, 71;
v0x55fcabeca950_72 .array/port v0x55fcabeca950, 72;
v0x55fcabeca950_73 .array/port v0x55fcabeca950, 73;
v0x55fcabeca950_74 .array/port v0x55fcabeca950, 74;
E_0x55fcabec9f00/18 .event anyedge, v0x55fcabeca950_71, v0x55fcabeca950_72, v0x55fcabeca950_73, v0x55fcabeca950_74;
v0x55fcabeca950_75 .array/port v0x55fcabeca950, 75;
v0x55fcabeca950_76 .array/port v0x55fcabeca950, 76;
v0x55fcabeca950_77 .array/port v0x55fcabeca950, 77;
v0x55fcabeca950_78 .array/port v0x55fcabeca950, 78;
E_0x55fcabec9f00/19 .event anyedge, v0x55fcabeca950_75, v0x55fcabeca950_76, v0x55fcabeca950_77, v0x55fcabeca950_78;
v0x55fcabeca950_79 .array/port v0x55fcabeca950, 79;
v0x55fcabeca950_80 .array/port v0x55fcabeca950, 80;
v0x55fcabeca950_81 .array/port v0x55fcabeca950, 81;
v0x55fcabeca950_82 .array/port v0x55fcabeca950, 82;
E_0x55fcabec9f00/20 .event anyedge, v0x55fcabeca950_79, v0x55fcabeca950_80, v0x55fcabeca950_81, v0x55fcabeca950_82;
v0x55fcabeca950_83 .array/port v0x55fcabeca950, 83;
v0x55fcabeca950_84 .array/port v0x55fcabeca950, 84;
v0x55fcabeca950_85 .array/port v0x55fcabeca950, 85;
v0x55fcabeca950_86 .array/port v0x55fcabeca950, 86;
E_0x55fcabec9f00/21 .event anyedge, v0x55fcabeca950_83, v0x55fcabeca950_84, v0x55fcabeca950_85, v0x55fcabeca950_86;
v0x55fcabeca950_87 .array/port v0x55fcabeca950, 87;
v0x55fcabeca950_88 .array/port v0x55fcabeca950, 88;
v0x55fcabeca950_89 .array/port v0x55fcabeca950, 89;
v0x55fcabeca950_90 .array/port v0x55fcabeca950, 90;
E_0x55fcabec9f00/22 .event anyedge, v0x55fcabeca950_87, v0x55fcabeca950_88, v0x55fcabeca950_89, v0x55fcabeca950_90;
v0x55fcabeca950_91 .array/port v0x55fcabeca950, 91;
v0x55fcabeca950_92 .array/port v0x55fcabeca950, 92;
v0x55fcabeca950_93 .array/port v0x55fcabeca950, 93;
v0x55fcabeca950_94 .array/port v0x55fcabeca950, 94;
E_0x55fcabec9f00/23 .event anyedge, v0x55fcabeca950_91, v0x55fcabeca950_92, v0x55fcabeca950_93, v0x55fcabeca950_94;
v0x55fcabeca950_95 .array/port v0x55fcabeca950, 95;
v0x55fcabeca950_96 .array/port v0x55fcabeca950, 96;
v0x55fcabeca950_97 .array/port v0x55fcabeca950, 97;
v0x55fcabeca950_98 .array/port v0x55fcabeca950, 98;
E_0x55fcabec9f00/24 .event anyedge, v0x55fcabeca950_95, v0x55fcabeca950_96, v0x55fcabeca950_97, v0x55fcabeca950_98;
v0x55fcabeca950_99 .array/port v0x55fcabeca950, 99;
v0x55fcabeca950_100 .array/port v0x55fcabeca950, 100;
v0x55fcabeca950_101 .array/port v0x55fcabeca950, 101;
v0x55fcabeca950_102 .array/port v0x55fcabeca950, 102;
E_0x55fcabec9f00/25 .event anyedge, v0x55fcabeca950_99, v0x55fcabeca950_100, v0x55fcabeca950_101, v0x55fcabeca950_102;
v0x55fcabeca950_103 .array/port v0x55fcabeca950, 103;
v0x55fcabeca950_104 .array/port v0x55fcabeca950, 104;
v0x55fcabeca950_105 .array/port v0x55fcabeca950, 105;
v0x55fcabeca950_106 .array/port v0x55fcabeca950, 106;
E_0x55fcabec9f00/26 .event anyedge, v0x55fcabeca950_103, v0x55fcabeca950_104, v0x55fcabeca950_105, v0x55fcabeca950_106;
v0x55fcabeca950_107 .array/port v0x55fcabeca950, 107;
v0x55fcabeca950_108 .array/port v0x55fcabeca950, 108;
v0x55fcabeca950_109 .array/port v0x55fcabeca950, 109;
v0x55fcabeca950_110 .array/port v0x55fcabeca950, 110;
E_0x55fcabec9f00/27 .event anyedge, v0x55fcabeca950_107, v0x55fcabeca950_108, v0x55fcabeca950_109, v0x55fcabeca950_110;
v0x55fcabeca950_111 .array/port v0x55fcabeca950, 111;
v0x55fcabeca950_112 .array/port v0x55fcabeca950, 112;
v0x55fcabeca950_113 .array/port v0x55fcabeca950, 113;
v0x55fcabeca950_114 .array/port v0x55fcabeca950, 114;
E_0x55fcabec9f00/28 .event anyedge, v0x55fcabeca950_111, v0x55fcabeca950_112, v0x55fcabeca950_113, v0x55fcabeca950_114;
v0x55fcabeca950_115 .array/port v0x55fcabeca950, 115;
v0x55fcabeca950_116 .array/port v0x55fcabeca950, 116;
v0x55fcabeca950_117 .array/port v0x55fcabeca950, 117;
v0x55fcabeca950_118 .array/port v0x55fcabeca950, 118;
E_0x55fcabec9f00/29 .event anyedge, v0x55fcabeca950_115, v0x55fcabeca950_116, v0x55fcabeca950_117, v0x55fcabeca950_118;
v0x55fcabeca950_119 .array/port v0x55fcabeca950, 119;
v0x55fcabeca950_120 .array/port v0x55fcabeca950, 120;
v0x55fcabeca950_121 .array/port v0x55fcabeca950, 121;
v0x55fcabeca950_122 .array/port v0x55fcabeca950, 122;
E_0x55fcabec9f00/30 .event anyedge, v0x55fcabeca950_119, v0x55fcabeca950_120, v0x55fcabeca950_121, v0x55fcabeca950_122;
v0x55fcabeca950_123 .array/port v0x55fcabeca950, 123;
v0x55fcabeca950_124 .array/port v0x55fcabeca950, 124;
v0x55fcabeca950_125 .array/port v0x55fcabeca950, 125;
v0x55fcabeca950_126 .array/port v0x55fcabeca950, 126;
E_0x55fcabec9f00/31 .event anyedge, v0x55fcabeca950_123, v0x55fcabeca950_124, v0x55fcabeca950_125, v0x55fcabeca950_126;
v0x55fcabeca950_127 .array/port v0x55fcabeca950, 127;
v0x55fcabeca950_128 .array/port v0x55fcabeca950, 128;
v0x55fcabeca950_129 .array/port v0x55fcabeca950, 129;
v0x55fcabeca950_130 .array/port v0x55fcabeca950, 130;
E_0x55fcabec9f00/32 .event anyedge, v0x55fcabeca950_127, v0x55fcabeca950_128, v0x55fcabeca950_129, v0x55fcabeca950_130;
v0x55fcabeca950_131 .array/port v0x55fcabeca950, 131;
v0x55fcabeca950_132 .array/port v0x55fcabeca950, 132;
v0x55fcabeca950_133 .array/port v0x55fcabeca950, 133;
v0x55fcabeca950_134 .array/port v0x55fcabeca950, 134;
E_0x55fcabec9f00/33 .event anyedge, v0x55fcabeca950_131, v0x55fcabeca950_132, v0x55fcabeca950_133, v0x55fcabeca950_134;
v0x55fcabeca950_135 .array/port v0x55fcabeca950, 135;
v0x55fcabeca950_136 .array/port v0x55fcabeca950, 136;
v0x55fcabeca950_137 .array/port v0x55fcabeca950, 137;
v0x55fcabeca950_138 .array/port v0x55fcabeca950, 138;
E_0x55fcabec9f00/34 .event anyedge, v0x55fcabeca950_135, v0x55fcabeca950_136, v0x55fcabeca950_137, v0x55fcabeca950_138;
v0x55fcabeca950_139 .array/port v0x55fcabeca950, 139;
v0x55fcabeca950_140 .array/port v0x55fcabeca950, 140;
v0x55fcabeca950_141 .array/port v0x55fcabeca950, 141;
v0x55fcabeca950_142 .array/port v0x55fcabeca950, 142;
E_0x55fcabec9f00/35 .event anyedge, v0x55fcabeca950_139, v0x55fcabeca950_140, v0x55fcabeca950_141, v0x55fcabeca950_142;
v0x55fcabeca950_143 .array/port v0x55fcabeca950, 143;
v0x55fcabeca950_144 .array/port v0x55fcabeca950, 144;
v0x55fcabeca950_145 .array/port v0x55fcabeca950, 145;
v0x55fcabeca950_146 .array/port v0x55fcabeca950, 146;
E_0x55fcabec9f00/36 .event anyedge, v0x55fcabeca950_143, v0x55fcabeca950_144, v0x55fcabeca950_145, v0x55fcabeca950_146;
v0x55fcabeca950_147 .array/port v0x55fcabeca950, 147;
v0x55fcabeca950_148 .array/port v0x55fcabeca950, 148;
v0x55fcabeca950_149 .array/port v0x55fcabeca950, 149;
v0x55fcabeca950_150 .array/port v0x55fcabeca950, 150;
E_0x55fcabec9f00/37 .event anyedge, v0x55fcabeca950_147, v0x55fcabeca950_148, v0x55fcabeca950_149, v0x55fcabeca950_150;
v0x55fcabeca950_151 .array/port v0x55fcabeca950, 151;
v0x55fcabeca950_152 .array/port v0x55fcabeca950, 152;
v0x55fcabeca950_153 .array/port v0x55fcabeca950, 153;
v0x55fcabeca950_154 .array/port v0x55fcabeca950, 154;
E_0x55fcabec9f00/38 .event anyedge, v0x55fcabeca950_151, v0x55fcabeca950_152, v0x55fcabeca950_153, v0x55fcabeca950_154;
v0x55fcabeca950_155 .array/port v0x55fcabeca950, 155;
v0x55fcabeca950_156 .array/port v0x55fcabeca950, 156;
v0x55fcabeca950_157 .array/port v0x55fcabeca950, 157;
v0x55fcabeca950_158 .array/port v0x55fcabeca950, 158;
E_0x55fcabec9f00/39 .event anyedge, v0x55fcabeca950_155, v0x55fcabeca950_156, v0x55fcabeca950_157, v0x55fcabeca950_158;
v0x55fcabeca950_159 .array/port v0x55fcabeca950, 159;
v0x55fcabeca950_160 .array/port v0x55fcabeca950, 160;
v0x55fcabeca950_161 .array/port v0x55fcabeca950, 161;
v0x55fcabeca950_162 .array/port v0x55fcabeca950, 162;
E_0x55fcabec9f00/40 .event anyedge, v0x55fcabeca950_159, v0x55fcabeca950_160, v0x55fcabeca950_161, v0x55fcabeca950_162;
v0x55fcabeca950_163 .array/port v0x55fcabeca950, 163;
v0x55fcabeca950_164 .array/port v0x55fcabeca950, 164;
v0x55fcabeca950_165 .array/port v0x55fcabeca950, 165;
v0x55fcabeca950_166 .array/port v0x55fcabeca950, 166;
E_0x55fcabec9f00/41 .event anyedge, v0x55fcabeca950_163, v0x55fcabeca950_164, v0x55fcabeca950_165, v0x55fcabeca950_166;
v0x55fcabeca950_167 .array/port v0x55fcabeca950, 167;
v0x55fcabeca950_168 .array/port v0x55fcabeca950, 168;
v0x55fcabeca950_169 .array/port v0x55fcabeca950, 169;
v0x55fcabeca950_170 .array/port v0x55fcabeca950, 170;
E_0x55fcabec9f00/42 .event anyedge, v0x55fcabeca950_167, v0x55fcabeca950_168, v0x55fcabeca950_169, v0x55fcabeca950_170;
v0x55fcabeca950_171 .array/port v0x55fcabeca950, 171;
v0x55fcabeca950_172 .array/port v0x55fcabeca950, 172;
v0x55fcabeca950_173 .array/port v0x55fcabeca950, 173;
v0x55fcabeca950_174 .array/port v0x55fcabeca950, 174;
E_0x55fcabec9f00/43 .event anyedge, v0x55fcabeca950_171, v0x55fcabeca950_172, v0x55fcabeca950_173, v0x55fcabeca950_174;
v0x55fcabeca950_175 .array/port v0x55fcabeca950, 175;
v0x55fcabeca950_176 .array/port v0x55fcabeca950, 176;
v0x55fcabeca950_177 .array/port v0x55fcabeca950, 177;
v0x55fcabeca950_178 .array/port v0x55fcabeca950, 178;
E_0x55fcabec9f00/44 .event anyedge, v0x55fcabeca950_175, v0x55fcabeca950_176, v0x55fcabeca950_177, v0x55fcabeca950_178;
v0x55fcabeca950_179 .array/port v0x55fcabeca950, 179;
v0x55fcabeca950_180 .array/port v0x55fcabeca950, 180;
v0x55fcabeca950_181 .array/port v0x55fcabeca950, 181;
v0x55fcabeca950_182 .array/port v0x55fcabeca950, 182;
E_0x55fcabec9f00/45 .event anyedge, v0x55fcabeca950_179, v0x55fcabeca950_180, v0x55fcabeca950_181, v0x55fcabeca950_182;
v0x55fcabeca950_183 .array/port v0x55fcabeca950, 183;
v0x55fcabeca950_184 .array/port v0x55fcabeca950, 184;
v0x55fcabeca950_185 .array/port v0x55fcabeca950, 185;
v0x55fcabeca950_186 .array/port v0x55fcabeca950, 186;
E_0x55fcabec9f00/46 .event anyedge, v0x55fcabeca950_183, v0x55fcabeca950_184, v0x55fcabeca950_185, v0x55fcabeca950_186;
v0x55fcabeca950_187 .array/port v0x55fcabeca950, 187;
v0x55fcabeca950_188 .array/port v0x55fcabeca950, 188;
v0x55fcabeca950_189 .array/port v0x55fcabeca950, 189;
v0x55fcabeca950_190 .array/port v0x55fcabeca950, 190;
E_0x55fcabec9f00/47 .event anyedge, v0x55fcabeca950_187, v0x55fcabeca950_188, v0x55fcabeca950_189, v0x55fcabeca950_190;
v0x55fcabeca950_191 .array/port v0x55fcabeca950, 191;
v0x55fcabeca950_192 .array/port v0x55fcabeca950, 192;
v0x55fcabeca950_193 .array/port v0x55fcabeca950, 193;
v0x55fcabeca950_194 .array/port v0x55fcabeca950, 194;
E_0x55fcabec9f00/48 .event anyedge, v0x55fcabeca950_191, v0x55fcabeca950_192, v0x55fcabeca950_193, v0x55fcabeca950_194;
v0x55fcabeca950_195 .array/port v0x55fcabeca950, 195;
v0x55fcabeca950_196 .array/port v0x55fcabeca950, 196;
v0x55fcabeca950_197 .array/port v0x55fcabeca950, 197;
v0x55fcabeca950_198 .array/port v0x55fcabeca950, 198;
E_0x55fcabec9f00/49 .event anyedge, v0x55fcabeca950_195, v0x55fcabeca950_196, v0x55fcabeca950_197, v0x55fcabeca950_198;
v0x55fcabeca950_199 .array/port v0x55fcabeca950, 199;
v0x55fcabeca950_200 .array/port v0x55fcabeca950, 200;
v0x55fcabeca950_201 .array/port v0x55fcabeca950, 201;
v0x55fcabeca950_202 .array/port v0x55fcabeca950, 202;
E_0x55fcabec9f00/50 .event anyedge, v0x55fcabeca950_199, v0x55fcabeca950_200, v0x55fcabeca950_201, v0x55fcabeca950_202;
v0x55fcabeca950_203 .array/port v0x55fcabeca950, 203;
v0x55fcabeca950_204 .array/port v0x55fcabeca950, 204;
v0x55fcabeca950_205 .array/port v0x55fcabeca950, 205;
v0x55fcabeca950_206 .array/port v0x55fcabeca950, 206;
E_0x55fcabec9f00/51 .event anyedge, v0x55fcabeca950_203, v0x55fcabeca950_204, v0x55fcabeca950_205, v0x55fcabeca950_206;
v0x55fcabeca950_207 .array/port v0x55fcabeca950, 207;
v0x55fcabeca950_208 .array/port v0x55fcabeca950, 208;
v0x55fcabeca950_209 .array/port v0x55fcabeca950, 209;
v0x55fcabeca950_210 .array/port v0x55fcabeca950, 210;
E_0x55fcabec9f00/52 .event anyedge, v0x55fcabeca950_207, v0x55fcabeca950_208, v0x55fcabeca950_209, v0x55fcabeca950_210;
v0x55fcabeca950_211 .array/port v0x55fcabeca950, 211;
v0x55fcabeca950_212 .array/port v0x55fcabeca950, 212;
v0x55fcabeca950_213 .array/port v0x55fcabeca950, 213;
v0x55fcabeca950_214 .array/port v0x55fcabeca950, 214;
E_0x55fcabec9f00/53 .event anyedge, v0x55fcabeca950_211, v0x55fcabeca950_212, v0x55fcabeca950_213, v0x55fcabeca950_214;
v0x55fcabeca950_215 .array/port v0x55fcabeca950, 215;
v0x55fcabeca950_216 .array/port v0x55fcabeca950, 216;
v0x55fcabeca950_217 .array/port v0x55fcabeca950, 217;
v0x55fcabeca950_218 .array/port v0x55fcabeca950, 218;
E_0x55fcabec9f00/54 .event anyedge, v0x55fcabeca950_215, v0x55fcabeca950_216, v0x55fcabeca950_217, v0x55fcabeca950_218;
v0x55fcabeca950_219 .array/port v0x55fcabeca950, 219;
v0x55fcabeca950_220 .array/port v0x55fcabeca950, 220;
v0x55fcabeca950_221 .array/port v0x55fcabeca950, 221;
v0x55fcabeca950_222 .array/port v0x55fcabeca950, 222;
E_0x55fcabec9f00/55 .event anyedge, v0x55fcabeca950_219, v0x55fcabeca950_220, v0x55fcabeca950_221, v0x55fcabeca950_222;
v0x55fcabeca950_223 .array/port v0x55fcabeca950, 223;
v0x55fcabeca950_224 .array/port v0x55fcabeca950, 224;
v0x55fcabeca950_225 .array/port v0x55fcabeca950, 225;
v0x55fcabeca950_226 .array/port v0x55fcabeca950, 226;
E_0x55fcabec9f00/56 .event anyedge, v0x55fcabeca950_223, v0x55fcabeca950_224, v0x55fcabeca950_225, v0x55fcabeca950_226;
v0x55fcabeca950_227 .array/port v0x55fcabeca950, 227;
v0x55fcabeca950_228 .array/port v0x55fcabeca950, 228;
v0x55fcabeca950_229 .array/port v0x55fcabeca950, 229;
v0x55fcabeca950_230 .array/port v0x55fcabeca950, 230;
E_0x55fcabec9f00/57 .event anyedge, v0x55fcabeca950_227, v0x55fcabeca950_228, v0x55fcabeca950_229, v0x55fcabeca950_230;
v0x55fcabeca950_231 .array/port v0x55fcabeca950, 231;
v0x55fcabeca950_232 .array/port v0x55fcabeca950, 232;
v0x55fcabeca950_233 .array/port v0x55fcabeca950, 233;
v0x55fcabeca950_234 .array/port v0x55fcabeca950, 234;
E_0x55fcabec9f00/58 .event anyedge, v0x55fcabeca950_231, v0x55fcabeca950_232, v0x55fcabeca950_233, v0x55fcabeca950_234;
v0x55fcabeca950_235 .array/port v0x55fcabeca950, 235;
v0x55fcabeca950_236 .array/port v0x55fcabeca950, 236;
v0x55fcabeca950_237 .array/port v0x55fcabeca950, 237;
v0x55fcabeca950_238 .array/port v0x55fcabeca950, 238;
E_0x55fcabec9f00/59 .event anyedge, v0x55fcabeca950_235, v0x55fcabeca950_236, v0x55fcabeca950_237, v0x55fcabeca950_238;
v0x55fcabeca950_239 .array/port v0x55fcabeca950, 239;
v0x55fcabeca950_240 .array/port v0x55fcabeca950, 240;
v0x55fcabeca950_241 .array/port v0x55fcabeca950, 241;
v0x55fcabeca950_242 .array/port v0x55fcabeca950, 242;
E_0x55fcabec9f00/60 .event anyedge, v0x55fcabeca950_239, v0x55fcabeca950_240, v0x55fcabeca950_241, v0x55fcabeca950_242;
v0x55fcabeca950_243 .array/port v0x55fcabeca950, 243;
v0x55fcabeca950_244 .array/port v0x55fcabeca950, 244;
v0x55fcabeca950_245 .array/port v0x55fcabeca950, 245;
v0x55fcabeca950_246 .array/port v0x55fcabeca950, 246;
E_0x55fcabec9f00/61 .event anyedge, v0x55fcabeca950_243, v0x55fcabeca950_244, v0x55fcabeca950_245, v0x55fcabeca950_246;
v0x55fcabeca950_247 .array/port v0x55fcabeca950, 247;
v0x55fcabeca950_248 .array/port v0x55fcabeca950, 248;
v0x55fcabeca950_249 .array/port v0x55fcabeca950, 249;
v0x55fcabeca950_250 .array/port v0x55fcabeca950, 250;
E_0x55fcabec9f00/62 .event anyedge, v0x55fcabeca950_247, v0x55fcabeca950_248, v0x55fcabeca950_249, v0x55fcabeca950_250;
v0x55fcabeca950_251 .array/port v0x55fcabeca950, 251;
v0x55fcabeca950_252 .array/port v0x55fcabeca950, 252;
v0x55fcabeca950_253 .array/port v0x55fcabeca950, 253;
v0x55fcabeca950_254 .array/port v0x55fcabeca950, 254;
E_0x55fcabec9f00/63 .event anyedge, v0x55fcabeca950_251, v0x55fcabeca950_252, v0x55fcabeca950_253, v0x55fcabeca950_254;
v0x55fcabeca950_255 .array/port v0x55fcabeca950, 255;
E_0x55fcabec9f00/64 .event anyedge, v0x55fcabeca950_255;
E_0x55fcabec9f00 .event/or E_0x55fcabec9f00/0, E_0x55fcabec9f00/1, E_0x55fcabec9f00/2, E_0x55fcabec9f00/3, E_0x55fcabec9f00/4, E_0x55fcabec9f00/5, E_0x55fcabec9f00/6, E_0x55fcabec9f00/7, E_0x55fcabec9f00/8, E_0x55fcabec9f00/9, E_0x55fcabec9f00/10, E_0x55fcabec9f00/11, E_0x55fcabec9f00/12, E_0x55fcabec9f00/13, E_0x55fcabec9f00/14, E_0x55fcabec9f00/15, E_0x55fcabec9f00/16, E_0x55fcabec9f00/17, E_0x55fcabec9f00/18, E_0x55fcabec9f00/19, E_0x55fcabec9f00/20, E_0x55fcabec9f00/21, E_0x55fcabec9f00/22, E_0x55fcabec9f00/23, E_0x55fcabec9f00/24, E_0x55fcabec9f00/25, E_0x55fcabec9f00/26, E_0x55fcabec9f00/27, E_0x55fcabec9f00/28, E_0x55fcabec9f00/29, E_0x55fcabec9f00/30, E_0x55fcabec9f00/31, E_0x55fcabec9f00/32, E_0x55fcabec9f00/33, E_0x55fcabec9f00/34, E_0x55fcabec9f00/35, E_0x55fcabec9f00/36, E_0x55fcabec9f00/37, E_0x55fcabec9f00/38, E_0x55fcabec9f00/39, E_0x55fcabec9f00/40, E_0x55fcabec9f00/41, E_0x55fcabec9f00/42, E_0x55fcabec9f00/43, E_0x55fcabec9f00/44, E_0x55fcabec9f00/45, E_0x55fcabec9f00/46, E_0x55fcabec9f00/47, E_0x55fcabec9f00/48, E_0x55fcabec9f00/49, E_0x55fcabec9f00/50, E_0x55fcabec9f00/51, E_0x55fcabec9f00/52, E_0x55fcabec9f00/53, E_0x55fcabec9f00/54, E_0x55fcabec9f00/55, E_0x55fcabec9f00/56, E_0x55fcabec9f00/57, E_0x55fcabec9f00/58, E_0x55fcabec9f00/59, E_0x55fcabec9f00/60, E_0x55fcabec9f00/61, E_0x55fcabec9f00/62, E_0x55fcabec9f00/63, E_0x55fcabec9f00/64;
S_0x55fcabecd270 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55fcabef2db0 .functor AND 1, v0x55fcabec1b70_0, v0x55fcabecd960_0, C4<1>, C4<1>;
L_0x55fcabef2e20 .functor OR 1, v0x55fcabec1d20_0, L_0x55fcabef2db0, C4<0>, C4<0>;
L_0x55fcabef30f0 .functor BUFZ 1, L_0x55fcabef2e20, C4<0>, C4<0>, C4<0>;
v0x55fcabecefe0_0 .net *"_ivl_2", 0 0, L_0x55fcabef2db0;  1 drivers
v0x55fcabecf0e0_0 .net "branch", 0 0, v0x55fcabec1b70_0;  alias, 1 drivers
v0x55fcabecf1a0_0 .net "branch_taken", 0 0, v0x55fcabecd960_0;  1 drivers
v0x55fcabecf2a0_0 .net "branch_target", 31 0, L_0x55fcabef6a70;  alias, 1 drivers
v0x55fcabecf340_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabecf3e0_0 .net "flush", 0 0, L_0x55fcabef30f0;  alias, 1 drivers
v0x55fcabecf480_0 .net "id_opcode", 3 0, L_0x55fcabef31f0;  1 drivers
v0x55fcabecf550_0 .net "id_pc", 31 0, v0x55fcabec9a30_0;  alias, 1 drivers
v0x55fcabecf640_0 .net "jump", 0 0, v0x55fcabec1d20_0;  alias, 1 drivers
v0x55fcabecf770_0 .net "next_pc", 31 0, L_0x55fcabef2f30;  alias, 1 drivers
v0x55fcabecf810_0 .net "pc_mux_sel", 0 0, L_0x55fcabef2e20;  1 drivers
v0x55fcabecf8b0_0 .net "pc_out", 31 0, v0x55fcabeced50_0;  alias, 1 drivers
v0x55fcabecf9e0_0 .net "pc_plus_one", 31 0, L_0x55fcabef2d10;  1 drivers
v0x55fcabecfa80_0 .net "prev_neg_flag", 0 0, v0x55fcabebe0e0_0;  alias, 1 drivers
v0x55fcabecfb70_0 .net "prev_zero_flag", 0 0, v0x55fcabebe610_0;  alias, 1 drivers
v0x55fcabecfc60_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
S_0x55fcabecd580 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55fcabecd270;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55fcabec9e50 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55fcabec9e90 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55fcabecd960_0 .var "branch_taken", 0 0;
v0x55fcabecda40_0 .net "neg_flag", 0 0, v0x55fcabebe0e0_0;  alias, 1 drivers
v0x55fcabecdb30_0 .net "opcode", 3 0, L_0x55fcabef31f0;  alias, 1 drivers
v0x55fcabecdc00_0 .net "zero_flag", 0 0, v0x55fcabebe610_0;  alias, 1 drivers
E_0x55fcabecd900 .event anyedge, v0x55fcabecdb30_0, v0x55fcabebe610_0, v0x55fcabebe0e0_0;
S_0x55fcabecdd40 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55fcabecd270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55fcabecdf90_0 .net "a", 31 0, v0x55fcabeced50_0;  alias, 1 drivers
L_0x7fa741fb7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fcabece0c0_0 .net "b", 31 0, L_0x7fa741fb7450;  1 drivers
v0x55fcabece1a0_0 .net "out", 31 0, L_0x55fcabef2d10;  alias, 1 drivers
L_0x55fcabef2d10 .arith/sum 32, v0x55fcabeced50_0, L_0x7fa741fb7450;
S_0x55fcabece2e0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55fcabecd270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55fcabece560_0 .net "in0", 31 0, L_0x55fcabef2d10;  alias, 1 drivers
v0x55fcabece630_0 .net "in1", 31 0, L_0x55fcabef6a70;  alias, 1 drivers
v0x55fcabece720_0 .net "out", 31 0, L_0x55fcabef2f30;  alias, 1 drivers
v0x55fcabece7e0_0 .net "sel", 0 0, L_0x55fcabef2e20;  alias, 1 drivers
L_0x55fcabef2f30 .functor MUXZ 32, L_0x55fcabef2d10, L_0x55fcabef6a70, L_0x55fcabef2e20, C4<>;
S_0x55fcabece950 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55fcabecd270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55fcabeceba0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabecec60_0 .net "pc_in", 31 0, L_0x55fcabef2f30;  alias, 1 drivers
v0x55fcabeced50_0 .var "pc_out", 31 0;
v0x55fcabecee20_0 .net "rst", 0 0, o0x7fa7422ae7a8;  alias, 0 drivers
S_0x55fcabecfeb0 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55fcabef6b10 .functor BUFZ 32, v0x55fcabebde60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fcabef6b80 .functor BUFZ 6, v0x55fcabebe280_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabef6bf0 .functor BUFZ 6, v0x55fcabebe530_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55fcabef6c60 .functor BUFZ 4, v0x55fcabebe1a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fcabef6d00 .functor BUFZ 1, v0x55fcabebe610_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef6d70 .functor BUFZ 1, v0x55fcabebe0e0_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef6e30 .functor BUFZ 1, v0x55fcabebe470_0, C4<0>, C4<0>, C4<0>;
L_0x55fcabef6ea0 .functor BUFZ 1, v0x55fcabebe020_0, C4<0>, C4<0>, C4<0>;
v0x55fcabed3dc0_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabed3f90_0 .net "ex_alu_result", 31 0, v0x55fcabebde60_0;  alias, 1 drivers
v0x55fcabed4050_0 .net "ex_mem_to_reg", 0 0, v0x55fcabebe020_0;  alias, 1 drivers
v0x55fcabed4120_0 .net "ex_mem_write", 0 0, v0x55fcabec1e80_0;  alias, 1 drivers
v0x55fcabed4210_0 .net "ex_neg_flag", 0 0, v0x55fcabebe0e0_0;  alias, 1 drivers
v0x55fcabed4300_0 .net "ex_opcode", 3 0, v0x55fcabebe1a0_0;  alias, 1 drivers
v0x55fcabed43a0_0 .net "ex_rd", 5 0, v0x55fcabebe280_0;  alias, 1 drivers
v0x55fcabed4490_0 .net "ex_reg_write", 0 0, v0x55fcabebe470_0;  alias, 1 drivers
v0x55fcabed4580_0 .net "ex_rt", 5 0, v0x55fcabebe530_0;  alias, 1 drivers
v0x55fcabed4620_0 .net "ex_write_data", 31 0, v0x55fcabebdf40_0;  alias, 1 drivers
v0x55fcabed46c0_0 .net "ex_zero_flag", 0 0, v0x55fcabebe610_0;  alias, 1 drivers
v0x55fcabed4760_0 .net "mem_alu_result", 31 0, L_0x55fcabef6b10;  alias, 1 drivers
v0x55fcabed4820_0 .net "mem_mem_to_reg", 0 0, L_0x55fcabef6ea0;  alias, 1 drivers
v0x55fcabed48c0_0 .net "mem_neg_flag", 0 0, L_0x55fcabef6d70;  alias, 1 drivers
v0x55fcabed4980_0 .net "mem_opcode", 3 0, L_0x55fcabef6c60;  alias, 1 drivers
v0x55fcabed4a60_0 .net "mem_rd", 5 0, L_0x55fcabef6b80;  alias, 1 drivers
v0x55fcabed4b20_0 .net "mem_read_data", 31 0, v0x55fcabed3b90_0;  alias, 1 drivers
v0x55fcabed4cd0_0 .net "mem_reg_write", 0 0, L_0x55fcabef6e30;  alias, 1 drivers
v0x55fcabed4da0_0 .net "mem_rt", 5 0, L_0x55fcabef6bf0;  alias, 1 drivers
v0x55fcabed4e40_0 .net "mem_zero_flag", 0 0, L_0x55fcabef6d00;  alias, 1 drivers
S_0x55fcabed0310 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55fcabecfeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55fcabed04c0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55fcabed0f40_0 .net "address", 31 0, v0x55fcabebde60_0;  alias, 1 drivers
v0x55fcabed1070_0 .net "clk", 0 0, o0x7fa7422ae6b8;  alias, 0 drivers
v0x55fcabed1130_0 .var/i "i", 31 0;
v0x55fcabed11d0 .array "mem", 255 0, 31 0;
v0x55fcabed3aa0_0 .net "mem_write", 0 0, v0x55fcabec1e80_0;  alias, 1 drivers
v0x55fcabed3b90_0 .var "read_data", 31 0;
v0x55fcabed3c50_0 .net "write_data", 31 0, v0x55fcabebdf40_0;  alias, 1 drivers
E_0x55fcabed0670 .event posedge, v0x55fcabec1e80_0, v0x55fcabebd5e0_0;
v0x55fcabed11d0_0 .array/port v0x55fcabed11d0, 0;
v0x55fcabed11d0_1 .array/port v0x55fcabed11d0, 1;
v0x55fcabed11d0_2 .array/port v0x55fcabed11d0, 2;
E_0x55fcabed06f0/0 .event anyedge, v0x55fcabebde60_0, v0x55fcabed11d0_0, v0x55fcabed11d0_1, v0x55fcabed11d0_2;
v0x55fcabed11d0_3 .array/port v0x55fcabed11d0, 3;
v0x55fcabed11d0_4 .array/port v0x55fcabed11d0, 4;
v0x55fcabed11d0_5 .array/port v0x55fcabed11d0, 5;
v0x55fcabed11d0_6 .array/port v0x55fcabed11d0, 6;
E_0x55fcabed06f0/1 .event anyedge, v0x55fcabed11d0_3, v0x55fcabed11d0_4, v0x55fcabed11d0_5, v0x55fcabed11d0_6;
v0x55fcabed11d0_7 .array/port v0x55fcabed11d0, 7;
v0x55fcabed11d0_8 .array/port v0x55fcabed11d0, 8;
v0x55fcabed11d0_9 .array/port v0x55fcabed11d0, 9;
v0x55fcabed11d0_10 .array/port v0x55fcabed11d0, 10;
E_0x55fcabed06f0/2 .event anyedge, v0x55fcabed11d0_7, v0x55fcabed11d0_8, v0x55fcabed11d0_9, v0x55fcabed11d0_10;
v0x55fcabed11d0_11 .array/port v0x55fcabed11d0, 11;
v0x55fcabed11d0_12 .array/port v0x55fcabed11d0, 12;
v0x55fcabed11d0_13 .array/port v0x55fcabed11d0, 13;
v0x55fcabed11d0_14 .array/port v0x55fcabed11d0, 14;
E_0x55fcabed06f0/3 .event anyedge, v0x55fcabed11d0_11, v0x55fcabed11d0_12, v0x55fcabed11d0_13, v0x55fcabed11d0_14;
v0x55fcabed11d0_15 .array/port v0x55fcabed11d0, 15;
v0x55fcabed11d0_16 .array/port v0x55fcabed11d0, 16;
v0x55fcabed11d0_17 .array/port v0x55fcabed11d0, 17;
v0x55fcabed11d0_18 .array/port v0x55fcabed11d0, 18;
E_0x55fcabed06f0/4 .event anyedge, v0x55fcabed11d0_15, v0x55fcabed11d0_16, v0x55fcabed11d0_17, v0x55fcabed11d0_18;
v0x55fcabed11d0_19 .array/port v0x55fcabed11d0, 19;
v0x55fcabed11d0_20 .array/port v0x55fcabed11d0, 20;
v0x55fcabed11d0_21 .array/port v0x55fcabed11d0, 21;
v0x55fcabed11d0_22 .array/port v0x55fcabed11d0, 22;
E_0x55fcabed06f0/5 .event anyedge, v0x55fcabed11d0_19, v0x55fcabed11d0_20, v0x55fcabed11d0_21, v0x55fcabed11d0_22;
v0x55fcabed11d0_23 .array/port v0x55fcabed11d0, 23;
v0x55fcabed11d0_24 .array/port v0x55fcabed11d0, 24;
v0x55fcabed11d0_25 .array/port v0x55fcabed11d0, 25;
v0x55fcabed11d0_26 .array/port v0x55fcabed11d0, 26;
E_0x55fcabed06f0/6 .event anyedge, v0x55fcabed11d0_23, v0x55fcabed11d0_24, v0x55fcabed11d0_25, v0x55fcabed11d0_26;
v0x55fcabed11d0_27 .array/port v0x55fcabed11d0, 27;
v0x55fcabed11d0_28 .array/port v0x55fcabed11d0, 28;
v0x55fcabed11d0_29 .array/port v0x55fcabed11d0, 29;
v0x55fcabed11d0_30 .array/port v0x55fcabed11d0, 30;
E_0x55fcabed06f0/7 .event anyedge, v0x55fcabed11d0_27, v0x55fcabed11d0_28, v0x55fcabed11d0_29, v0x55fcabed11d0_30;
v0x55fcabed11d0_31 .array/port v0x55fcabed11d0, 31;
v0x55fcabed11d0_32 .array/port v0x55fcabed11d0, 32;
v0x55fcabed11d0_33 .array/port v0x55fcabed11d0, 33;
v0x55fcabed11d0_34 .array/port v0x55fcabed11d0, 34;
E_0x55fcabed06f0/8 .event anyedge, v0x55fcabed11d0_31, v0x55fcabed11d0_32, v0x55fcabed11d0_33, v0x55fcabed11d0_34;
v0x55fcabed11d0_35 .array/port v0x55fcabed11d0, 35;
v0x55fcabed11d0_36 .array/port v0x55fcabed11d0, 36;
v0x55fcabed11d0_37 .array/port v0x55fcabed11d0, 37;
v0x55fcabed11d0_38 .array/port v0x55fcabed11d0, 38;
E_0x55fcabed06f0/9 .event anyedge, v0x55fcabed11d0_35, v0x55fcabed11d0_36, v0x55fcabed11d0_37, v0x55fcabed11d0_38;
v0x55fcabed11d0_39 .array/port v0x55fcabed11d0, 39;
v0x55fcabed11d0_40 .array/port v0x55fcabed11d0, 40;
v0x55fcabed11d0_41 .array/port v0x55fcabed11d0, 41;
v0x55fcabed11d0_42 .array/port v0x55fcabed11d0, 42;
E_0x55fcabed06f0/10 .event anyedge, v0x55fcabed11d0_39, v0x55fcabed11d0_40, v0x55fcabed11d0_41, v0x55fcabed11d0_42;
v0x55fcabed11d0_43 .array/port v0x55fcabed11d0, 43;
v0x55fcabed11d0_44 .array/port v0x55fcabed11d0, 44;
v0x55fcabed11d0_45 .array/port v0x55fcabed11d0, 45;
v0x55fcabed11d0_46 .array/port v0x55fcabed11d0, 46;
E_0x55fcabed06f0/11 .event anyedge, v0x55fcabed11d0_43, v0x55fcabed11d0_44, v0x55fcabed11d0_45, v0x55fcabed11d0_46;
v0x55fcabed11d0_47 .array/port v0x55fcabed11d0, 47;
v0x55fcabed11d0_48 .array/port v0x55fcabed11d0, 48;
v0x55fcabed11d0_49 .array/port v0x55fcabed11d0, 49;
v0x55fcabed11d0_50 .array/port v0x55fcabed11d0, 50;
E_0x55fcabed06f0/12 .event anyedge, v0x55fcabed11d0_47, v0x55fcabed11d0_48, v0x55fcabed11d0_49, v0x55fcabed11d0_50;
v0x55fcabed11d0_51 .array/port v0x55fcabed11d0, 51;
v0x55fcabed11d0_52 .array/port v0x55fcabed11d0, 52;
v0x55fcabed11d0_53 .array/port v0x55fcabed11d0, 53;
v0x55fcabed11d0_54 .array/port v0x55fcabed11d0, 54;
E_0x55fcabed06f0/13 .event anyedge, v0x55fcabed11d0_51, v0x55fcabed11d0_52, v0x55fcabed11d0_53, v0x55fcabed11d0_54;
v0x55fcabed11d0_55 .array/port v0x55fcabed11d0, 55;
v0x55fcabed11d0_56 .array/port v0x55fcabed11d0, 56;
v0x55fcabed11d0_57 .array/port v0x55fcabed11d0, 57;
v0x55fcabed11d0_58 .array/port v0x55fcabed11d0, 58;
E_0x55fcabed06f0/14 .event anyedge, v0x55fcabed11d0_55, v0x55fcabed11d0_56, v0x55fcabed11d0_57, v0x55fcabed11d0_58;
v0x55fcabed11d0_59 .array/port v0x55fcabed11d0, 59;
v0x55fcabed11d0_60 .array/port v0x55fcabed11d0, 60;
v0x55fcabed11d0_61 .array/port v0x55fcabed11d0, 61;
v0x55fcabed11d0_62 .array/port v0x55fcabed11d0, 62;
E_0x55fcabed06f0/15 .event anyedge, v0x55fcabed11d0_59, v0x55fcabed11d0_60, v0x55fcabed11d0_61, v0x55fcabed11d0_62;
v0x55fcabed11d0_63 .array/port v0x55fcabed11d0, 63;
v0x55fcabed11d0_64 .array/port v0x55fcabed11d0, 64;
v0x55fcabed11d0_65 .array/port v0x55fcabed11d0, 65;
v0x55fcabed11d0_66 .array/port v0x55fcabed11d0, 66;
E_0x55fcabed06f0/16 .event anyedge, v0x55fcabed11d0_63, v0x55fcabed11d0_64, v0x55fcabed11d0_65, v0x55fcabed11d0_66;
v0x55fcabed11d0_67 .array/port v0x55fcabed11d0, 67;
v0x55fcabed11d0_68 .array/port v0x55fcabed11d0, 68;
v0x55fcabed11d0_69 .array/port v0x55fcabed11d0, 69;
v0x55fcabed11d0_70 .array/port v0x55fcabed11d0, 70;
E_0x55fcabed06f0/17 .event anyedge, v0x55fcabed11d0_67, v0x55fcabed11d0_68, v0x55fcabed11d0_69, v0x55fcabed11d0_70;
v0x55fcabed11d0_71 .array/port v0x55fcabed11d0, 71;
v0x55fcabed11d0_72 .array/port v0x55fcabed11d0, 72;
v0x55fcabed11d0_73 .array/port v0x55fcabed11d0, 73;
v0x55fcabed11d0_74 .array/port v0x55fcabed11d0, 74;
E_0x55fcabed06f0/18 .event anyedge, v0x55fcabed11d0_71, v0x55fcabed11d0_72, v0x55fcabed11d0_73, v0x55fcabed11d0_74;
v0x55fcabed11d0_75 .array/port v0x55fcabed11d0, 75;
v0x55fcabed11d0_76 .array/port v0x55fcabed11d0, 76;
v0x55fcabed11d0_77 .array/port v0x55fcabed11d0, 77;
v0x55fcabed11d0_78 .array/port v0x55fcabed11d0, 78;
E_0x55fcabed06f0/19 .event anyedge, v0x55fcabed11d0_75, v0x55fcabed11d0_76, v0x55fcabed11d0_77, v0x55fcabed11d0_78;
v0x55fcabed11d0_79 .array/port v0x55fcabed11d0, 79;
v0x55fcabed11d0_80 .array/port v0x55fcabed11d0, 80;
v0x55fcabed11d0_81 .array/port v0x55fcabed11d0, 81;
v0x55fcabed11d0_82 .array/port v0x55fcabed11d0, 82;
E_0x55fcabed06f0/20 .event anyedge, v0x55fcabed11d0_79, v0x55fcabed11d0_80, v0x55fcabed11d0_81, v0x55fcabed11d0_82;
v0x55fcabed11d0_83 .array/port v0x55fcabed11d0, 83;
v0x55fcabed11d0_84 .array/port v0x55fcabed11d0, 84;
v0x55fcabed11d0_85 .array/port v0x55fcabed11d0, 85;
v0x55fcabed11d0_86 .array/port v0x55fcabed11d0, 86;
E_0x55fcabed06f0/21 .event anyedge, v0x55fcabed11d0_83, v0x55fcabed11d0_84, v0x55fcabed11d0_85, v0x55fcabed11d0_86;
v0x55fcabed11d0_87 .array/port v0x55fcabed11d0, 87;
v0x55fcabed11d0_88 .array/port v0x55fcabed11d0, 88;
v0x55fcabed11d0_89 .array/port v0x55fcabed11d0, 89;
v0x55fcabed11d0_90 .array/port v0x55fcabed11d0, 90;
E_0x55fcabed06f0/22 .event anyedge, v0x55fcabed11d0_87, v0x55fcabed11d0_88, v0x55fcabed11d0_89, v0x55fcabed11d0_90;
v0x55fcabed11d0_91 .array/port v0x55fcabed11d0, 91;
v0x55fcabed11d0_92 .array/port v0x55fcabed11d0, 92;
v0x55fcabed11d0_93 .array/port v0x55fcabed11d0, 93;
v0x55fcabed11d0_94 .array/port v0x55fcabed11d0, 94;
E_0x55fcabed06f0/23 .event anyedge, v0x55fcabed11d0_91, v0x55fcabed11d0_92, v0x55fcabed11d0_93, v0x55fcabed11d0_94;
v0x55fcabed11d0_95 .array/port v0x55fcabed11d0, 95;
v0x55fcabed11d0_96 .array/port v0x55fcabed11d0, 96;
v0x55fcabed11d0_97 .array/port v0x55fcabed11d0, 97;
v0x55fcabed11d0_98 .array/port v0x55fcabed11d0, 98;
E_0x55fcabed06f0/24 .event anyedge, v0x55fcabed11d0_95, v0x55fcabed11d0_96, v0x55fcabed11d0_97, v0x55fcabed11d0_98;
v0x55fcabed11d0_99 .array/port v0x55fcabed11d0, 99;
v0x55fcabed11d0_100 .array/port v0x55fcabed11d0, 100;
v0x55fcabed11d0_101 .array/port v0x55fcabed11d0, 101;
v0x55fcabed11d0_102 .array/port v0x55fcabed11d0, 102;
E_0x55fcabed06f0/25 .event anyedge, v0x55fcabed11d0_99, v0x55fcabed11d0_100, v0x55fcabed11d0_101, v0x55fcabed11d0_102;
v0x55fcabed11d0_103 .array/port v0x55fcabed11d0, 103;
v0x55fcabed11d0_104 .array/port v0x55fcabed11d0, 104;
v0x55fcabed11d0_105 .array/port v0x55fcabed11d0, 105;
v0x55fcabed11d0_106 .array/port v0x55fcabed11d0, 106;
E_0x55fcabed06f0/26 .event anyedge, v0x55fcabed11d0_103, v0x55fcabed11d0_104, v0x55fcabed11d0_105, v0x55fcabed11d0_106;
v0x55fcabed11d0_107 .array/port v0x55fcabed11d0, 107;
v0x55fcabed11d0_108 .array/port v0x55fcabed11d0, 108;
v0x55fcabed11d0_109 .array/port v0x55fcabed11d0, 109;
v0x55fcabed11d0_110 .array/port v0x55fcabed11d0, 110;
E_0x55fcabed06f0/27 .event anyedge, v0x55fcabed11d0_107, v0x55fcabed11d0_108, v0x55fcabed11d0_109, v0x55fcabed11d0_110;
v0x55fcabed11d0_111 .array/port v0x55fcabed11d0, 111;
v0x55fcabed11d0_112 .array/port v0x55fcabed11d0, 112;
v0x55fcabed11d0_113 .array/port v0x55fcabed11d0, 113;
v0x55fcabed11d0_114 .array/port v0x55fcabed11d0, 114;
E_0x55fcabed06f0/28 .event anyedge, v0x55fcabed11d0_111, v0x55fcabed11d0_112, v0x55fcabed11d0_113, v0x55fcabed11d0_114;
v0x55fcabed11d0_115 .array/port v0x55fcabed11d0, 115;
v0x55fcabed11d0_116 .array/port v0x55fcabed11d0, 116;
v0x55fcabed11d0_117 .array/port v0x55fcabed11d0, 117;
v0x55fcabed11d0_118 .array/port v0x55fcabed11d0, 118;
E_0x55fcabed06f0/29 .event anyedge, v0x55fcabed11d0_115, v0x55fcabed11d0_116, v0x55fcabed11d0_117, v0x55fcabed11d0_118;
v0x55fcabed11d0_119 .array/port v0x55fcabed11d0, 119;
v0x55fcabed11d0_120 .array/port v0x55fcabed11d0, 120;
v0x55fcabed11d0_121 .array/port v0x55fcabed11d0, 121;
v0x55fcabed11d0_122 .array/port v0x55fcabed11d0, 122;
E_0x55fcabed06f0/30 .event anyedge, v0x55fcabed11d0_119, v0x55fcabed11d0_120, v0x55fcabed11d0_121, v0x55fcabed11d0_122;
v0x55fcabed11d0_123 .array/port v0x55fcabed11d0, 123;
v0x55fcabed11d0_124 .array/port v0x55fcabed11d0, 124;
v0x55fcabed11d0_125 .array/port v0x55fcabed11d0, 125;
v0x55fcabed11d0_126 .array/port v0x55fcabed11d0, 126;
E_0x55fcabed06f0/31 .event anyedge, v0x55fcabed11d0_123, v0x55fcabed11d0_124, v0x55fcabed11d0_125, v0x55fcabed11d0_126;
v0x55fcabed11d0_127 .array/port v0x55fcabed11d0, 127;
v0x55fcabed11d0_128 .array/port v0x55fcabed11d0, 128;
v0x55fcabed11d0_129 .array/port v0x55fcabed11d0, 129;
v0x55fcabed11d0_130 .array/port v0x55fcabed11d0, 130;
E_0x55fcabed06f0/32 .event anyedge, v0x55fcabed11d0_127, v0x55fcabed11d0_128, v0x55fcabed11d0_129, v0x55fcabed11d0_130;
v0x55fcabed11d0_131 .array/port v0x55fcabed11d0, 131;
v0x55fcabed11d0_132 .array/port v0x55fcabed11d0, 132;
v0x55fcabed11d0_133 .array/port v0x55fcabed11d0, 133;
v0x55fcabed11d0_134 .array/port v0x55fcabed11d0, 134;
E_0x55fcabed06f0/33 .event anyedge, v0x55fcabed11d0_131, v0x55fcabed11d0_132, v0x55fcabed11d0_133, v0x55fcabed11d0_134;
v0x55fcabed11d0_135 .array/port v0x55fcabed11d0, 135;
v0x55fcabed11d0_136 .array/port v0x55fcabed11d0, 136;
v0x55fcabed11d0_137 .array/port v0x55fcabed11d0, 137;
v0x55fcabed11d0_138 .array/port v0x55fcabed11d0, 138;
E_0x55fcabed06f0/34 .event anyedge, v0x55fcabed11d0_135, v0x55fcabed11d0_136, v0x55fcabed11d0_137, v0x55fcabed11d0_138;
v0x55fcabed11d0_139 .array/port v0x55fcabed11d0, 139;
v0x55fcabed11d0_140 .array/port v0x55fcabed11d0, 140;
v0x55fcabed11d0_141 .array/port v0x55fcabed11d0, 141;
v0x55fcabed11d0_142 .array/port v0x55fcabed11d0, 142;
E_0x55fcabed06f0/35 .event anyedge, v0x55fcabed11d0_139, v0x55fcabed11d0_140, v0x55fcabed11d0_141, v0x55fcabed11d0_142;
v0x55fcabed11d0_143 .array/port v0x55fcabed11d0, 143;
v0x55fcabed11d0_144 .array/port v0x55fcabed11d0, 144;
v0x55fcabed11d0_145 .array/port v0x55fcabed11d0, 145;
v0x55fcabed11d0_146 .array/port v0x55fcabed11d0, 146;
E_0x55fcabed06f0/36 .event anyedge, v0x55fcabed11d0_143, v0x55fcabed11d0_144, v0x55fcabed11d0_145, v0x55fcabed11d0_146;
v0x55fcabed11d0_147 .array/port v0x55fcabed11d0, 147;
v0x55fcabed11d0_148 .array/port v0x55fcabed11d0, 148;
v0x55fcabed11d0_149 .array/port v0x55fcabed11d0, 149;
v0x55fcabed11d0_150 .array/port v0x55fcabed11d0, 150;
E_0x55fcabed06f0/37 .event anyedge, v0x55fcabed11d0_147, v0x55fcabed11d0_148, v0x55fcabed11d0_149, v0x55fcabed11d0_150;
v0x55fcabed11d0_151 .array/port v0x55fcabed11d0, 151;
v0x55fcabed11d0_152 .array/port v0x55fcabed11d0, 152;
v0x55fcabed11d0_153 .array/port v0x55fcabed11d0, 153;
v0x55fcabed11d0_154 .array/port v0x55fcabed11d0, 154;
E_0x55fcabed06f0/38 .event anyedge, v0x55fcabed11d0_151, v0x55fcabed11d0_152, v0x55fcabed11d0_153, v0x55fcabed11d0_154;
v0x55fcabed11d0_155 .array/port v0x55fcabed11d0, 155;
v0x55fcabed11d0_156 .array/port v0x55fcabed11d0, 156;
v0x55fcabed11d0_157 .array/port v0x55fcabed11d0, 157;
v0x55fcabed11d0_158 .array/port v0x55fcabed11d0, 158;
E_0x55fcabed06f0/39 .event anyedge, v0x55fcabed11d0_155, v0x55fcabed11d0_156, v0x55fcabed11d0_157, v0x55fcabed11d0_158;
v0x55fcabed11d0_159 .array/port v0x55fcabed11d0, 159;
v0x55fcabed11d0_160 .array/port v0x55fcabed11d0, 160;
v0x55fcabed11d0_161 .array/port v0x55fcabed11d0, 161;
v0x55fcabed11d0_162 .array/port v0x55fcabed11d0, 162;
E_0x55fcabed06f0/40 .event anyedge, v0x55fcabed11d0_159, v0x55fcabed11d0_160, v0x55fcabed11d0_161, v0x55fcabed11d0_162;
v0x55fcabed11d0_163 .array/port v0x55fcabed11d0, 163;
v0x55fcabed11d0_164 .array/port v0x55fcabed11d0, 164;
v0x55fcabed11d0_165 .array/port v0x55fcabed11d0, 165;
v0x55fcabed11d0_166 .array/port v0x55fcabed11d0, 166;
E_0x55fcabed06f0/41 .event anyedge, v0x55fcabed11d0_163, v0x55fcabed11d0_164, v0x55fcabed11d0_165, v0x55fcabed11d0_166;
v0x55fcabed11d0_167 .array/port v0x55fcabed11d0, 167;
v0x55fcabed11d0_168 .array/port v0x55fcabed11d0, 168;
v0x55fcabed11d0_169 .array/port v0x55fcabed11d0, 169;
v0x55fcabed11d0_170 .array/port v0x55fcabed11d0, 170;
E_0x55fcabed06f0/42 .event anyedge, v0x55fcabed11d0_167, v0x55fcabed11d0_168, v0x55fcabed11d0_169, v0x55fcabed11d0_170;
v0x55fcabed11d0_171 .array/port v0x55fcabed11d0, 171;
v0x55fcabed11d0_172 .array/port v0x55fcabed11d0, 172;
v0x55fcabed11d0_173 .array/port v0x55fcabed11d0, 173;
v0x55fcabed11d0_174 .array/port v0x55fcabed11d0, 174;
E_0x55fcabed06f0/43 .event anyedge, v0x55fcabed11d0_171, v0x55fcabed11d0_172, v0x55fcabed11d0_173, v0x55fcabed11d0_174;
v0x55fcabed11d0_175 .array/port v0x55fcabed11d0, 175;
v0x55fcabed11d0_176 .array/port v0x55fcabed11d0, 176;
v0x55fcabed11d0_177 .array/port v0x55fcabed11d0, 177;
v0x55fcabed11d0_178 .array/port v0x55fcabed11d0, 178;
E_0x55fcabed06f0/44 .event anyedge, v0x55fcabed11d0_175, v0x55fcabed11d0_176, v0x55fcabed11d0_177, v0x55fcabed11d0_178;
v0x55fcabed11d0_179 .array/port v0x55fcabed11d0, 179;
v0x55fcabed11d0_180 .array/port v0x55fcabed11d0, 180;
v0x55fcabed11d0_181 .array/port v0x55fcabed11d0, 181;
v0x55fcabed11d0_182 .array/port v0x55fcabed11d0, 182;
E_0x55fcabed06f0/45 .event anyedge, v0x55fcabed11d0_179, v0x55fcabed11d0_180, v0x55fcabed11d0_181, v0x55fcabed11d0_182;
v0x55fcabed11d0_183 .array/port v0x55fcabed11d0, 183;
v0x55fcabed11d0_184 .array/port v0x55fcabed11d0, 184;
v0x55fcabed11d0_185 .array/port v0x55fcabed11d0, 185;
v0x55fcabed11d0_186 .array/port v0x55fcabed11d0, 186;
E_0x55fcabed06f0/46 .event anyedge, v0x55fcabed11d0_183, v0x55fcabed11d0_184, v0x55fcabed11d0_185, v0x55fcabed11d0_186;
v0x55fcabed11d0_187 .array/port v0x55fcabed11d0, 187;
v0x55fcabed11d0_188 .array/port v0x55fcabed11d0, 188;
v0x55fcabed11d0_189 .array/port v0x55fcabed11d0, 189;
v0x55fcabed11d0_190 .array/port v0x55fcabed11d0, 190;
E_0x55fcabed06f0/47 .event anyedge, v0x55fcabed11d0_187, v0x55fcabed11d0_188, v0x55fcabed11d0_189, v0x55fcabed11d0_190;
v0x55fcabed11d0_191 .array/port v0x55fcabed11d0, 191;
v0x55fcabed11d0_192 .array/port v0x55fcabed11d0, 192;
v0x55fcabed11d0_193 .array/port v0x55fcabed11d0, 193;
v0x55fcabed11d0_194 .array/port v0x55fcabed11d0, 194;
E_0x55fcabed06f0/48 .event anyedge, v0x55fcabed11d0_191, v0x55fcabed11d0_192, v0x55fcabed11d0_193, v0x55fcabed11d0_194;
v0x55fcabed11d0_195 .array/port v0x55fcabed11d0, 195;
v0x55fcabed11d0_196 .array/port v0x55fcabed11d0, 196;
v0x55fcabed11d0_197 .array/port v0x55fcabed11d0, 197;
v0x55fcabed11d0_198 .array/port v0x55fcabed11d0, 198;
E_0x55fcabed06f0/49 .event anyedge, v0x55fcabed11d0_195, v0x55fcabed11d0_196, v0x55fcabed11d0_197, v0x55fcabed11d0_198;
v0x55fcabed11d0_199 .array/port v0x55fcabed11d0, 199;
v0x55fcabed11d0_200 .array/port v0x55fcabed11d0, 200;
v0x55fcabed11d0_201 .array/port v0x55fcabed11d0, 201;
v0x55fcabed11d0_202 .array/port v0x55fcabed11d0, 202;
E_0x55fcabed06f0/50 .event anyedge, v0x55fcabed11d0_199, v0x55fcabed11d0_200, v0x55fcabed11d0_201, v0x55fcabed11d0_202;
v0x55fcabed11d0_203 .array/port v0x55fcabed11d0, 203;
v0x55fcabed11d0_204 .array/port v0x55fcabed11d0, 204;
v0x55fcabed11d0_205 .array/port v0x55fcabed11d0, 205;
v0x55fcabed11d0_206 .array/port v0x55fcabed11d0, 206;
E_0x55fcabed06f0/51 .event anyedge, v0x55fcabed11d0_203, v0x55fcabed11d0_204, v0x55fcabed11d0_205, v0x55fcabed11d0_206;
v0x55fcabed11d0_207 .array/port v0x55fcabed11d0, 207;
v0x55fcabed11d0_208 .array/port v0x55fcabed11d0, 208;
v0x55fcabed11d0_209 .array/port v0x55fcabed11d0, 209;
v0x55fcabed11d0_210 .array/port v0x55fcabed11d0, 210;
E_0x55fcabed06f0/52 .event anyedge, v0x55fcabed11d0_207, v0x55fcabed11d0_208, v0x55fcabed11d0_209, v0x55fcabed11d0_210;
v0x55fcabed11d0_211 .array/port v0x55fcabed11d0, 211;
v0x55fcabed11d0_212 .array/port v0x55fcabed11d0, 212;
v0x55fcabed11d0_213 .array/port v0x55fcabed11d0, 213;
v0x55fcabed11d0_214 .array/port v0x55fcabed11d0, 214;
E_0x55fcabed06f0/53 .event anyedge, v0x55fcabed11d0_211, v0x55fcabed11d0_212, v0x55fcabed11d0_213, v0x55fcabed11d0_214;
v0x55fcabed11d0_215 .array/port v0x55fcabed11d0, 215;
v0x55fcabed11d0_216 .array/port v0x55fcabed11d0, 216;
v0x55fcabed11d0_217 .array/port v0x55fcabed11d0, 217;
v0x55fcabed11d0_218 .array/port v0x55fcabed11d0, 218;
E_0x55fcabed06f0/54 .event anyedge, v0x55fcabed11d0_215, v0x55fcabed11d0_216, v0x55fcabed11d0_217, v0x55fcabed11d0_218;
v0x55fcabed11d0_219 .array/port v0x55fcabed11d0, 219;
v0x55fcabed11d0_220 .array/port v0x55fcabed11d0, 220;
v0x55fcabed11d0_221 .array/port v0x55fcabed11d0, 221;
v0x55fcabed11d0_222 .array/port v0x55fcabed11d0, 222;
E_0x55fcabed06f0/55 .event anyedge, v0x55fcabed11d0_219, v0x55fcabed11d0_220, v0x55fcabed11d0_221, v0x55fcabed11d0_222;
v0x55fcabed11d0_223 .array/port v0x55fcabed11d0, 223;
v0x55fcabed11d0_224 .array/port v0x55fcabed11d0, 224;
v0x55fcabed11d0_225 .array/port v0x55fcabed11d0, 225;
v0x55fcabed11d0_226 .array/port v0x55fcabed11d0, 226;
E_0x55fcabed06f0/56 .event anyedge, v0x55fcabed11d0_223, v0x55fcabed11d0_224, v0x55fcabed11d0_225, v0x55fcabed11d0_226;
v0x55fcabed11d0_227 .array/port v0x55fcabed11d0, 227;
v0x55fcabed11d0_228 .array/port v0x55fcabed11d0, 228;
v0x55fcabed11d0_229 .array/port v0x55fcabed11d0, 229;
v0x55fcabed11d0_230 .array/port v0x55fcabed11d0, 230;
E_0x55fcabed06f0/57 .event anyedge, v0x55fcabed11d0_227, v0x55fcabed11d0_228, v0x55fcabed11d0_229, v0x55fcabed11d0_230;
v0x55fcabed11d0_231 .array/port v0x55fcabed11d0, 231;
v0x55fcabed11d0_232 .array/port v0x55fcabed11d0, 232;
v0x55fcabed11d0_233 .array/port v0x55fcabed11d0, 233;
v0x55fcabed11d0_234 .array/port v0x55fcabed11d0, 234;
E_0x55fcabed06f0/58 .event anyedge, v0x55fcabed11d0_231, v0x55fcabed11d0_232, v0x55fcabed11d0_233, v0x55fcabed11d0_234;
v0x55fcabed11d0_235 .array/port v0x55fcabed11d0, 235;
v0x55fcabed11d0_236 .array/port v0x55fcabed11d0, 236;
v0x55fcabed11d0_237 .array/port v0x55fcabed11d0, 237;
v0x55fcabed11d0_238 .array/port v0x55fcabed11d0, 238;
E_0x55fcabed06f0/59 .event anyedge, v0x55fcabed11d0_235, v0x55fcabed11d0_236, v0x55fcabed11d0_237, v0x55fcabed11d0_238;
v0x55fcabed11d0_239 .array/port v0x55fcabed11d0, 239;
v0x55fcabed11d0_240 .array/port v0x55fcabed11d0, 240;
v0x55fcabed11d0_241 .array/port v0x55fcabed11d0, 241;
v0x55fcabed11d0_242 .array/port v0x55fcabed11d0, 242;
E_0x55fcabed06f0/60 .event anyedge, v0x55fcabed11d0_239, v0x55fcabed11d0_240, v0x55fcabed11d0_241, v0x55fcabed11d0_242;
v0x55fcabed11d0_243 .array/port v0x55fcabed11d0, 243;
v0x55fcabed11d0_244 .array/port v0x55fcabed11d0, 244;
v0x55fcabed11d0_245 .array/port v0x55fcabed11d0, 245;
v0x55fcabed11d0_246 .array/port v0x55fcabed11d0, 246;
E_0x55fcabed06f0/61 .event anyedge, v0x55fcabed11d0_243, v0x55fcabed11d0_244, v0x55fcabed11d0_245, v0x55fcabed11d0_246;
v0x55fcabed11d0_247 .array/port v0x55fcabed11d0, 247;
v0x55fcabed11d0_248 .array/port v0x55fcabed11d0, 248;
v0x55fcabed11d0_249 .array/port v0x55fcabed11d0, 249;
v0x55fcabed11d0_250 .array/port v0x55fcabed11d0, 250;
E_0x55fcabed06f0/62 .event anyedge, v0x55fcabed11d0_247, v0x55fcabed11d0_248, v0x55fcabed11d0_249, v0x55fcabed11d0_250;
v0x55fcabed11d0_251 .array/port v0x55fcabed11d0, 251;
v0x55fcabed11d0_252 .array/port v0x55fcabed11d0, 252;
v0x55fcabed11d0_253 .array/port v0x55fcabed11d0, 253;
v0x55fcabed11d0_254 .array/port v0x55fcabed11d0, 254;
E_0x55fcabed06f0/63 .event anyedge, v0x55fcabed11d0_251, v0x55fcabed11d0_252, v0x55fcabed11d0_253, v0x55fcabed11d0_254;
v0x55fcabed11d0_255 .array/port v0x55fcabed11d0, 255;
E_0x55fcabed06f0/64 .event anyedge, v0x55fcabed11d0_255;
E_0x55fcabed06f0 .event/or E_0x55fcabed06f0/0, E_0x55fcabed06f0/1, E_0x55fcabed06f0/2, E_0x55fcabed06f0/3, E_0x55fcabed06f0/4, E_0x55fcabed06f0/5, E_0x55fcabed06f0/6, E_0x55fcabed06f0/7, E_0x55fcabed06f0/8, E_0x55fcabed06f0/9, E_0x55fcabed06f0/10, E_0x55fcabed06f0/11, E_0x55fcabed06f0/12, E_0x55fcabed06f0/13, E_0x55fcabed06f0/14, E_0x55fcabed06f0/15, E_0x55fcabed06f0/16, E_0x55fcabed06f0/17, E_0x55fcabed06f0/18, E_0x55fcabed06f0/19, E_0x55fcabed06f0/20, E_0x55fcabed06f0/21, E_0x55fcabed06f0/22, E_0x55fcabed06f0/23, E_0x55fcabed06f0/24, E_0x55fcabed06f0/25, E_0x55fcabed06f0/26, E_0x55fcabed06f0/27, E_0x55fcabed06f0/28, E_0x55fcabed06f0/29, E_0x55fcabed06f0/30, E_0x55fcabed06f0/31, E_0x55fcabed06f0/32, E_0x55fcabed06f0/33, E_0x55fcabed06f0/34, E_0x55fcabed06f0/35, E_0x55fcabed06f0/36, E_0x55fcabed06f0/37, E_0x55fcabed06f0/38, E_0x55fcabed06f0/39, E_0x55fcabed06f0/40, E_0x55fcabed06f0/41, E_0x55fcabed06f0/42, E_0x55fcabed06f0/43, E_0x55fcabed06f0/44, E_0x55fcabed06f0/45, E_0x55fcabed06f0/46, E_0x55fcabed06f0/47, E_0x55fcabed06f0/48, E_0x55fcabed06f0/49, E_0x55fcabed06f0/50, E_0x55fcabed06f0/51, E_0x55fcabed06f0/52, E_0x55fcabed06f0/53, E_0x55fcabed06f0/54, E_0x55fcabed06f0/55, E_0x55fcabed06f0/56, E_0x55fcabed06f0/57, E_0x55fcabed06f0/58, E_0x55fcabed06f0/59, E_0x55fcabed06f0/60, E_0x55fcabed06f0/61, E_0x55fcabed06f0/62, E_0x55fcabed06f0/63, E_0x55fcabed06f0/64;
S_0x55fcabed5230 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x55fcabdb9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55fcabed5410 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55fcabef73d0 .functor BUFZ 1, L_0x55fcabef6e30, C4<0>, C4<0>, C4<0>;
L_0x7fa741fb7840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fcabed55f0_0 .net/2u *"_ivl_0", 3 0, L_0x7fa741fb7840;  1 drivers
v0x55fcabed56d0_0 .net *"_ivl_2", 0 0, L_0x55fcabef6f60;  1 drivers
v0x55fcabed5790_0 .net "wb_alu_result", 31 0, L_0x55fcabef6b10;  alias, 1 drivers
v0x55fcabed58b0_0 .net "wb_mem_data", 31 0, v0x55fcabed3b90_0;  alias, 1 drivers
v0x55fcabed59c0_0 .net "wb_mem_to_reg", 0 0, L_0x55fcabef6ea0;  alias, 1 drivers
v0x55fcabed5ab0_0 .net "wb_opcode", 3 0, L_0x55fcabef6c60;  alias, 1 drivers
v0x55fcabed5b50_0 .net "wb_rd", 5 0, L_0x55fcabef6b80;  alias, 1 drivers
v0x55fcabed5c40_0 .net "wb_reg_write", 0 0, L_0x55fcabef6e30;  alias, 1 drivers
v0x55fcabed5d30_0 .net "wb_rt", 5 0, L_0x55fcabef6bf0;  alias, 1 drivers
v0x55fcabed5df0_0 .net "wb_write_data", 31 0, L_0x55fcabef7210;  alias, 1 drivers
v0x55fcabed5e90_0 .net "wb_write_en", 0 0, L_0x55fcabef73d0;  alias, 1 drivers
v0x55fcabed5f80_0 .net "wb_write_reg", 5 0, L_0x55fcabef7090;  alias, 1 drivers
L_0x55fcabef6f60 .cmp/eq 4, L_0x55fcabef6c60, L_0x7fa741fb7840;
L_0x55fcabef7090 .functor MUXZ 6, L_0x55fcabef6b80, L_0x55fcabef6bf0, L_0x55fcabef6f60, C4<>;
L_0x55fcabef7210 .functor MUXZ 32, L_0x55fcabef6b10, v0x55fcabed3b90_0, L_0x55fcabef6ea0, C4<>;
S_0x55fcabe940b0 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55fcabd1f2b0 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7fa7422b8978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fcabeda660_0 .net "address", 31 0, o0x7fa7422b8978;  0 drivers
v0x55fcabeda700_0 .var "instruction", 31 0;
v0x55fcabeda7a0 .array "mem", 255 0, 31 0;
v0x55fcabeda7a0_0 .array/port v0x55fcabeda7a0, 0;
v0x55fcabeda7a0_1 .array/port v0x55fcabeda7a0, 1;
v0x55fcabeda7a0_2 .array/port v0x55fcabeda7a0, 2;
E_0x55fcabed9b90/0 .event anyedge, v0x55fcabeda660_0, v0x55fcabeda7a0_0, v0x55fcabeda7a0_1, v0x55fcabeda7a0_2;
v0x55fcabeda7a0_3 .array/port v0x55fcabeda7a0, 3;
v0x55fcabeda7a0_4 .array/port v0x55fcabeda7a0, 4;
v0x55fcabeda7a0_5 .array/port v0x55fcabeda7a0, 5;
v0x55fcabeda7a0_6 .array/port v0x55fcabeda7a0, 6;
E_0x55fcabed9b90/1 .event anyedge, v0x55fcabeda7a0_3, v0x55fcabeda7a0_4, v0x55fcabeda7a0_5, v0x55fcabeda7a0_6;
v0x55fcabeda7a0_7 .array/port v0x55fcabeda7a0, 7;
v0x55fcabeda7a0_8 .array/port v0x55fcabeda7a0, 8;
v0x55fcabeda7a0_9 .array/port v0x55fcabeda7a0, 9;
v0x55fcabeda7a0_10 .array/port v0x55fcabeda7a0, 10;
E_0x55fcabed9b90/2 .event anyedge, v0x55fcabeda7a0_7, v0x55fcabeda7a0_8, v0x55fcabeda7a0_9, v0x55fcabeda7a0_10;
v0x55fcabeda7a0_11 .array/port v0x55fcabeda7a0, 11;
v0x55fcabeda7a0_12 .array/port v0x55fcabeda7a0, 12;
v0x55fcabeda7a0_13 .array/port v0x55fcabeda7a0, 13;
v0x55fcabeda7a0_14 .array/port v0x55fcabeda7a0, 14;
E_0x55fcabed9b90/3 .event anyedge, v0x55fcabeda7a0_11, v0x55fcabeda7a0_12, v0x55fcabeda7a0_13, v0x55fcabeda7a0_14;
v0x55fcabeda7a0_15 .array/port v0x55fcabeda7a0, 15;
v0x55fcabeda7a0_16 .array/port v0x55fcabeda7a0, 16;
v0x55fcabeda7a0_17 .array/port v0x55fcabeda7a0, 17;
v0x55fcabeda7a0_18 .array/port v0x55fcabeda7a0, 18;
E_0x55fcabed9b90/4 .event anyedge, v0x55fcabeda7a0_15, v0x55fcabeda7a0_16, v0x55fcabeda7a0_17, v0x55fcabeda7a0_18;
v0x55fcabeda7a0_19 .array/port v0x55fcabeda7a0, 19;
v0x55fcabeda7a0_20 .array/port v0x55fcabeda7a0, 20;
v0x55fcabeda7a0_21 .array/port v0x55fcabeda7a0, 21;
v0x55fcabeda7a0_22 .array/port v0x55fcabeda7a0, 22;
E_0x55fcabed9b90/5 .event anyedge, v0x55fcabeda7a0_19, v0x55fcabeda7a0_20, v0x55fcabeda7a0_21, v0x55fcabeda7a0_22;
v0x55fcabeda7a0_23 .array/port v0x55fcabeda7a0, 23;
v0x55fcabeda7a0_24 .array/port v0x55fcabeda7a0, 24;
v0x55fcabeda7a0_25 .array/port v0x55fcabeda7a0, 25;
v0x55fcabeda7a0_26 .array/port v0x55fcabeda7a0, 26;
E_0x55fcabed9b90/6 .event anyedge, v0x55fcabeda7a0_23, v0x55fcabeda7a0_24, v0x55fcabeda7a0_25, v0x55fcabeda7a0_26;
v0x55fcabeda7a0_27 .array/port v0x55fcabeda7a0, 27;
v0x55fcabeda7a0_28 .array/port v0x55fcabeda7a0, 28;
v0x55fcabeda7a0_29 .array/port v0x55fcabeda7a0, 29;
v0x55fcabeda7a0_30 .array/port v0x55fcabeda7a0, 30;
E_0x55fcabed9b90/7 .event anyedge, v0x55fcabeda7a0_27, v0x55fcabeda7a0_28, v0x55fcabeda7a0_29, v0x55fcabeda7a0_30;
v0x55fcabeda7a0_31 .array/port v0x55fcabeda7a0, 31;
v0x55fcabeda7a0_32 .array/port v0x55fcabeda7a0, 32;
v0x55fcabeda7a0_33 .array/port v0x55fcabeda7a0, 33;
v0x55fcabeda7a0_34 .array/port v0x55fcabeda7a0, 34;
E_0x55fcabed9b90/8 .event anyedge, v0x55fcabeda7a0_31, v0x55fcabeda7a0_32, v0x55fcabeda7a0_33, v0x55fcabeda7a0_34;
v0x55fcabeda7a0_35 .array/port v0x55fcabeda7a0, 35;
v0x55fcabeda7a0_36 .array/port v0x55fcabeda7a0, 36;
v0x55fcabeda7a0_37 .array/port v0x55fcabeda7a0, 37;
v0x55fcabeda7a0_38 .array/port v0x55fcabeda7a0, 38;
E_0x55fcabed9b90/9 .event anyedge, v0x55fcabeda7a0_35, v0x55fcabeda7a0_36, v0x55fcabeda7a0_37, v0x55fcabeda7a0_38;
v0x55fcabeda7a0_39 .array/port v0x55fcabeda7a0, 39;
v0x55fcabeda7a0_40 .array/port v0x55fcabeda7a0, 40;
v0x55fcabeda7a0_41 .array/port v0x55fcabeda7a0, 41;
v0x55fcabeda7a0_42 .array/port v0x55fcabeda7a0, 42;
E_0x55fcabed9b90/10 .event anyedge, v0x55fcabeda7a0_39, v0x55fcabeda7a0_40, v0x55fcabeda7a0_41, v0x55fcabeda7a0_42;
v0x55fcabeda7a0_43 .array/port v0x55fcabeda7a0, 43;
v0x55fcabeda7a0_44 .array/port v0x55fcabeda7a0, 44;
v0x55fcabeda7a0_45 .array/port v0x55fcabeda7a0, 45;
v0x55fcabeda7a0_46 .array/port v0x55fcabeda7a0, 46;
E_0x55fcabed9b90/11 .event anyedge, v0x55fcabeda7a0_43, v0x55fcabeda7a0_44, v0x55fcabeda7a0_45, v0x55fcabeda7a0_46;
v0x55fcabeda7a0_47 .array/port v0x55fcabeda7a0, 47;
v0x55fcabeda7a0_48 .array/port v0x55fcabeda7a0, 48;
v0x55fcabeda7a0_49 .array/port v0x55fcabeda7a0, 49;
v0x55fcabeda7a0_50 .array/port v0x55fcabeda7a0, 50;
E_0x55fcabed9b90/12 .event anyedge, v0x55fcabeda7a0_47, v0x55fcabeda7a0_48, v0x55fcabeda7a0_49, v0x55fcabeda7a0_50;
v0x55fcabeda7a0_51 .array/port v0x55fcabeda7a0, 51;
v0x55fcabeda7a0_52 .array/port v0x55fcabeda7a0, 52;
v0x55fcabeda7a0_53 .array/port v0x55fcabeda7a0, 53;
v0x55fcabeda7a0_54 .array/port v0x55fcabeda7a0, 54;
E_0x55fcabed9b90/13 .event anyedge, v0x55fcabeda7a0_51, v0x55fcabeda7a0_52, v0x55fcabeda7a0_53, v0x55fcabeda7a0_54;
v0x55fcabeda7a0_55 .array/port v0x55fcabeda7a0, 55;
v0x55fcabeda7a0_56 .array/port v0x55fcabeda7a0, 56;
v0x55fcabeda7a0_57 .array/port v0x55fcabeda7a0, 57;
v0x55fcabeda7a0_58 .array/port v0x55fcabeda7a0, 58;
E_0x55fcabed9b90/14 .event anyedge, v0x55fcabeda7a0_55, v0x55fcabeda7a0_56, v0x55fcabeda7a0_57, v0x55fcabeda7a0_58;
v0x55fcabeda7a0_59 .array/port v0x55fcabeda7a0, 59;
v0x55fcabeda7a0_60 .array/port v0x55fcabeda7a0, 60;
v0x55fcabeda7a0_61 .array/port v0x55fcabeda7a0, 61;
v0x55fcabeda7a0_62 .array/port v0x55fcabeda7a0, 62;
E_0x55fcabed9b90/15 .event anyedge, v0x55fcabeda7a0_59, v0x55fcabeda7a0_60, v0x55fcabeda7a0_61, v0x55fcabeda7a0_62;
v0x55fcabeda7a0_63 .array/port v0x55fcabeda7a0, 63;
v0x55fcabeda7a0_64 .array/port v0x55fcabeda7a0, 64;
v0x55fcabeda7a0_65 .array/port v0x55fcabeda7a0, 65;
v0x55fcabeda7a0_66 .array/port v0x55fcabeda7a0, 66;
E_0x55fcabed9b90/16 .event anyedge, v0x55fcabeda7a0_63, v0x55fcabeda7a0_64, v0x55fcabeda7a0_65, v0x55fcabeda7a0_66;
v0x55fcabeda7a0_67 .array/port v0x55fcabeda7a0, 67;
v0x55fcabeda7a0_68 .array/port v0x55fcabeda7a0, 68;
v0x55fcabeda7a0_69 .array/port v0x55fcabeda7a0, 69;
v0x55fcabeda7a0_70 .array/port v0x55fcabeda7a0, 70;
E_0x55fcabed9b90/17 .event anyedge, v0x55fcabeda7a0_67, v0x55fcabeda7a0_68, v0x55fcabeda7a0_69, v0x55fcabeda7a0_70;
v0x55fcabeda7a0_71 .array/port v0x55fcabeda7a0, 71;
v0x55fcabeda7a0_72 .array/port v0x55fcabeda7a0, 72;
v0x55fcabeda7a0_73 .array/port v0x55fcabeda7a0, 73;
v0x55fcabeda7a0_74 .array/port v0x55fcabeda7a0, 74;
E_0x55fcabed9b90/18 .event anyedge, v0x55fcabeda7a0_71, v0x55fcabeda7a0_72, v0x55fcabeda7a0_73, v0x55fcabeda7a0_74;
v0x55fcabeda7a0_75 .array/port v0x55fcabeda7a0, 75;
v0x55fcabeda7a0_76 .array/port v0x55fcabeda7a0, 76;
v0x55fcabeda7a0_77 .array/port v0x55fcabeda7a0, 77;
v0x55fcabeda7a0_78 .array/port v0x55fcabeda7a0, 78;
E_0x55fcabed9b90/19 .event anyedge, v0x55fcabeda7a0_75, v0x55fcabeda7a0_76, v0x55fcabeda7a0_77, v0x55fcabeda7a0_78;
v0x55fcabeda7a0_79 .array/port v0x55fcabeda7a0, 79;
v0x55fcabeda7a0_80 .array/port v0x55fcabeda7a0, 80;
v0x55fcabeda7a0_81 .array/port v0x55fcabeda7a0, 81;
v0x55fcabeda7a0_82 .array/port v0x55fcabeda7a0, 82;
E_0x55fcabed9b90/20 .event anyedge, v0x55fcabeda7a0_79, v0x55fcabeda7a0_80, v0x55fcabeda7a0_81, v0x55fcabeda7a0_82;
v0x55fcabeda7a0_83 .array/port v0x55fcabeda7a0, 83;
v0x55fcabeda7a0_84 .array/port v0x55fcabeda7a0, 84;
v0x55fcabeda7a0_85 .array/port v0x55fcabeda7a0, 85;
v0x55fcabeda7a0_86 .array/port v0x55fcabeda7a0, 86;
E_0x55fcabed9b90/21 .event anyedge, v0x55fcabeda7a0_83, v0x55fcabeda7a0_84, v0x55fcabeda7a0_85, v0x55fcabeda7a0_86;
v0x55fcabeda7a0_87 .array/port v0x55fcabeda7a0, 87;
v0x55fcabeda7a0_88 .array/port v0x55fcabeda7a0, 88;
v0x55fcabeda7a0_89 .array/port v0x55fcabeda7a0, 89;
v0x55fcabeda7a0_90 .array/port v0x55fcabeda7a0, 90;
E_0x55fcabed9b90/22 .event anyedge, v0x55fcabeda7a0_87, v0x55fcabeda7a0_88, v0x55fcabeda7a0_89, v0x55fcabeda7a0_90;
v0x55fcabeda7a0_91 .array/port v0x55fcabeda7a0, 91;
v0x55fcabeda7a0_92 .array/port v0x55fcabeda7a0, 92;
v0x55fcabeda7a0_93 .array/port v0x55fcabeda7a0, 93;
v0x55fcabeda7a0_94 .array/port v0x55fcabeda7a0, 94;
E_0x55fcabed9b90/23 .event anyedge, v0x55fcabeda7a0_91, v0x55fcabeda7a0_92, v0x55fcabeda7a0_93, v0x55fcabeda7a0_94;
v0x55fcabeda7a0_95 .array/port v0x55fcabeda7a0, 95;
v0x55fcabeda7a0_96 .array/port v0x55fcabeda7a0, 96;
v0x55fcabeda7a0_97 .array/port v0x55fcabeda7a0, 97;
v0x55fcabeda7a0_98 .array/port v0x55fcabeda7a0, 98;
E_0x55fcabed9b90/24 .event anyedge, v0x55fcabeda7a0_95, v0x55fcabeda7a0_96, v0x55fcabeda7a0_97, v0x55fcabeda7a0_98;
v0x55fcabeda7a0_99 .array/port v0x55fcabeda7a0, 99;
v0x55fcabeda7a0_100 .array/port v0x55fcabeda7a0, 100;
v0x55fcabeda7a0_101 .array/port v0x55fcabeda7a0, 101;
v0x55fcabeda7a0_102 .array/port v0x55fcabeda7a0, 102;
E_0x55fcabed9b90/25 .event anyedge, v0x55fcabeda7a0_99, v0x55fcabeda7a0_100, v0x55fcabeda7a0_101, v0x55fcabeda7a0_102;
v0x55fcabeda7a0_103 .array/port v0x55fcabeda7a0, 103;
v0x55fcabeda7a0_104 .array/port v0x55fcabeda7a0, 104;
v0x55fcabeda7a0_105 .array/port v0x55fcabeda7a0, 105;
v0x55fcabeda7a0_106 .array/port v0x55fcabeda7a0, 106;
E_0x55fcabed9b90/26 .event anyedge, v0x55fcabeda7a0_103, v0x55fcabeda7a0_104, v0x55fcabeda7a0_105, v0x55fcabeda7a0_106;
v0x55fcabeda7a0_107 .array/port v0x55fcabeda7a0, 107;
v0x55fcabeda7a0_108 .array/port v0x55fcabeda7a0, 108;
v0x55fcabeda7a0_109 .array/port v0x55fcabeda7a0, 109;
v0x55fcabeda7a0_110 .array/port v0x55fcabeda7a0, 110;
E_0x55fcabed9b90/27 .event anyedge, v0x55fcabeda7a0_107, v0x55fcabeda7a0_108, v0x55fcabeda7a0_109, v0x55fcabeda7a0_110;
v0x55fcabeda7a0_111 .array/port v0x55fcabeda7a0, 111;
v0x55fcabeda7a0_112 .array/port v0x55fcabeda7a0, 112;
v0x55fcabeda7a0_113 .array/port v0x55fcabeda7a0, 113;
v0x55fcabeda7a0_114 .array/port v0x55fcabeda7a0, 114;
E_0x55fcabed9b90/28 .event anyedge, v0x55fcabeda7a0_111, v0x55fcabeda7a0_112, v0x55fcabeda7a0_113, v0x55fcabeda7a0_114;
v0x55fcabeda7a0_115 .array/port v0x55fcabeda7a0, 115;
v0x55fcabeda7a0_116 .array/port v0x55fcabeda7a0, 116;
v0x55fcabeda7a0_117 .array/port v0x55fcabeda7a0, 117;
v0x55fcabeda7a0_118 .array/port v0x55fcabeda7a0, 118;
E_0x55fcabed9b90/29 .event anyedge, v0x55fcabeda7a0_115, v0x55fcabeda7a0_116, v0x55fcabeda7a0_117, v0x55fcabeda7a0_118;
v0x55fcabeda7a0_119 .array/port v0x55fcabeda7a0, 119;
v0x55fcabeda7a0_120 .array/port v0x55fcabeda7a0, 120;
v0x55fcabeda7a0_121 .array/port v0x55fcabeda7a0, 121;
v0x55fcabeda7a0_122 .array/port v0x55fcabeda7a0, 122;
E_0x55fcabed9b90/30 .event anyedge, v0x55fcabeda7a0_119, v0x55fcabeda7a0_120, v0x55fcabeda7a0_121, v0x55fcabeda7a0_122;
v0x55fcabeda7a0_123 .array/port v0x55fcabeda7a0, 123;
v0x55fcabeda7a0_124 .array/port v0x55fcabeda7a0, 124;
v0x55fcabeda7a0_125 .array/port v0x55fcabeda7a0, 125;
v0x55fcabeda7a0_126 .array/port v0x55fcabeda7a0, 126;
E_0x55fcabed9b90/31 .event anyedge, v0x55fcabeda7a0_123, v0x55fcabeda7a0_124, v0x55fcabeda7a0_125, v0x55fcabeda7a0_126;
v0x55fcabeda7a0_127 .array/port v0x55fcabeda7a0, 127;
v0x55fcabeda7a0_128 .array/port v0x55fcabeda7a0, 128;
v0x55fcabeda7a0_129 .array/port v0x55fcabeda7a0, 129;
v0x55fcabeda7a0_130 .array/port v0x55fcabeda7a0, 130;
E_0x55fcabed9b90/32 .event anyedge, v0x55fcabeda7a0_127, v0x55fcabeda7a0_128, v0x55fcabeda7a0_129, v0x55fcabeda7a0_130;
v0x55fcabeda7a0_131 .array/port v0x55fcabeda7a0, 131;
v0x55fcabeda7a0_132 .array/port v0x55fcabeda7a0, 132;
v0x55fcabeda7a0_133 .array/port v0x55fcabeda7a0, 133;
v0x55fcabeda7a0_134 .array/port v0x55fcabeda7a0, 134;
E_0x55fcabed9b90/33 .event anyedge, v0x55fcabeda7a0_131, v0x55fcabeda7a0_132, v0x55fcabeda7a0_133, v0x55fcabeda7a0_134;
v0x55fcabeda7a0_135 .array/port v0x55fcabeda7a0, 135;
v0x55fcabeda7a0_136 .array/port v0x55fcabeda7a0, 136;
v0x55fcabeda7a0_137 .array/port v0x55fcabeda7a0, 137;
v0x55fcabeda7a0_138 .array/port v0x55fcabeda7a0, 138;
E_0x55fcabed9b90/34 .event anyedge, v0x55fcabeda7a0_135, v0x55fcabeda7a0_136, v0x55fcabeda7a0_137, v0x55fcabeda7a0_138;
v0x55fcabeda7a0_139 .array/port v0x55fcabeda7a0, 139;
v0x55fcabeda7a0_140 .array/port v0x55fcabeda7a0, 140;
v0x55fcabeda7a0_141 .array/port v0x55fcabeda7a0, 141;
v0x55fcabeda7a0_142 .array/port v0x55fcabeda7a0, 142;
E_0x55fcabed9b90/35 .event anyedge, v0x55fcabeda7a0_139, v0x55fcabeda7a0_140, v0x55fcabeda7a0_141, v0x55fcabeda7a0_142;
v0x55fcabeda7a0_143 .array/port v0x55fcabeda7a0, 143;
v0x55fcabeda7a0_144 .array/port v0x55fcabeda7a0, 144;
v0x55fcabeda7a0_145 .array/port v0x55fcabeda7a0, 145;
v0x55fcabeda7a0_146 .array/port v0x55fcabeda7a0, 146;
E_0x55fcabed9b90/36 .event anyedge, v0x55fcabeda7a0_143, v0x55fcabeda7a0_144, v0x55fcabeda7a0_145, v0x55fcabeda7a0_146;
v0x55fcabeda7a0_147 .array/port v0x55fcabeda7a0, 147;
v0x55fcabeda7a0_148 .array/port v0x55fcabeda7a0, 148;
v0x55fcabeda7a0_149 .array/port v0x55fcabeda7a0, 149;
v0x55fcabeda7a0_150 .array/port v0x55fcabeda7a0, 150;
E_0x55fcabed9b90/37 .event anyedge, v0x55fcabeda7a0_147, v0x55fcabeda7a0_148, v0x55fcabeda7a0_149, v0x55fcabeda7a0_150;
v0x55fcabeda7a0_151 .array/port v0x55fcabeda7a0, 151;
v0x55fcabeda7a0_152 .array/port v0x55fcabeda7a0, 152;
v0x55fcabeda7a0_153 .array/port v0x55fcabeda7a0, 153;
v0x55fcabeda7a0_154 .array/port v0x55fcabeda7a0, 154;
E_0x55fcabed9b90/38 .event anyedge, v0x55fcabeda7a0_151, v0x55fcabeda7a0_152, v0x55fcabeda7a0_153, v0x55fcabeda7a0_154;
v0x55fcabeda7a0_155 .array/port v0x55fcabeda7a0, 155;
v0x55fcabeda7a0_156 .array/port v0x55fcabeda7a0, 156;
v0x55fcabeda7a0_157 .array/port v0x55fcabeda7a0, 157;
v0x55fcabeda7a0_158 .array/port v0x55fcabeda7a0, 158;
E_0x55fcabed9b90/39 .event anyedge, v0x55fcabeda7a0_155, v0x55fcabeda7a0_156, v0x55fcabeda7a0_157, v0x55fcabeda7a0_158;
v0x55fcabeda7a0_159 .array/port v0x55fcabeda7a0, 159;
v0x55fcabeda7a0_160 .array/port v0x55fcabeda7a0, 160;
v0x55fcabeda7a0_161 .array/port v0x55fcabeda7a0, 161;
v0x55fcabeda7a0_162 .array/port v0x55fcabeda7a0, 162;
E_0x55fcabed9b90/40 .event anyedge, v0x55fcabeda7a0_159, v0x55fcabeda7a0_160, v0x55fcabeda7a0_161, v0x55fcabeda7a0_162;
v0x55fcabeda7a0_163 .array/port v0x55fcabeda7a0, 163;
v0x55fcabeda7a0_164 .array/port v0x55fcabeda7a0, 164;
v0x55fcabeda7a0_165 .array/port v0x55fcabeda7a0, 165;
v0x55fcabeda7a0_166 .array/port v0x55fcabeda7a0, 166;
E_0x55fcabed9b90/41 .event anyedge, v0x55fcabeda7a0_163, v0x55fcabeda7a0_164, v0x55fcabeda7a0_165, v0x55fcabeda7a0_166;
v0x55fcabeda7a0_167 .array/port v0x55fcabeda7a0, 167;
v0x55fcabeda7a0_168 .array/port v0x55fcabeda7a0, 168;
v0x55fcabeda7a0_169 .array/port v0x55fcabeda7a0, 169;
v0x55fcabeda7a0_170 .array/port v0x55fcabeda7a0, 170;
E_0x55fcabed9b90/42 .event anyedge, v0x55fcabeda7a0_167, v0x55fcabeda7a0_168, v0x55fcabeda7a0_169, v0x55fcabeda7a0_170;
v0x55fcabeda7a0_171 .array/port v0x55fcabeda7a0, 171;
v0x55fcabeda7a0_172 .array/port v0x55fcabeda7a0, 172;
v0x55fcabeda7a0_173 .array/port v0x55fcabeda7a0, 173;
v0x55fcabeda7a0_174 .array/port v0x55fcabeda7a0, 174;
E_0x55fcabed9b90/43 .event anyedge, v0x55fcabeda7a0_171, v0x55fcabeda7a0_172, v0x55fcabeda7a0_173, v0x55fcabeda7a0_174;
v0x55fcabeda7a0_175 .array/port v0x55fcabeda7a0, 175;
v0x55fcabeda7a0_176 .array/port v0x55fcabeda7a0, 176;
v0x55fcabeda7a0_177 .array/port v0x55fcabeda7a0, 177;
v0x55fcabeda7a0_178 .array/port v0x55fcabeda7a0, 178;
E_0x55fcabed9b90/44 .event anyedge, v0x55fcabeda7a0_175, v0x55fcabeda7a0_176, v0x55fcabeda7a0_177, v0x55fcabeda7a0_178;
v0x55fcabeda7a0_179 .array/port v0x55fcabeda7a0, 179;
v0x55fcabeda7a0_180 .array/port v0x55fcabeda7a0, 180;
v0x55fcabeda7a0_181 .array/port v0x55fcabeda7a0, 181;
v0x55fcabeda7a0_182 .array/port v0x55fcabeda7a0, 182;
E_0x55fcabed9b90/45 .event anyedge, v0x55fcabeda7a0_179, v0x55fcabeda7a0_180, v0x55fcabeda7a0_181, v0x55fcabeda7a0_182;
v0x55fcabeda7a0_183 .array/port v0x55fcabeda7a0, 183;
v0x55fcabeda7a0_184 .array/port v0x55fcabeda7a0, 184;
v0x55fcabeda7a0_185 .array/port v0x55fcabeda7a0, 185;
v0x55fcabeda7a0_186 .array/port v0x55fcabeda7a0, 186;
E_0x55fcabed9b90/46 .event anyedge, v0x55fcabeda7a0_183, v0x55fcabeda7a0_184, v0x55fcabeda7a0_185, v0x55fcabeda7a0_186;
v0x55fcabeda7a0_187 .array/port v0x55fcabeda7a0, 187;
v0x55fcabeda7a0_188 .array/port v0x55fcabeda7a0, 188;
v0x55fcabeda7a0_189 .array/port v0x55fcabeda7a0, 189;
v0x55fcabeda7a0_190 .array/port v0x55fcabeda7a0, 190;
E_0x55fcabed9b90/47 .event anyedge, v0x55fcabeda7a0_187, v0x55fcabeda7a0_188, v0x55fcabeda7a0_189, v0x55fcabeda7a0_190;
v0x55fcabeda7a0_191 .array/port v0x55fcabeda7a0, 191;
v0x55fcabeda7a0_192 .array/port v0x55fcabeda7a0, 192;
v0x55fcabeda7a0_193 .array/port v0x55fcabeda7a0, 193;
v0x55fcabeda7a0_194 .array/port v0x55fcabeda7a0, 194;
E_0x55fcabed9b90/48 .event anyedge, v0x55fcabeda7a0_191, v0x55fcabeda7a0_192, v0x55fcabeda7a0_193, v0x55fcabeda7a0_194;
v0x55fcabeda7a0_195 .array/port v0x55fcabeda7a0, 195;
v0x55fcabeda7a0_196 .array/port v0x55fcabeda7a0, 196;
v0x55fcabeda7a0_197 .array/port v0x55fcabeda7a0, 197;
v0x55fcabeda7a0_198 .array/port v0x55fcabeda7a0, 198;
E_0x55fcabed9b90/49 .event anyedge, v0x55fcabeda7a0_195, v0x55fcabeda7a0_196, v0x55fcabeda7a0_197, v0x55fcabeda7a0_198;
v0x55fcabeda7a0_199 .array/port v0x55fcabeda7a0, 199;
v0x55fcabeda7a0_200 .array/port v0x55fcabeda7a0, 200;
v0x55fcabeda7a0_201 .array/port v0x55fcabeda7a0, 201;
v0x55fcabeda7a0_202 .array/port v0x55fcabeda7a0, 202;
E_0x55fcabed9b90/50 .event anyedge, v0x55fcabeda7a0_199, v0x55fcabeda7a0_200, v0x55fcabeda7a0_201, v0x55fcabeda7a0_202;
v0x55fcabeda7a0_203 .array/port v0x55fcabeda7a0, 203;
v0x55fcabeda7a0_204 .array/port v0x55fcabeda7a0, 204;
v0x55fcabeda7a0_205 .array/port v0x55fcabeda7a0, 205;
v0x55fcabeda7a0_206 .array/port v0x55fcabeda7a0, 206;
E_0x55fcabed9b90/51 .event anyedge, v0x55fcabeda7a0_203, v0x55fcabeda7a0_204, v0x55fcabeda7a0_205, v0x55fcabeda7a0_206;
v0x55fcabeda7a0_207 .array/port v0x55fcabeda7a0, 207;
v0x55fcabeda7a0_208 .array/port v0x55fcabeda7a0, 208;
v0x55fcabeda7a0_209 .array/port v0x55fcabeda7a0, 209;
v0x55fcabeda7a0_210 .array/port v0x55fcabeda7a0, 210;
E_0x55fcabed9b90/52 .event anyedge, v0x55fcabeda7a0_207, v0x55fcabeda7a0_208, v0x55fcabeda7a0_209, v0x55fcabeda7a0_210;
v0x55fcabeda7a0_211 .array/port v0x55fcabeda7a0, 211;
v0x55fcabeda7a0_212 .array/port v0x55fcabeda7a0, 212;
v0x55fcabeda7a0_213 .array/port v0x55fcabeda7a0, 213;
v0x55fcabeda7a0_214 .array/port v0x55fcabeda7a0, 214;
E_0x55fcabed9b90/53 .event anyedge, v0x55fcabeda7a0_211, v0x55fcabeda7a0_212, v0x55fcabeda7a0_213, v0x55fcabeda7a0_214;
v0x55fcabeda7a0_215 .array/port v0x55fcabeda7a0, 215;
v0x55fcabeda7a0_216 .array/port v0x55fcabeda7a0, 216;
v0x55fcabeda7a0_217 .array/port v0x55fcabeda7a0, 217;
v0x55fcabeda7a0_218 .array/port v0x55fcabeda7a0, 218;
E_0x55fcabed9b90/54 .event anyedge, v0x55fcabeda7a0_215, v0x55fcabeda7a0_216, v0x55fcabeda7a0_217, v0x55fcabeda7a0_218;
v0x55fcabeda7a0_219 .array/port v0x55fcabeda7a0, 219;
v0x55fcabeda7a0_220 .array/port v0x55fcabeda7a0, 220;
v0x55fcabeda7a0_221 .array/port v0x55fcabeda7a0, 221;
v0x55fcabeda7a0_222 .array/port v0x55fcabeda7a0, 222;
E_0x55fcabed9b90/55 .event anyedge, v0x55fcabeda7a0_219, v0x55fcabeda7a0_220, v0x55fcabeda7a0_221, v0x55fcabeda7a0_222;
v0x55fcabeda7a0_223 .array/port v0x55fcabeda7a0, 223;
v0x55fcabeda7a0_224 .array/port v0x55fcabeda7a0, 224;
v0x55fcabeda7a0_225 .array/port v0x55fcabeda7a0, 225;
v0x55fcabeda7a0_226 .array/port v0x55fcabeda7a0, 226;
E_0x55fcabed9b90/56 .event anyedge, v0x55fcabeda7a0_223, v0x55fcabeda7a0_224, v0x55fcabeda7a0_225, v0x55fcabeda7a0_226;
v0x55fcabeda7a0_227 .array/port v0x55fcabeda7a0, 227;
v0x55fcabeda7a0_228 .array/port v0x55fcabeda7a0, 228;
v0x55fcabeda7a0_229 .array/port v0x55fcabeda7a0, 229;
v0x55fcabeda7a0_230 .array/port v0x55fcabeda7a0, 230;
E_0x55fcabed9b90/57 .event anyedge, v0x55fcabeda7a0_227, v0x55fcabeda7a0_228, v0x55fcabeda7a0_229, v0x55fcabeda7a0_230;
v0x55fcabeda7a0_231 .array/port v0x55fcabeda7a0, 231;
v0x55fcabeda7a0_232 .array/port v0x55fcabeda7a0, 232;
v0x55fcabeda7a0_233 .array/port v0x55fcabeda7a0, 233;
v0x55fcabeda7a0_234 .array/port v0x55fcabeda7a0, 234;
E_0x55fcabed9b90/58 .event anyedge, v0x55fcabeda7a0_231, v0x55fcabeda7a0_232, v0x55fcabeda7a0_233, v0x55fcabeda7a0_234;
v0x55fcabeda7a0_235 .array/port v0x55fcabeda7a0, 235;
v0x55fcabeda7a0_236 .array/port v0x55fcabeda7a0, 236;
v0x55fcabeda7a0_237 .array/port v0x55fcabeda7a0, 237;
v0x55fcabeda7a0_238 .array/port v0x55fcabeda7a0, 238;
E_0x55fcabed9b90/59 .event anyedge, v0x55fcabeda7a0_235, v0x55fcabeda7a0_236, v0x55fcabeda7a0_237, v0x55fcabeda7a0_238;
v0x55fcabeda7a0_239 .array/port v0x55fcabeda7a0, 239;
v0x55fcabeda7a0_240 .array/port v0x55fcabeda7a0, 240;
v0x55fcabeda7a0_241 .array/port v0x55fcabeda7a0, 241;
v0x55fcabeda7a0_242 .array/port v0x55fcabeda7a0, 242;
E_0x55fcabed9b90/60 .event anyedge, v0x55fcabeda7a0_239, v0x55fcabeda7a0_240, v0x55fcabeda7a0_241, v0x55fcabeda7a0_242;
v0x55fcabeda7a0_243 .array/port v0x55fcabeda7a0, 243;
v0x55fcabeda7a0_244 .array/port v0x55fcabeda7a0, 244;
v0x55fcabeda7a0_245 .array/port v0x55fcabeda7a0, 245;
v0x55fcabeda7a0_246 .array/port v0x55fcabeda7a0, 246;
E_0x55fcabed9b90/61 .event anyedge, v0x55fcabeda7a0_243, v0x55fcabeda7a0_244, v0x55fcabeda7a0_245, v0x55fcabeda7a0_246;
v0x55fcabeda7a0_247 .array/port v0x55fcabeda7a0, 247;
v0x55fcabeda7a0_248 .array/port v0x55fcabeda7a0, 248;
v0x55fcabeda7a0_249 .array/port v0x55fcabeda7a0, 249;
v0x55fcabeda7a0_250 .array/port v0x55fcabeda7a0, 250;
E_0x55fcabed9b90/62 .event anyedge, v0x55fcabeda7a0_247, v0x55fcabeda7a0_248, v0x55fcabeda7a0_249, v0x55fcabeda7a0_250;
v0x55fcabeda7a0_251 .array/port v0x55fcabeda7a0, 251;
v0x55fcabeda7a0_252 .array/port v0x55fcabeda7a0, 252;
v0x55fcabeda7a0_253 .array/port v0x55fcabeda7a0, 253;
v0x55fcabeda7a0_254 .array/port v0x55fcabeda7a0, 254;
E_0x55fcabed9b90/63 .event anyedge, v0x55fcabeda7a0_251, v0x55fcabeda7a0_252, v0x55fcabeda7a0_253, v0x55fcabeda7a0_254;
v0x55fcabeda7a0_255 .array/port v0x55fcabeda7a0, 255;
E_0x55fcabed9b90/64 .event anyedge, v0x55fcabeda7a0_255;
E_0x55fcabed9b90 .event/or E_0x55fcabed9b90/0, E_0x55fcabed9b90/1, E_0x55fcabed9b90/2, E_0x55fcabed9b90/3, E_0x55fcabed9b90/4, E_0x55fcabed9b90/5, E_0x55fcabed9b90/6, E_0x55fcabed9b90/7, E_0x55fcabed9b90/8, E_0x55fcabed9b90/9, E_0x55fcabed9b90/10, E_0x55fcabed9b90/11, E_0x55fcabed9b90/12, E_0x55fcabed9b90/13, E_0x55fcabed9b90/14, E_0x55fcabed9b90/15, E_0x55fcabed9b90/16, E_0x55fcabed9b90/17, E_0x55fcabed9b90/18, E_0x55fcabed9b90/19, E_0x55fcabed9b90/20, E_0x55fcabed9b90/21, E_0x55fcabed9b90/22, E_0x55fcabed9b90/23, E_0x55fcabed9b90/24, E_0x55fcabed9b90/25, E_0x55fcabed9b90/26, E_0x55fcabed9b90/27, E_0x55fcabed9b90/28, E_0x55fcabed9b90/29, E_0x55fcabed9b90/30, E_0x55fcabed9b90/31, E_0x55fcabed9b90/32, E_0x55fcabed9b90/33, E_0x55fcabed9b90/34, E_0x55fcabed9b90/35, E_0x55fcabed9b90/36, E_0x55fcabed9b90/37, E_0x55fcabed9b90/38, E_0x55fcabed9b90/39, E_0x55fcabed9b90/40, E_0x55fcabed9b90/41, E_0x55fcabed9b90/42, E_0x55fcabed9b90/43, E_0x55fcabed9b90/44, E_0x55fcabed9b90/45, E_0x55fcabed9b90/46, E_0x55fcabed9b90/47, E_0x55fcabed9b90/48, E_0x55fcabed9b90/49, E_0x55fcabed9b90/50, E_0x55fcabed9b90/51, E_0x55fcabed9b90/52, E_0x55fcabed9b90/53, E_0x55fcabed9b90/54, E_0x55fcabed9b90/55, E_0x55fcabed9b90/56, E_0x55fcabed9b90/57, E_0x55fcabed9b90/58, E_0x55fcabed9b90/59, E_0x55fcabed9b90/60, E_0x55fcabed9b90/61, E_0x55fcabed9b90/62, E_0x55fcabed9b90/63, E_0x55fcabed9b90/64;
S_0x55fcabeda3e0 .scope begin, "$unm_blk_65" "$unm_blk_65" 25 17, 25 17 0, S_0x55fcabe940b0;
 .timescale -9 -12;
v0x55fcabeda5c0_0 .var/i "i", 31 0;
S_0x55fcabe84210 .scope module, "tb_wb_stage" "tb_wb_stage" 26 7;
 .timescale -9 -12;
v0x55fcabeddfb0_0 .var "wb_alu_result", 31 0;
v0x55fcabede090_0 .var "wb_mem_data", 31 0;
v0x55fcabede130_0 .var "wb_mem_to_reg", 0 0;
v0x55fcabede1d0_0 .var "wb_rd", 5 0;
v0x55fcabede270_0 .var "wb_reg_write", 0 0;
v0x55fcabede310_0 .net "wb_write_data", 31 0, L_0x55fcabef75d0;  1 drivers
v0x55fcabede3b0_0 .net "wb_write_en", 0 0, L_0x55fcabef77b0;  1 drivers
v0x55fcabede450_0 .net "wb_write_reg", 5 0, L_0x55fcabef74e0;  1 drivers
S_0x55fcabedcf90 .scope module, "UUT" "wb_stage" 26 17, 22 24 0, S_0x55fcabe84210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55fcabedd170 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55fcabef77b0 .functor BUFZ 1, v0x55fcabede270_0, C4<0>, C4<0>, C4<0>;
L_0x7fa741fb7888 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fcabedd350_0 .net/2u *"_ivl_0", 3 0, L_0x7fa741fb7888;  1 drivers
v0x55fcabedd430_0 .net *"_ivl_2", 0 0, L_0x55fcabef7440;  1 drivers
v0x55fcabedd4f0_0 .net "wb_alu_result", 31 0, v0x55fcabeddfb0_0;  1 drivers
v0x55fcabedd5b0_0 .net "wb_mem_data", 31 0, v0x55fcabede090_0;  1 drivers
v0x55fcabedd690_0 .net "wb_mem_to_reg", 0 0, v0x55fcabede130_0;  1 drivers
o0x7fa7422bbb28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fcabedd7a0_0 .net "wb_opcode", 3 0, o0x7fa7422bbb28;  0 drivers
v0x55fcabedd880_0 .net "wb_rd", 5 0, v0x55fcabede1d0_0;  1 drivers
v0x55fcabedd960_0 .net "wb_reg_write", 0 0, v0x55fcabede270_0;  1 drivers
o0x7fa7422bbbb8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55fcabedda20_0 .net "wb_rt", 5 0, o0x7fa7422bbbb8;  0 drivers
v0x55fcabeddb90_0 .net "wb_write_data", 31 0, L_0x55fcabef75d0;  alias, 1 drivers
v0x55fcabeddc70_0 .net "wb_write_en", 0 0, L_0x55fcabef77b0;  alias, 1 drivers
v0x55fcabeddd30_0 .net "wb_write_reg", 5 0, L_0x55fcabef74e0;  alias, 1 drivers
L_0x55fcabef7440 .cmp/eq 4, o0x7fa7422bbb28, L_0x7fa741fb7888;
L_0x55fcabef74e0 .functor MUXZ 6, v0x55fcabede1d0_0, o0x7fa7422bbbb8, L_0x55fcabef7440, C4<>;
L_0x55fcabef75d0 .functor MUXZ 32, v0x55fcabeddfb0_0, v0x55fcabede090_0, v0x55fcabede130_0, C4<>;
    .scope S_0x55fcabeae560;
T_2 ;
    %wait E_0x55fcabeae870;
    %load/vec4 v0x55fcabeaeaa0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabeae8d0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x55fcabeaeb70_0;
    %inv;
    %store/vec4 v0x55fcabeae8d0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x55fcabeae9b0_0;
    %store/vec4 v0x55fcabeae8d0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fcabeaf850;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeafbe0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55fcabeaf850;
T_4 ;
    %wait E_0x55fcabd18c00;
    %load/vec4 v0x55fcabeafcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabeafbe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fcabeafaf0_0;
    %assign/vec4 v0x55fcabeafbe0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fcabeaaad0;
T_5 ;
    %wait E_0x55fcabeaae00;
    %load/vec4 v0x55fcabeab670_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x55fcabeab670_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x55fcabeab670_0;
    %load/vec4a v0x55fcabeab940, 4;
    %store/vec4 v0x55fcabeab840_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeab840_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fcabeaaad0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeab780_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55fcabeab780_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fcabeab780_0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %load/vec4 v0x55fcabeab780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabeab780_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeab940, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x55fcabeaa190;
T_7 ;
    %wait E_0x55fcabeaa450;
    %load/vec4 v0x55fcabeaa590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabeaa740_0, 0;
    %load/vec4 v0x55fcabeaa800_0;
    %assign/vec4 v0x55fcabeaa930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55fcabeaa650_0;
    %assign/vec4 v0x55fcabeaa740_0, 0;
    %load/vec4 v0x55fcabeaa800_0;
    %assign/vec4 v0x55fcabeaa930_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fcabea4c40;
T_8 ;
    %wait E_0x55fcabea5720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabea5a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %load/vec4 v0x55fcabea5cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabea5780_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5a30_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5930_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabea5930_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fcabea6360;
T_9 ;
    %wait E_0x55fcabea6570;
    %load/vec4 v0x55fcabea8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabea74b0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x55fcabea74b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fcabea74b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabea7a60, 0, 4;
    %load/vec4 v0x55fcabea74b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabea74b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fcabea79a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55fcabea8620_0;
    %load/vec4 v0x55fcabea8700_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabea7a60, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55fcabea8700_0, v0x55fcabea8620_0, $time, v0x55fcabea79a0_0, v0x55fcabea76f0_0, v0x55fcabea78c0_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fcabea5ec0;
T_10 ;
    %wait E_0x55fcabea60b0;
    %load/vec4 v0x55fcabea6240_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55fcabea6240_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fcabea6130_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55fcabea6240_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fcabea6130_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fcabea4770;
T_11 ;
    %wait E_0x55fcabea4bc0;
    %load/vec4 v0x55fcabea99b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55fcabea9740_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55fcabea9740_0, v0x55fcabea9a70_0, S<0,vec4,s10>, &PV<v0x55fcabea9740_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55fcabea4770;
T_12 ;
    %wait E_0x55fcabd18c00;
    %load/vec4 v0x55fcabea9bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55fcabea8cf0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55fcabea98f0_0, v0x55fcabea9740_0, v0x55fcabea99b0_0, v0x55fcabea9b30_0, v0x55fcabea9c90_0, v0x55fcabea9a70_0, S<0,vec4,s32>, v0x55fcabea8cf0_0, v0x55fcabea9010_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fcabea22e0;
T_13 ;
    %wait E_0x55fcabd18c00;
    %load/vec4 v0x55fcabea41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabea2ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabea3070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabea3140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabea2b40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabea2fb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabea32e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabea33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea3210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea2d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea2db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea29b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fcabea28c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea2aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabea2c50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55fcabea3bb0_0;
    %assign/vec4 v0x55fcabea2ef0_0, 0;
    %load/vec4 v0x55fcabea3d70_0;
    %assign/vec4 v0x55fcabea3070_0, 0;
    %load/vec4 v0x55fcabea3e50_0;
    %assign/vec4 v0x55fcabea3140_0, 0;
    %load/vec4 v0x55fcabea37b0_0;
    %assign/vec4 v0x55fcabea2b40_0, 0;
    %load/vec4 v0x55fcabea3c90_0;
    %assign/vec4 v0x55fcabea2fb0_0, 0;
    %load/vec4 v0x55fcabea3ff0_0;
    %assign/vec4 v0x55fcabea32e0_0, 0;
    %load/vec4 v0x55fcabea40d0_0;
    %assign/vec4 v0x55fcabea33b0_0, 0;
    %load/vec4 v0x55fcabea3f30_0;
    %assign/vec4 v0x55fcabea3210_0, 0;
    %load/vec4 v0x55fcabea3950_0;
    %assign/vec4 v0x55fcabea2d10_0, 0;
    %load/vec4 v0x55fcabea3a10_0;
    %assign/vec4 v0x55fcabea2db0_0, 0;
    %load/vec4 v0x55fcabea3630_0;
    %assign/vec4 v0x55fcabea29b0_0, 0;
    %load/vec4 v0x55fcabea3480_0;
    %assign/vec4 v0x55fcabea28c0_0, 0;
    %load/vec4 v0x55fcabea36f0_0;
    %assign/vec4 v0x55fcabea2aa0_0, 0;
    %load/vec4 v0x55fcabea3890_0;
    %assign/vec4 v0x55fcabea2c50_0, 0;
    %load/vec4 v0x55fcabea3ad0_0;
    %assign/vec4 v0x55fcabea2e50_0, 0;
    %load/vec4 v0x55fcabea37b0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55fcabea3bb0_0, v0x55fcabea3c90_0, v0x55fcabea3ff0_0, v0x55fcabea40d0_0, S<0,vec4,s32>, v0x55fcabea37b0_0, v0x55fcabea3ad0_0, v0x55fcabea3f30_0, v0x55fcabea3950_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fcabe84ae0;
T_14 ;
    %wait E_0x55fcabcfba00;
    %load/vec4 v0x55fcabe46480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabe9c6b0_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x55fcabe65590_0;
    %load/vec4 v0x55fcabe00510_0;
    %add;
    %store/vec4 v0x55fcabe9c6b0_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x55fcabe65590_0;
    %load/vec4 v0x55fcabe00510_0;
    %sub;
    %store/vec4 v0x55fcabe9c6b0_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x55fcabe65590_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fcabe9c6b0_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55fcabe65590_0;
    %store/vec4 v0x55fcabe9c6b0_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55fcabe83f20;
T_15 ;
    %wait E_0x55fcabd18790;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55fcabe9e000_0, v0x55fcabe9de60_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55fcabe9e540;
T_16 ;
    %wait E_0x55fcabd18c00;
    %load/vec4 v0x55fcabe9f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabe9f270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabe9f350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabe9f690_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabe9f830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fcabe9f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabe9f910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabe9f4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabe9f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabe9f430_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55fcabe9ea30_0;
    %assign/vec4 v0x55fcabe9f270_0, 0;
    %load/vec4 v0x55fcabe9eb20_0;
    %assign/vec4 v0x55fcabe9f350_0, 0;
    %load/vec4 v0x55fcabe9ee90_0;
    %assign/vec4 v0x55fcabe9f690_0, 0;
    %load/vec4 v0x55fcabe9f030_0;
    %assign/vec4 v0x55fcabe9f830_0, 0;
    %load/vec4 v0x55fcabe9edb0_0;
    %assign/vec4 v0x55fcabe9f5b0_0, 0;
    %load/vec4 v0x55fcabe9f110_0;
    %assign/vec4 v0x55fcabe9f910_0, 0;
    %load/vec4 v0x55fcabe9ecc0_0;
    %assign/vec4 v0x55fcabe9f4f0_0, 0;
    %load/vec4 v0x55fcabe9ef70_0;
    %assign/vec4 v0x55fcabe9f770_0, 0;
    %load/vec4 v0x55fcabe9ec20_0;
    %assign/vec4 v0x55fcabe9f430_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55fcabe9ea30_0, v0x55fcabe9eb20_0, v0x55fcabe9ee90_0, v0x55fcabe9f030_0, v0x55fcabe9edb0_0, v0x55fcabe9ef70_0, v0x55fcabe9ec20_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fcabeb11a0;
T_17 ;
    %wait E_0x55fcabeb1580;
    %load/vec4 v0x55fcabeb1dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x55fcabeb1dd0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x55fcabeb1dd0_0;
    %load/vec4a v0x55fcabeb2060, 4;
    %store/vec4 v0x55fcabeb4a70_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeb4a70_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55fcabeb11a0;
T_18 ;
    %wait E_0x55fcabeb1500;
    %load/vec4 v0x55fcabeb4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55fcabeb1dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x55fcabeb1dd0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55fcabeb4b50_0;
    %ix/getv 3, v0x55fcabeb1dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabeb2060, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55fcabeb11a0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeb1fc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55fcabeb1fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fcabeb1fc0_0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %load/vec4 v0x55fcabeb1fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabeb1fc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeb2060, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55fcabeb0d40;
T_20 ;
    %wait E_0x55fcabd18c00;
    %load/vec4 v0x55fcabeb4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55fcabeb4e60_0, v0x55fcabeb54d0_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55fcabecd580;
T_21 ;
    %wait E_0x55fcabecd900;
    %load/vec4 v0x55fcabecdb30_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabecd960_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x55fcabecdc00_0;
    %inv;
    %store/vec4 v0x55fcabecd960_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x55fcabecda40_0;
    %store/vec4 v0x55fcabecd960_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55fcabece950;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeced50_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x55fcabece950;
T_23 ;
    %wait E_0x55fcabebab20;
    %load/vec4 v0x55fcabecee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabeced50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55fcabecec60_0;
    %assign/vec4 v0x55fcabeced50_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55fcabec9bd0;
T_24 ;
    %wait E_0x55fcabec9f00;
    %load/vec4 v0x55fcabeca770_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x55fcabeca770_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x55fcabeca770_0;
    %load/vec4a v0x55fcabeca950, 4;
    %store/vec4 v0x55fcabeca880_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeca880_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55fcabec9bd0;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeca950, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeca950, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeca950, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeca950, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeca950, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x55fcabeca950, 0>, &A<v0x55fcabeca950, 1>, &A<v0x55fcabeca950, 2>, &A<v0x55fcabeca950, 3>, &A<v0x55fcabeca950, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55fcabec9290;
T_26 ;
    %wait E_0x55fcabec9550;
    %load/vec4 v0x55fcabec9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabec9840_0, 0;
    %load/vec4 v0x55fcabec9900_0;
    %assign/vec4 v0x55fcabec9a30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55fcabec9750_0;
    %assign/vec4 v0x55fcabec9840_0, 0;
    %load/vec4 v0x55fcabec9900_0;
    %assign/vec4 v0x55fcabec9a30_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55fcabec3c50;
T_27 ;
    %wait E_0x55fcabec4730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabec4a00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %load/vec4 v0x55fcabec4c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4870_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4870_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4870_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4870_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fcabec4790_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4a00_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4930_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabec4930_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55fcabec5350;
T_28 ;
    %wait E_0x55fcabec5560;
    %load/vec4 v0x55fcabec7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabec64a0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x55fcabec64a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fcabec64a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabec6a50, 0, 4;
    %load/vec4 v0x55fcabec64a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabec64a0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55fcabec6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x55fcabec7610_0;
    %load/vec4 v0x55fcabec76f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabec6a50, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55fcabec76f0_0, v0x55fcabec7610_0, $time, v0x55fcabec6990_0, v0x55fcabec66e0_0, v0x55fcabec68b0_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55fcabec4eb0;
T_29 ;
    %wait E_0x55fcabec50a0;
    %load/vec4 v0x55fcabec5230_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55fcabec5230_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fcabec5120_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55fcabec5230_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fcabec5120_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55fcabec3780;
T_30 ;
    %wait E_0x55fcabec3bd0;
    %load/vec4 v0x55fcabec89c0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55fcabec8750_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55fcabec8750_0, v0x55fcabec8a80_0, S<0,vec4,s10>, &PV<v0x55fcabec8750_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55fcabec3780;
T_31 ;
    %wait E_0x55fcabebab20;
    %load/vec4 v0x55fcabec8c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55fcabec7d40_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55fcabec8900_0, v0x55fcabec8750_0, v0x55fcabec89c0_0, v0x55fcabec8b40_0, v0x55fcabec8ca0_0, v0x55fcabec8a80_0, S<0,vec4,s32>, v0x55fcabec7d40_0, v0x55fcabec8060_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55fcabec13e0;
T_32 ;
    %wait E_0x55fcabebab20;
    %load/vec4 v0x55fcabec31f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabec1fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabec2170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabec2210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabec1c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabec20d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabec2350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabec23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec22b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec1de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec1e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec1a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fcabec1990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec1b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabec1d20_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55fcabec2bf0_0;
    %assign/vec4 v0x55fcabec1fe0_0, 0;
    %load/vec4 v0x55fcabec2db0_0;
    %assign/vec4 v0x55fcabec2170_0, 0;
    %load/vec4 v0x55fcabec2e90_0;
    %assign/vec4 v0x55fcabec2210_0, 0;
    %load/vec4 v0x55fcabec27f0_0;
    %assign/vec4 v0x55fcabec1c10_0, 0;
    %load/vec4 v0x55fcabec2cd0_0;
    %assign/vec4 v0x55fcabec20d0_0, 0;
    %load/vec4 v0x55fcabec3030_0;
    %assign/vec4 v0x55fcabec2350_0, 0;
    %load/vec4 v0x55fcabec3110_0;
    %assign/vec4 v0x55fcabec23f0_0, 0;
    %load/vec4 v0x55fcabec2f70_0;
    %assign/vec4 v0x55fcabec22b0_0, 0;
    %load/vec4 v0x55fcabec2990_0;
    %assign/vec4 v0x55fcabec1de0_0, 0;
    %load/vec4 v0x55fcabec2a50_0;
    %assign/vec4 v0x55fcabec1e80_0, 0;
    %load/vec4 v0x55fcabec2690_0;
    %assign/vec4 v0x55fcabec1a80_0, 0;
    %load/vec4 v0x55fcabec24e0_0;
    %assign/vec4 v0x55fcabec1990_0, 0;
    %load/vec4 v0x55fcabec2730_0;
    %assign/vec4 v0x55fcabec1b70_0, 0;
    %load/vec4 v0x55fcabec28d0_0;
    %assign/vec4 v0x55fcabec1d20_0, 0;
    %load/vec4 v0x55fcabec2b10_0;
    %assign/vec4 v0x55fcabec1f20_0, 0;
    %load/vec4 v0x55fcabec27f0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55fcabec2bf0_0, v0x55fcabec2cd0_0, v0x55fcabec3030_0, v0x55fcabec3110_0, S<0,vec4,s32>, v0x55fcabec27f0_0, v0x55fcabec2b10_0, v0x55fcabec2f70_0, v0x55fcabec2990_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55fcabeba920;
T_33 ;
    %wait E_0x55fcabebac00;
    %load/vec4 v0x55fcabebae60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabebb350_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x55fcabebad80_0;
    %load/vec4 v0x55fcabebaf20_0;
    %add;
    %store/vec4 v0x55fcabebb350_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x55fcabebad80_0;
    %load/vec4 v0x55fcabebaf20_0;
    %sub;
    %store/vec4 v0x55fcabebb350_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x55fcabebad80_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fcabebb350_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x55fcabebad80_0;
    %store/vec4 v0x55fcabebb350_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55fcabeba600;
T_34 ;
    %wait E_0x55fcabeba8c0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55fcabebcce0_0, v0x55fcabebcb40_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55fcabebd1d0;
T_35 ;
    %wait E_0x55fcabebab20;
    %load/vec4 v0x55fcabebdda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabebde60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcabebdf40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabebe280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fcabebe530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fcabebe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabebe610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabebe0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabebe470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcabebe020_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55fcabebd6c0_0;
    %assign/vec4 v0x55fcabebde60_0, 0;
    %load/vec4 v0x55fcabebd780_0;
    %assign/vec4 v0x55fcabebdf40_0, 0;
    %load/vec4 v0x55fcabebdaa0_0;
    %assign/vec4 v0x55fcabebe280_0, 0;
    %load/vec4 v0x55fcabebdc20_0;
    %assign/vec4 v0x55fcabebe530_0, 0;
    %load/vec4 v0x55fcabebda00_0;
    %assign/vec4 v0x55fcabebe1a0_0, 0;
    %load/vec4 v0x55fcabebdd00_0;
    %assign/vec4 v0x55fcabebe610_0, 0;
    %load/vec4 v0x55fcabebd8c0_0;
    %assign/vec4 v0x55fcabebe0e0_0, 0;
    %load/vec4 v0x55fcabebdb60_0;
    %assign/vec4 v0x55fcabebe470_0, 0;
    %load/vec4 v0x55fcabebd820_0;
    %assign/vec4 v0x55fcabebe020_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55fcabebd6c0_0, v0x55fcabebd780_0, v0x55fcabebdaa0_0, v0x55fcabebdc20_0, v0x55fcabebda00_0, v0x55fcabebdb60_0, v0x55fcabebd820_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55fcabed0310;
T_36 ;
    %wait E_0x55fcabed06f0;
    %load/vec4 v0x55fcabed0f40_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x55fcabed0f40_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x55fcabed0f40_0;
    %load/vec4a v0x55fcabed11d0, 4;
    %store/vec4 v0x55fcabed3b90_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabed3b90_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55fcabed0310;
T_37 ;
    %wait E_0x55fcabed0670;
    %load/vec4 v0x55fcabed3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55fcabed0f40_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x55fcabed0f40_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55fcabed3c50_0;
    %ix/getv 3, v0x55fcabed0f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcabed11d0, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55fcabed0310;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabed1130_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x55fcabed1130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fcabed1130_0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %load/vec4 v0x55fcabed1130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabed1130_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabed11d0, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x55fcabecfeb0;
T_39 ;
    %wait E_0x55fcabebab20;
    %load/vec4 v0x55fcabed4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55fcabed3f90_0, v0x55fcabed4620_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55fcabe940b0;
T_40 ;
    %wait E_0x55fcabed9b90;
    %load/vec4 v0x55fcabeda660_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x55fcabeda660_0;
    %load/vec4a v0x55fcabeda7a0, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x55fcabeda700_0, 0, 32;
    %load/vec4 v0x55fcabeda660_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x55fcabeda660_0, v0x55fcabeda660_0, &A<v0x55fcabeda7a0, v0x55fcabeda660_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55fcabe940b0;
T_41 ;
    %fork t_1, S_0x55fcabeda3e0;
    %jmp t_0;
    .scope S_0x55fcabeda3e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcabeda5c0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x55fcabeda5c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fcabeda5c0_0;
    %store/vec4a v0x55fcabeda7a0, 4, 0;
    %load/vec4 v0x55fcabeda5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcabeda5c0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeda7a0, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fcabeda7a0, 4, 0;
    %end;
    .scope S_0x55fcabe940b0;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x55fcabe84210;
T_42 ;
    %vpi_call/w 26 29 "$display", "========== WRITEBACK STAGE TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55fcabeddfb0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55fcabede090_0, 0, 32;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x55fcabede1d0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabede270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabede130_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede310_0;
    %cmpi/e 3735928559, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %vpi_call/w 26 38 "$display", "Test 1 - ALU result: write_data=%h (Expected DEAD_BEEF) %s", v0x55fcabede310_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabede130_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede310_0;
    %cmpi/e 3405691582, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.3, 8;
T_42.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.3, 8;
 ; End of false expr.
    %blend;
T_42.3;
    %vpi_call/w 26 44 "$display", "Test 2 - Memory data: write_data=%h (Expected CAFE_BABE) %s", v0x55fcabede310_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x55fcabede1d0_0, 0, 6;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede450_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %vpi_call/w 26 50 "$display", "Test 3 - Register index: wb_write_reg=%d (Expected 25) %s", v0x55fcabede450_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabede270_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.7, 8;
T_42.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.7, 8;
 ; End of false expr.
    %blend;
T_42.7;
    %vpi_call/w 26 56 "$display", "Test 4 - Write enable (1): wb_write_en=%b (Expected 1) %s", v0x55fcabede3b0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabede270_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.9, 8;
T_42.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.9, 8;
 ; End of false expr.
    %blend;
T_42.9;
    %vpi_call/w 26 62 "$display", "Test 5 - Write enable (0): wb_write_en=%b (Expected 0) %s", v0x55fcabede3b0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x55fcabeddfb0_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x55fcabede090_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fcabede1d0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabede270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabede130_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede310_0;
    %cmpi/e 286331153, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.12, 4;
    %load/vec4 v0x55fcabede450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.12;
    %flag_set/vec4 8;
    %jmp/0 T_42.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.11, 8;
T_42.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.11, 8;
 ; End of false expr.
    %blend;
T_42.11;
    %vpi_call/w 26 72 "$display", "Test 6 - New values (ALU): write_data=%h, reg=%d (Expected 1111_1111, 0) %s", v0x55fcabede310_0, v0x55fcabede450_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcabede130_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede310_0;
    %cmpi/e 572662306, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.13, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.14, 8;
T_42.13 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.14, 8;
 ; End of false expr.
    %blend;
T_42.14;
    %vpi_call/w 26 79 "$display", "Test 7 - New values (MEM): write_data=%h (Expected 2222_2222) %s", v0x55fcabede310_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x55fcabede1d0_0, 0, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55fcabeddfb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcabede130_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x55fcabede450_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.17, 4;
    %load/vec4 v0x55fcabede310_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.17;
    %flag_set/vec4 8;
    %jmp/0 T_42.15, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_42.16, 8;
T_42.15 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_42.16, 8;
 ; End of false expr.
    %blend;
T_42.16;
    %vpi_call/w 26 87 "$display", "Test 8 - Max register: reg=%d, data=%h (Expected 63, FFFF_FFFF) %s", v0x55fcabede450_0, v0x55fcabede310_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 91 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 92 "$finish" {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_wb_stage.v";
