CAPI=2:
name: "kelvinv2:ip:xbar_kelvin_soc_chisel:0.1"
description: "Kelvin SoC Chisel-Generated Crossbar"

filesets:
  rtl:
    files:
      - KelvinXbar.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl
