// Seed: 926167570
module module_0 (
    input tri id_0,
    output wor module_0,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6
    , id_12,
    input tri id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10
);
  wire id_13 = 1'b0;
  assign id_12 = id_7;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_0, id_1, id_5, id_3, id_4, id_6, id_3, id_4, id_6
  );
  tri0  id_10;
  uwire id_11 = id_10 !=? 1'b0;
  assign id_1 = id_6;
endmodule
