Information: Updating graph... (UID-83)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 01:49:19 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        138.12
  Critical Path Slack:        -354.78
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -708.23
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        522.38
  Critical Path Slack:        -488.39
  Critical Path Clk Period:    500.00
  Total Negative Slack:  -10386570.00
  No. of Violating Paths:    33679.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        306.55
  Critical Path Slack:        -439.89
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -6295.92
  No. of Violating Paths:       20.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:        564.28
  Critical Path Slack:        -168.96
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -46925.85
  No. of Violating Paths:      764.00
  Worst Hold Violation:        -36.45
  Total Hold Violation:    -302656.59
  No. of Hold Violations:    15671.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        317.62
  Critical Path Slack:          17.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2621
  Leaf Cell Count:              37200
  Buf/Inv Cell Count:            5281
  Buf Cell Count:                2870
  Inv Cell Count:                2411
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22396
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6773.360105
  Noncombinational Area: 15681.856902
  Buf/Inv Area:           1861.394844
  Total Buffer Area:          1419.93
  Total Inverter Area:         441.46
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      230814.80
  Net YLength        :      209504.11
  -----------------------------------
  Cell Area:             22468.623407
  Design Area:           22468.623407
  Net Length        :       440318.91


  Design Rules
  -----------------------------------
  Total Number of Nets:         37324
  Nets With Violations:           831
  Max Trans Violations:             0
  Max Cap Violations:              23
  Max Fanout Violations:          808
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             1871.83
  -----------------------------------------
  Overall Compile Time:             2359.51
  Overall Compile Wall Clock Time: 1427790976.00

  --------------------------------------------------------------------

  Design  WNS: 488.39  TNS: 10438330.00  Number of Violating Paths: 34428


  Design (Hold)  WNS: 36.45  TNS: 302657.66  Number of Violating Paths: 15671

  --------------------------------------------------------------------


1
