Loading plugins phase: Elapsed time ==> 0s.188ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -d CY8C5888LTI-LP097 -s C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.559ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.035ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Cell Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 Cell Board.v -verilog
======================================================================

======================================================================
Compiling:  Cell Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 Cell Board.v -verilog
======================================================================

======================================================================
Compiling:  Cell Board.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 08 22:15:35 2016


======================================================================
Compiling:  Cell Board.v
Program  :   vpp
Options  :    -yv2 -q10 Cell Board.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 08 22:15:35 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Cell Board.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Cell Board.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 08 22:15:36 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Cell Board.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 08 22:15:36 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Telit_UART:BUART:reset_sr\
	Net_462
	\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_458
	\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Telit_UART:BUART:sRX:MODULE_5:lt\
	\Telit_UART:BUART:sRX:MODULE_5:eq\
	\Telit_UART:BUART:sRX:MODULE_5:gt\
	\Telit_UART:BUART:sRX:MODULE_5:gte\
	\Telit_UART:BUART:sRX:MODULE_5:lte\


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing tmpOE__Telit_PWR_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Telit_RST_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Telit_ON_net_0 to tmpOE__LED_net_0
Aliasing Net_461 to zero
Aliasing \Telit_UART:BUART:tx_hd_send_break\ to zero
Aliasing \Telit_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Telit_UART:BUART:FinalParityType_1\ to zero
Aliasing \Telit_UART:BUART:FinalParityType_0\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Telit_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \Telit_UART:BUART:tx_status_6\ to zero
Aliasing \Telit_UART:BUART:tx_status_5\ to zero
Aliasing \Telit_UART:BUART:tx_status_4\ to zero
Aliasing \Telit_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODIN2_1\ to \Telit_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODIN2_0\ to \Telit_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODIN3_1\ to \Telit_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODIN3_0\ to \Telit_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Telit_UART:BUART:rx_status_1\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing tmpOE__Telit_rx_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Telit_tx_net_0 to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_PWR_net_0[9] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_RST_net_0[15] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_ON_net_0[21] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:Net_61\[28] = \Telit_UART:Net_9\[27]
Removing Lhs of wire Net_461[32] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_hd_send_break\[33] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:HalfDuplexSend\[34] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalParityType_1\[35] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalParityType_0\[36] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_2\[37] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_1\[38] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_0\[39] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_ctrl_mark\[40] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:reset_reg_dp\[41] = \Telit_UART:BUART:reset_reg\[31]
Removing Rhs of wire Net_463[48] = \Telit_UART:BUART:rx_interrupt_out\[49]
Removing Lhs of wire \Telit_UART:BUART:tx_status_6\[102] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_5\[103] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_4\[104] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_1\[106] = \Telit_UART:BUART:tx_fifo_empty\[67]
Removing Lhs of wire \Telit_UART:BUART:tx_status_3\[108] = \Telit_UART:BUART:tx_fifo_notfull\[66]
Removing Lhs of wire \Telit_UART:BUART:rx_count7_bit8_wire\[167] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[175] = \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[186]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[177] = \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[187]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[178] = \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[203]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[179] = \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[217]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[180] = \Telit_UART:BUART:sRX:s23Poll:MODIN1_1\[181]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN1_1\[181] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[182] = \Telit_UART:BUART:sRX:s23Poll:MODIN1_0\[183]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN1_0\[183] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[189] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[190] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[191] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN2_1\[192] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[193] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN2_0\[194] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[195] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[196] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[197] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[198] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[199] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[200] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[205] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN3_1\[206] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[207] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODIN3_0\[208] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[209] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[210] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[211] = \Telit_UART:BUART:pollcount_1\[173]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[212] = \Telit_UART:BUART:pollcount_0\[176]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[213] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[214] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_status_1\[221] = zero[2]
Removing Rhs of wire \Telit_UART:BUART:rx_status_2\[222] = \Telit_UART:BUART:rx_parity_error_status\[223]
Removing Rhs of wire \Telit_UART:BUART:rx_status_3\[224] = \Telit_UART:BUART:rx_stop_bit_error\[225]
Removing Lhs of wire \Telit_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[235] = \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[284]
Removing Lhs of wire \Telit_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[239] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[306]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[240] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[241] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[242] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[243] = \Telit_UART:BUART:sRX:MODIN4_6\[244]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODIN4_6\[244] = \Telit_UART:BUART:rx_count_6\[162]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[245] = \Telit_UART:BUART:sRX:MODIN4_5\[246]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODIN4_5\[246] = \Telit_UART:BUART:rx_count_5\[163]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[247] = \Telit_UART:BUART:sRX:MODIN4_4\[248]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODIN4_4\[248] = \Telit_UART:BUART:rx_count_4\[164]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[249] = \Telit_UART:BUART:sRX:MODIN4_3\[250]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODIN4_3\[250] = \Telit_UART:BUART:rx_count_3\[165]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[251] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[252] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[253] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[254] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[255] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[256] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[257] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[258] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[259] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[260] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[261] = \Telit_UART:BUART:rx_count_6\[162]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[262] = \Telit_UART:BUART:rx_count_5\[163]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[263] = \Telit_UART:BUART:rx_count_4\[164]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[264] = \Telit_UART:BUART:rx_count_3\[165]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[265] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[266] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[267] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[268] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[269] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[270] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[271] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[286] = \Telit_UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[287] = \Telit_UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[288] = \Telit_UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[289] = \Telit_UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[290] = \Telit_UART:BUART:rx_postpoll\[121]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[291] = \Telit_UART:BUART:rx_parity_bit\[238]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[293] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[294] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[295] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire tmpOE__Telit_rx_net_0[317] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_tx_net_0[323] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:reset_reg\\D\[331] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_bitclk\\D\[336] = \Telit_UART:BUART:tx_bitclk_enable_pre\[53]
Removing Lhs of wire \Telit_UART:BUART:rx_bitclk\\D\[346] = \Telit_UART:BUART:rx_bitclk_pre\[156]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_error_pre\\D\[355] = \Telit_UART:BUART:rx_parity_error_pre\[233]
Removing Lhs of wire \Telit_UART:BUART:rx_break_status\\D\[356] = zero[2]

------------------------------------------------------
Aliased 0 equations, 105 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:counter_load\' (cost = 3):
\Telit_UART:BUART:counter_load\ <= ((not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and not \Telit_UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:tx_counter_tc\' (cost = 0):
\Telit_UART:BUART:tx_counter_tc\ <= (not \Telit_UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_addressmatch\' (cost = 0):
\Telit_UART:BUART:rx_addressmatch\ <= (\Telit_UART:BUART:rx_addressmatch2\
	OR \Telit_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Telit_UART:BUART:rx_bitclk_pre\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Telit_UART:BUART:rx_bitclk_pre16x\ <= ((not \Telit_UART:BUART:rx_count_2\ and \Telit_UART:BUART:rx_count_1\ and \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_poll_bit1\' (cost = 1):
\Telit_UART:BUART:rx_poll_bit1\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_poll_bit2\' (cost = 1):
\Telit_UART:BUART:rx_poll_bit2\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:pollingrange\' (cost = 4):
\Telit_UART:BUART:pollingrange\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Telit_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \Telit_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\Telit_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \Telit_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\Telit_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \Telit_UART:BUART:rx_count_6\ and not \Telit_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\Telit_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \Telit_UART:BUART:rx_count_6\ and not \Telit_UART:BUART:rx_count_4\)
	OR (not \Telit_UART:BUART:rx_count_6\ and not \Telit_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\Telit_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \Telit_UART:BUART:rx_count_6\ and not \Telit_UART:BUART:rx_count_4\)
	OR (not \Telit_UART:BUART:rx_count_6\ and not \Telit_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \Telit_UART:BUART:pollcount_1\ and not \Telit_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \Telit_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \Telit_UART:BUART:pollcount_0\ and \Telit_UART:BUART:pollcount_1\)
	OR (not \Telit_UART:BUART:pollcount_1\ and \Telit_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_postpoll\' (cost = 72):
\Telit_UART:BUART:rx_postpoll\ <= (\Telit_UART:BUART:pollcount_1\
	OR (Net_13 and \Telit_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Telit_UART:BUART:pollcount_1\ and not Net_13 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (not \Telit_UART:BUART:pollcount_1\ and not \Telit_UART:BUART:pollcount_0\ and not \Telit_UART:BUART:rx_parity_bit\)
	OR (\Telit_UART:BUART:pollcount_1\ and \Telit_UART:BUART:rx_parity_bit\)
	OR (Net_13 and \Telit_UART:BUART:pollcount_0\ and \Telit_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Telit_UART:BUART:pollcount_1\ and not Net_13 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (not \Telit_UART:BUART:pollcount_1\ and not \Telit_UART:BUART:pollcount_0\ and not \Telit_UART:BUART:rx_parity_bit\)
	OR (\Telit_UART:BUART:pollcount_1\ and \Telit_UART:BUART:rx_parity_bit\)
	OR (Net_13 and \Telit_UART:BUART:pollcount_0\ and \Telit_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Telit_UART:BUART:rx_status_0\ to zero
Aliasing \Telit_UART:BUART:rx_status_6\ to zero
Aliasing \Telit_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Telit_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Telit_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Telit_UART:BUART:rx_bitclk_enable\[120] = \Telit_UART:BUART:rx_bitclk\[168]
Removing Lhs of wire \Telit_UART:BUART:rx_status_0\[219] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_status_6\[228] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_ctrl_mark_last\\D\[338] = \Telit_UART:BUART:tx_ctrl_mark_last\[111]
Removing Lhs of wire \Telit_UART:BUART:rx_markspace_status\\D\[350] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_error_status\\D\[351] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_addr_match_status\\D\[353] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_markspace_pre\\D\[354] = \Telit_UART:BUART:rx_markspace_pre\[232]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_bit\\D\[359] = \Telit_UART:BUART:rx_parity_bit\[238]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Telit_UART:BUART:rx_parity_bit\ and Net_13 and \Telit_UART:BUART:pollcount_0\)
	OR (not \Telit_UART:BUART:pollcount_1\ and not \Telit_UART:BUART:pollcount_0\ and \Telit_UART:BUART:rx_parity_bit\)
	OR (not \Telit_UART:BUART:pollcount_1\ and not Net_13 and \Telit_UART:BUART:rx_parity_bit\)
	OR (not \Telit_UART:BUART:rx_parity_bit\ and \Telit_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj" -dcpsoc3 "Cell Board.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.865ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 08 April 2016 22:15:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cps\Documents\kLab\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -d CY8C5888LTI-LP097 Cell Board.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Telit_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Telit_UART_IntClock'. Fanout=1, Signal=\Telit_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Telit_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Telit_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Telit_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Telit_UART:BUART:rx_parity_bit\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Telit_UART:BUART:rx_address_detected\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \Telit_UART:BUART:rx_parity_error_pre\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Telit_UART:BUART:rx_markspace_pre\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Telit_UART:BUART:rx_state_1\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_state_1\ (fanout=8)

    Removing \Telit_UART:BUART:tx_parity_bit\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \Telit_UART:BUART:tx_mark\, Duplicate of \Telit_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Telit_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_PWR(0)__PA ,
            pad => Telit_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_RST(0)__PA ,
            pad => Telit_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_ON(0)__PA ,
            pad => Telit_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_rx(0)__PA ,
            fb => Net_13 ,
            pad => Telit_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_tx(0)__PA ,
            input => Net_403 ,
            pad => Telit_tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_403, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:txn\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_fifo_notfull\
        );
        Output = \Telit_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\
        );
        Output = \Telit_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Telit_UART:BUART:pollcount_1\
            + Net_13 * \Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_load_fifo\ * 
              \Telit_UART:BUART:rx_fifofull\
        );
        Output = \Telit_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_fifonotempty\ * 
              \Telit_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Telit_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_1\ * 
              !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\ * !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\ * 
              \Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\Telit_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Telit_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Telit_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Telit_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !Net_13 * 
              \Telit_UART:BUART:rx_last\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:rx_count_0\
        );
        Output = \Telit_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * \Telit_UART:BUART:rx_state_3\ * 
              \Telit_UART:BUART:rx_state_2\
        );
        Output = \Telit_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:pollcount_1\ * Net_13 * 
              \Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              \Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              \Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Telit_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !Net_13 * \Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              Net_13 * !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Telit_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \Telit_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Telit_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_2 => \Telit_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \Telit_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \Telit_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Telit_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Telit_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Telit_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_0 => \Telit_UART:BUART:counter_load_not\ ,
            cl0_comb => \Telit_UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Telit_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Telit_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_2 => \Telit_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Telit_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Telit_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Telit_UART:BUART:rx_postpoll\ ,
            f0_load => \Telit_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Telit_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Telit_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Telit_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            status_3 => \Telit_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \Telit_UART:BUART:tx_status_2\ ,
            status_1 => \Telit_UART:BUART:tx_fifo_empty\ ,
            status_0 => \Telit_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Telit_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            status_5 => \Telit_UART:BUART:rx_status_5\ ,
            status_4 => \Telit_UART:BUART:rx_status_4\ ,
            status_3 => \Telit_UART:BUART:rx_status_3\ ,
            interrupt => Net_463 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Telit_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            load => \Telit_UART:BUART:rx_counter_load\ ,
            count_6 => \Telit_UART:BUART:rx_count_6\ ,
            count_5 => \Telit_UART:BUART:rx_count_5\ ,
            count_4 => \Telit_UART:BUART:rx_count_4\ ,
            count_3 => \Telit_UART:BUART:rx_count_3\ ,
            count_2 => \Telit_UART:BUART:rx_count_2\ ,
            count_1 => \Telit_UART:BUART:rx_count_1\ ,
            count_0 => \Telit_UART:BUART:rx_count_0\ ,
            tc => \Telit_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Telit_isr_rx
        PORT MAP (
            interrupt => Net_463 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   25 :  167 :  192 : 13.02 %
  Unique P-terms              :   42 :  342 :  384 : 10.94 %
  Total P-terms               :   52 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech mapping phase: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : LED(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Telit_ON(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Telit_PWR(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Telit_RST(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Telit_rx(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Telit_tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.33
                   Pterms :            4.00
               Macrocells :            2.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 162, final cost is 162 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       8.83 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \Telit_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !Net_13 * 
              \Telit_UART:BUART:rx_last\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_5\
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * !\Telit_UART:BUART:rx_count_6\ * 
              !\Telit_UART:BUART:rx_count_4\
        );
        Output = \Telit_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Telit_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        status_5 => \Telit_UART:BUART:rx_status_5\ ,
        status_4 => \Telit_UART:BUART:rx_status_4\ ,
        status_3 => \Telit_UART:BUART:rx_status_3\ ,
        interrupt => Net_463 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:pollcount_1\ * Net_13 * 
              \Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              \Telit_UART:BUART:pollcount_1\ * !Net_13
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              \Telit_UART:BUART:pollcount_1\ * 
              !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Telit_UART:BUART:pollcount_1\
            + Net_13 * \Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !Net_13 * \Telit_UART:BUART:pollcount_0\
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              Net_13 * !\Telit_UART:BUART:pollcount_0\
        );
        Output = \Telit_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:rx_count_0\
        );
        Output = \Telit_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_load_fifo\ * 
              \Telit_UART:BUART:rx_fifofull\
        );
        Output = \Telit_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Telit_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_2 => \Telit_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Telit_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Telit_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Telit_UART:BUART:rx_postpoll\ ,
        f0_load => \Telit_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Telit_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Telit_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Telit_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        load => \Telit_UART:BUART:rx_counter_load\ ,
        count_6 => \Telit_UART:BUART:rx_count_6\ ,
        count_5 => \Telit_UART:BUART:rx_count_5\ ,
        count_4 => \Telit_UART:BUART:rx_count_4\ ,
        count_3 => \Telit_UART:BUART:rx_count_3\ ,
        count_2 => \Telit_UART:BUART:rx_count_2\ ,
        count_1 => \Telit_UART:BUART:rx_count_1\ ,
        count_0 => \Telit_UART:BUART:rx_count_0\ ,
        tc => \Telit_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_fifo_notfull\
        );
        Output = \Telit_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Telit_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_2 => \Telit_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \Telit_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \Telit_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Telit_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Telit_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Telit_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Telit_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        status_3 => \Telit_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \Telit_UART:BUART:tx_status_2\ ,
        status_1 => \Telit_UART:BUART:tx_fifo_empty\ ,
        status_0 => \Telit_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * \Telit_UART:BUART:rx_state_3\ * 
              \Telit_UART:BUART:rx_state_2\
        );
        Output = \Telit_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_fifonotempty\ * 
              \Telit_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Telit_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_ctrl_mark_last\ * 
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\
        );
        Output = \Telit_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_403, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:txn\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_1\ * 
              !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\ * !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\ * 
              \Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_0 => \Telit_UART:BUART:counter_load_not\ ,
        cl0_comb => \Telit_UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Telit_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Telit_isr_rx
        PORT MAP (
            interrupt => Net_463 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Telit_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_PWR(0)__PA ,
        pad => Telit_PWR(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Telit_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_tx(0)__PA ,
        input => Net_403 ,
        pad => Telit_tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Telit_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_rx(0)__PA ,
        fb => Net_13 ,
        pad => Telit_rx(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Telit_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_RST(0)__PA ,
        pad => Telit_RST(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Telit_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_ON(0)__PA ,
        pad => Telit_ON(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Telit_UART:Net_9\ ,
            dclk_0 => \Telit_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   0 |   4 |     * |      NONE |      RES_PULL_UP | Telit_PWR(0) | 
-----+-----+-------+-----------+------------------+--------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       LED(0) | 
-----+-----+-------+-----------+------------------+--------------+------------
   3 |   6 |     * |      NONE |         CMOS_OUT |  Telit_tx(0) | In(Net_403)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  Telit_rx(0) | FB(Net_13)
-----+-----+-------+-----------+------------------+--------------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT | Telit_RST(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  Telit_ON(0) | 
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.722ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Cell Board_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.204ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.496ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.550ms
API generation phase: Elapsed time ==> 0s.938ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
