<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: IF8080 Interrupts Mask Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IF8080 Interrupts Mask Definition<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___i_f8080.html">IF8080</a> &raquo; <a class="el" href="group__x3e___i_f8080___exported___constants.html">IF8080 Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7d052b4de37dccb0a4a375e7f959433c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7d052b4de37dccb0a4a375e7f959433c">IF8080_INT_VSYNC_MSK</a>&#160;&#160;&#160;(IF8080_MASK_VSYNC_INT_MSK)</td></tr>
<tr class="memdesc:ga7d052b4de37dccb0a4a375e7f959433c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask Vsync trigger interrupt.  <a href="#ga7d052b4de37dccb0a4a375e7f959433c">More...</a><br /></td></tr>
<tr class="separator:ga7d052b4de37dccb0a4a375e7f959433c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09235da0a7ab0b9b5ba2401b98685ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga09235da0a7ab0b9b5ba2401b98685ab5">IF8080_INT_RX_AUTO_DONE_MSK</a>&#160;&#160;&#160;(IF8080_MASK_RX_AUTO_DONE_INT_MSK)</td></tr>
<tr class="memdesc:ga09235da0a7ab0b9b5ba2401b98685ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask RX auto done interrupt.  <a href="#ga09235da0a7ab0b9b5ba2401b98685ab5">More...</a><br /></td></tr>
<tr class="separator:ga09235da0a7ab0b9b5ba2401b98685ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac764834f3955ddbffc907d399b519ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#gac764834f3955ddbffc907d399b519ad0">IF8080_INT_RF_OF_MSK</a>&#160;&#160;&#160;(IF8080_MASK_RX_FIFO_OVERFLOW_INT_MSK)</td></tr>
<tr class="memdesc:gac764834f3955ddbffc907d399b519ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask RX FIFO overflow interrupt.  <a href="#gac764834f3955ddbffc907d399b519ad0">More...</a><br /></td></tr>
<tr class="separator:gac764834f3955ddbffc907d399b519ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316606419926dd69b198c7d32e27b2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga316606419926dd69b198c7d32e27b2c1">IF8080_INT_TX_AUTO_DONE_MSK</a>&#160;&#160;&#160;(IF8080_MASK_TX_AUTO_DONE_INT_MSK)</td></tr>
<tr class="memdesc:ga316606419926dd69b198c7d32e27b2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask TX auto done interrupt.  <a href="#ga316606419926dd69b198c7d32e27b2c1">More...</a><br /></td></tr>
<tr class="separator:ga316606419926dd69b198c7d32e27b2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f70a7d5fe3284a799fcda78fe7587f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7f70a7d5fe3284a799fcda78fe7587f7">IF8080_INT_TF_EMPTY_MSK</a>&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_EMPTY_INT_MSK)</td></tr>
<tr class="memdesc:ga7f70a7d5fe3284a799fcda78fe7587f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask TX FIFO empty interrupt.  <a href="#ga7f70a7d5fe3284a799fcda78fe7587f7">More...</a><br /></td></tr>
<tr class="separator:ga7f70a7d5fe3284a799fcda78fe7587f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ede1ef73767525600621951e079b947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga3ede1ef73767525600621951e079b947">IF8080_INT_TF_OF_MSK</a>&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_OVERFLOW_INT_MSK)</td></tr>
<tr class="memdesc:ga3ede1ef73767525600621951e079b947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask TX FIFO overflow interrupt.  <a href="#ga3ede1ef73767525600621951e079b947">More...</a><br /></td></tr>
<tr class="separator:ga3ede1ef73767525600621951e079b947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a5d9394d33a104ac6cfd97345a3934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#gab8a5d9394d33a104ac6cfd97345a3934">IF8080_INT_TF_LEVEL_MSK</a>&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_THR_INT_MSK)</td></tr>
<tr class="memdesc:gab8a5d9394d33a104ac6cfd97345a3934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask TX FIFO threshold interrupt.  <a href="#gab8a5d9394d33a104ac6cfd97345a3934">More...</a><br /></td></tr>
<tr class="separator:gab8a5d9394d33a104ac6cfd97345a3934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d0140f403142df4da53b8dfd7605eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___mask___definition.html#gad6d0140f403142df4da53b8dfd7605eb">IS_IF8080_INT_MSK_CONFIG</a>(CONFIG)</td></tr>
<tr class="memdesc:gad6d0140f403142df4da53b8dfd7605eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether is the definition of IF8080 interrupt mask.  <a href="#gad6d0140f403142df4da53b8dfd7605eb">More...</a><br /></td></tr>
<tr class="separator:gad6d0140f403142df4da53b8dfd7605eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7d052b4de37dccb0a4a375e7f959433c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d052b4de37dccb0a4a375e7f959433c">&#9670;&nbsp;</a></span>IF8080_INT_VSYNC_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_VSYNC_MSK&#160;&#160;&#160;(IF8080_MASK_VSYNC_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask Vsync trigger interrupt. </p>

</div>
</div>
<a id="ga09235da0a7ab0b9b5ba2401b98685ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09235da0a7ab0b9b5ba2401b98685ab5">&#9670;&nbsp;</a></span>IF8080_INT_RX_AUTO_DONE_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_RX_AUTO_DONE_MSK&#160;&#160;&#160;(IF8080_MASK_RX_AUTO_DONE_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask RX auto done interrupt. </p>

</div>
</div>
<a id="gac764834f3955ddbffc907d399b519ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac764834f3955ddbffc907d399b519ad0">&#9670;&nbsp;</a></span>IF8080_INT_RF_OF_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_RF_OF_MSK&#160;&#160;&#160;(IF8080_MASK_RX_FIFO_OVERFLOW_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask RX FIFO overflow interrupt. </p>

</div>
</div>
<a id="ga316606419926dd69b198c7d32e27b2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316606419926dd69b198c7d32e27b2c1">&#9670;&nbsp;</a></span>IF8080_INT_TX_AUTO_DONE_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_TX_AUTO_DONE_MSK&#160;&#160;&#160;(IF8080_MASK_TX_AUTO_DONE_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask TX auto done interrupt. </p>

</div>
</div>
<a id="ga7f70a7d5fe3284a799fcda78fe7587f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f70a7d5fe3284a799fcda78fe7587f7">&#9670;&nbsp;</a></span>IF8080_INT_TF_EMPTY_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_TF_EMPTY_MSK&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_EMPTY_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask TX FIFO empty interrupt. </p>

</div>
</div>
<a id="ga3ede1ef73767525600621951e079b947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ede1ef73767525600621951e079b947">&#9670;&nbsp;</a></span>IF8080_INT_TF_OF_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_TF_OF_MSK&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_OVERFLOW_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask TX FIFO overflow interrupt. </p>

</div>
</div>
<a id="gab8a5d9394d33a104ac6cfd97345a3934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8a5d9394d33a104ac6cfd97345a3934">&#9670;&nbsp;</a></span>IF8080_INT_TF_LEVEL_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_TF_LEVEL_MSK&#160;&#160;&#160;(IF8080_MASK_TX_FIFO_THR_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask TX FIFO threshold interrupt. </p>

</div>
</div>
<a id="gad6d0140f403142df4da53b8dfd7605eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d0140f403142df4da53b8dfd7605eb">&#9670;&nbsp;</a></span>IS_IF8080_INT_MSK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_IF8080_INT_MSK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CONFIG</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7d052b4de37dccb0a4a375e7f959433c">IF8080_INT_VSYNC_MSK</a>)            || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga09235da0a7ab0b9b5ba2401b98685ab5">IF8080_INT_RX_AUTO_DONE_MSK</a>)     || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#gac764834f3955ddbffc907d399b519ad0">IF8080_INT_RF_OF_MSK</a>)            || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga316606419926dd69b198c7d32e27b2c1">IF8080_INT_TX_AUTO_DONE_MSK</a>)     || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7f70a7d5fe3284a799fcda78fe7587f7">IF8080_INT_TF_EMPTY_MSK</a>)         || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#ga3ede1ef73767525600621951e079b947">IF8080_INT_TF_OF_MSK</a>)            || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___mask___definition.html#gab8a5d9394d33a104ac6cfd97345a3934">IF8080_INT_TF_LEVEL_MSK</a>))</div><div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_gac764834f3955ddbffc907d399b519ad0"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#gac764834f3955ddbffc907d399b519ad0">IF8080_INT_RF_OF_MSK</a></div><div class="ttdeci">#define IF8080_INT_RF_OF_MSK</div><div class="ttdoc">Mask RX FIFO overflow interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:646</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_gab8a5d9394d33a104ac6cfd97345a3934"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#gab8a5d9394d33a104ac6cfd97345a3934">IF8080_INT_TF_LEVEL_MSK</a></div><div class="ttdeci">#define IF8080_INT_TF_LEVEL_MSK</div><div class="ttdoc">Mask TX FIFO threshold interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:650</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_ga09235da0a7ab0b9b5ba2401b98685ab5"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#ga09235da0a7ab0b9b5ba2401b98685ab5">IF8080_INT_RX_AUTO_DONE_MSK</a></div><div class="ttdeci">#define IF8080_INT_RX_AUTO_DONE_MSK</div><div class="ttdoc">Mask RX auto done interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:645</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_ga3ede1ef73767525600621951e079b947"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#ga3ede1ef73767525600621951e079b947">IF8080_INT_TF_OF_MSK</a></div><div class="ttdeci">#define IF8080_INT_TF_OF_MSK</div><div class="ttdoc">Mask TX FIFO overflow interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:649</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_ga7d052b4de37dccb0a4a375e7f959433c"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7d052b4de37dccb0a4a375e7f959433c">IF8080_INT_VSYNC_MSK</a></div><div class="ttdeci">#define IF8080_INT_VSYNC_MSK</div><div class="ttdoc">Mask Vsync trigger interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:644</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_ga7f70a7d5fe3284a799fcda78fe7587f7"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#ga7f70a7d5fe3284a799fcda78fe7587f7">IF8080_INT_TF_EMPTY_MSK</a></div><div class="ttdeci">#define IF8080_INT_TF_EMPTY_MSK</div><div class="ttdoc">Mask TX FIFO empty interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:648</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___mask___definition_html_ga316606419926dd69b198c7d32e27b2c1"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___mask___definition.html#ga316606419926dd69b198c7d32e27b2c1">IF8080_INT_TX_AUTO_DONE_MSK</a></div><div class="ttdeci">#define IF8080_INT_TX_AUTO_DONE_MSK</div><div class="ttdoc">Mask TX auto done interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:647</div></div>
</div><!-- fragment -->
<p>Check whether is the definition of IF8080 interrupt mask. </p>

</div>
</div>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
