<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: StaticInst Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>StaticInst Class Reference</h1><!-- doxytag: class="StaticInst" --><!-- doxytag: inherits="RefCounted" -->
<p>Base, ISA-independent static instruction class.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for StaticInst:</div>
<div class="dynsection">
 <div class="center">
  <img src="classStaticInst.gif" usemap="#StaticInst_map" alt=""/>
  <map id="StaticInst_map" name="StaticInst_map">
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="464,0,686,24"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmISA::ArmStaticInst" shape="rect" coords="0,112,222,136"/>
<area href="classPowerISA_1_1PowerStaticInst.html" alt="PowerISA::PowerStaticInst" shape="rect" coords="464,112,686,136"/>
<area href="classX86ISA_1_1X86StaticInst.html" alt="X86ISA::X86StaticInst" shape="rect" coords="928,112,1150,136"/>
<area href="classArmISA_1_1BranchEret64.html" alt="ArmISA::BranchEret64" shape="rect" coords="232,168,454,192"/>
<area href="classArmISA_1_1BranchImm64.html" alt="ArmISA::BranchImm64" shape="rect" coords="232,224,454,248"/>
<area href="classArmISA_1_1BranchImmImmReg64.html" alt="ArmISA::BranchImmImmReg64" shape="rect" coords="232,280,454,304"/>
<area href="classArmISA_1_1BranchImmReg64.html" alt="ArmISA::BranchImmReg64" shape="rect" coords="232,336,454,360"/>
<area href="classArmISA_1_1BranchReg64.html" alt="ArmISA::BranchReg64" shape="rect" coords="232,392,454,416"/>
<area href="classArmISA_1_1DataX1Reg2ImmOp.html" alt="ArmISA::DataX1Reg2ImmOp" shape="rect" coords="232,448,454,472"/>
<area href="classArmISA_1_1DataX1RegImmOp.html" alt="ArmISA::DataX1RegImmOp" shape="rect" coords="232,504,454,528"/>
<area href="classArmISA_1_1DataX1RegOp.html" alt="ArmISA::DataX1RegOp" shape="rect" coords="232,560,454,584"/>
<area href="classArmISA_1_1DataX2RegImmOp.html" alt="ArmISA::DataX2RegImmOp" shape="rect" coords="232,616,454,640"/>
<area href="classArmISA_1_1DataX2RegOp.html" alt="ArmISA::DataX2RegOp" shape="rect" coords="232,672,454,696"/>
<area href="classArmISA_1_1DataX3RegOp.html" alt="ArmISA::DataX3RegOp" shape="rect" coords="232,728,454,752"/>
<area href="classArmISA_1_1DataXCondCompImmOp.html" alt="ArmISA::DataXCondCompImmOp" shape="rect" coords="232,784,454,808"/>
<area href="classArmISA_1_1DataXCondCompRegOp.html" alt="ArmISA::DataXCondCompRegOp" shape="rect" coords="232,840,454,864"/>
<area href="classArmISA_1_1DataXCondSelOp.html" alt="ArmISA::DataXCondSelOp" shape="rect" coords="232,896,454,920"/>
<area href="classArmISA_1_1DataXERegOp.html" alt="ArmISA::DataXERegOp" shape="rect" coords="232,952,454,976"/>
<area href="classArmISA_1_1DataXImmOnlyOp.html" alt="ArmISA::DataXImmOnlyOp" shape="rect" coords="232,1008,454,1032"/>
<area href="classArmISA_1_1DataXImmOp.html" alt="ArmISA::DataXImmOp" shape="rect" coords="232,1064,454,1088"/>
<area href="classArmISA_1_1DataXSRegOp.html" alt="ArmISA::DataXSRegOp" shape="rect" coords="232,1120,454,1144"/>
<area href="classArmISA_1_1MicroOpX.html" alt="ArmISA::MicroOpX" shape="rect" coords="232,1176,454,1200"/>
<area href="classArmISA_1_1MightBeMicro64.html" alt="ArmISA::MightBeMicro64" shape="rect" coords="232,1232,454,1256"/>
<area href="classArmISA_1_1PredOp.html" alt="ArmISA::PredOp" shape="rect" coords="232,1288,454,1312"/>
<area href="classArmISA_1_1SysDC64.html" alt="ArmISA::SysDC64" shape="rect" coords="232,1344,454,1368"/>
<area href="classDecoderFaultInst.html" alt="DecoderFaultInst" shape="rect" coords="232,1400,454,1424"/>
<area href="classFailUnimplemented.html" alt="FailUnimplemented" shape="rect" coords="232,1456,454,1480"/>
<area href="classFlushPipeInst.html" alt="FlushPipeInst" shape="rect" coords="232,1512,454,1536"/>
<area href="classRegRegImmImmOp64.html" alt="RegRegImmImmOp64" shape="rect" coords="232,1568,454,1592"/>
<area href="classRegRegRegImmOp64.html" alt="RegRegRegImmOp64" shape="rect" coords="232,1624,454,1648"/>
<area href="classUnknownOp64.html" alt="UnknownOp64" shape="rect" coords="232,1680,454,1704"/>
<area href="classWarnUnimplemented.html" alt="WarnUnimplemented" shape="rect" coords="232,1736,454,1760"/>
<area href="classPowerISA_1_1CondLogicOp.html" alt="PowerISA::CondLogicOp" shape="rect" coords="696,168,918,192"/>
<area href="classPowerISA_1_1CondMoveOp.html" alt="PowerISA::CondMoveOp" shape="rect" coords="696,224,918,248"/>
<area href="classPowerISA_1_1FloatOp.html" alt="PowerISA::FloatOp" shape="rect" coords="696,280,918,304"/>
<area href="classPowerISA_1_1IntOp.html" alt="PowerISA::IntOp" shape="rect" coords="696,336,918,360"/>
<area href="classPowerISA_1_1MemOp.html" alt="PowerISA::MemOp" shape="rect" coords="696,392,918,416"/>
<area href="classPowerISA_1_1MiscOp.html" alt="PowerISA::MiscOp" shape="rect" coords="696,448,918,472"/>
<area href="classPowerISA_1_1PCDependentDisassembly.html" alt="PowerISA::PCDependentDisassembly" shape="rect" coords="696,504,918,528"/>
<area href="classX86ISA_1_1MacroopBase.html" alt="X86ISA::MacroopBase" shape="rect" coords="1160,168,1382,192"/>
<area href="classX86ISA_1_1X86MicroopBase.html" alt="X86ISA::X86MicroopBase" shape="rect" coords="1160,224,1382,248"/>
</map>
 </div>
</div>

<p><a href="classStaticInst-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classStaticInst.html#aa0f5e760da2e765e1657ee414cf45d1eaf2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a> =  TheISA::MaxInstSrcRegs, 
<a class="el" href="classStaticInst.html#aa0f5e760da2e765e1657ee414cf45d1ea266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a> =  TheISA::MaxInstDestRegs
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Binary extended machine instruction type.  <a href="#a4ce6d46a678e2cb90b5baf6fd09028e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Logical register index type.  <a href="#af7f8d4b3aadeca6c03caeb7537aa68ec"></a><br/></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab31d47e4c9de3b1760eabd71dae69442">numCCDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of coprocesor destination regs.  <a href="#ab31d47e4c9de3b1760eabd71dae69442"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a> (<a class="el" href="classFlags.html">Flags</a> f)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">OpClass&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891">opClass</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operation class. Used to select appropriate function unit in issue.  <a href="#a07b5fab78aa90e70a66bab9c3619d891"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903">destRegIdx</a> (int i) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th destination reg.  <a href="#ad5a7482935794f7140ab566d4bc36903"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5">srcRegIdx</a> (int i) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th source reg.  <a href="#ae151ec23f46a8c2dba01f533d24abbf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4477cbc82b18794a265012901d6fba19">eaCompInst</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory references only: returns "fake" instruction representing the effective address part of the memory operation.  <a href="#a4477cbc82b18794a265012901d6fba19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a159f0b0ccbc6ac54e2d83fc00a75e3b6">memAccInst</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory references only: returns "fake" instruction representing the memory access part of the memory operation.  <a href="#a159f0b0ccbc6ac54e2d83fc00a75e3b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a33112417791c600769838cf2beccb2dc">~StaticInst</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#af567ccd83444ee6970398573aedd6319">eaComp</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8aabe67402a5f28eee77f6f62cf60059">initiateAcc</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5c2281d55cc4cc9cf60490e583192f48">completeAcc</a> (<a class="el" href="classPacket.html">Packet</a> *pkt, <a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a> (TheISA::PCState &amp;pcState) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa794c2d79fce471834547346ff425376">fetchMicroop</a> (<a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the microop that goes with a particular micropc.  <a href="#aa794c2d79fce471834547346ff425376"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a388a3716b7d920cde232d709d9ffa283">branchTarget</a> (const TheISA::PCState &amp;pc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the target address for a PC-relative branch.  <a href="#a388a3716b7d920cde232d709d9ffa283"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab3824aa9761a9fb934855436f0f94d36">branchTarget</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the target address for an indirect branch (jump).  <a href="#ab3824aa9761a9fb934855436f0f94d36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aef06aac9388394b487d8b71ff4c1de4f">hasBranchTarget</a> (const TheISA::PCState &amp;pc, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, TheISA::PCState &amp;tgt) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return true if the instruction is a control transfer, and if so, return the target address as well.  <a href="#aef06aac9388394b487d8b71ff4c1de4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual const std::string &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7">disassemble</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab=0) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return string representation of disassembled instruction.  <a href="#ac007e12af779b700b2909b6d377a7df7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a91d7b5a45d46167b340939a394538c41">printFlags</a> (std::ostream &amp;outs, const std::string &amp;separator) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print a separator separated list of this instruction's set flag names on the given stream.  <a href="#a91d7b5a45d46167b340939a394538c41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">getName</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return name of machine instruction.  <a href="#a31d9a6bf6e8f9d6d1000bce82d28d8ca"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register information.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp94a7efef3e08518a5eecac7cdd492527"></a>The sum of <a class="el" href="classStaticInst.html#a28752f976672fffa7ac9655b91e5fd4d" title="Number of floating-point destination regs.">numFPDestRegs()</a> and <a class="el" href="classStaticInst.html#ad3f8e3af2e3cade4176412b36e612c3b" title="Number of integer destination regs.">numIntDestRegs()</a> equals <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>.</p>
<p>The former two functions are used to track physical register usage for machines with separate int &amp; FP reg files. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179">numSrcRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of source registers.  <a href="#aa86f1bc6ab4060b361ec0e2d97b19179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2">numDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of destination registers.  <a href="#aa56148d46743d22fb2e2f76d13aaf2e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a28752f976672fffa7ac9655b91e5fd4d">numFPDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of floating-point destination regs.  <a href="#a28752f976672fffa7ac9655b91e5fd4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad3f8e3af2e3cade4176412b36e612c3b">numIntDestRegs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of integer destination regs.  <a href="#ad3f8e3af2e3cade4176412b36e612c3b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Flag accessors.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpce983375433c37c7bd0600df2f4d8060"></a>These functions are used to access the values of the various instruction property flags.</p>
<p>See StaticInst::Flags for descriptions of the individual flags. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3ccaaf11f1ae4064c2b32cdc5576adf0">isNop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8b8f673e522a55fd61463ae4a51317f1">isMemRef</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a368dc2b53755761b31e165adf06653be">isLoad</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a515edce1d371137008db42d312098243">isStore</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9247f38ab19b19f392e80ce3b656ed02">isStoreConditional</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4b089c88cc433a4b430ffd1cd394a649">isInstPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a76ee304d3cfdbde7d7082307664afb2c">isDataPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a44dfc5b06112d8ff5afddc8d0dfc3b3c">isPrefetch</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad54cf1c3ef1d98ff5e7253a0a082f8e9">isInteger</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a870475376f5415322a3096cd36b1c5eb">isFloating</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a08c8d395588b219d77ff34986837449a">isCC</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9315e87747ee094167ade8f23fe884cf">isControl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aae300380376c83a02662db8c45f1a368">isCall</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4dbc9c07b4371686a07c2fab9158c135">isReturn</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#abcc9096fb2bd8e90e39547da7281ceb3">isDirectCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5c570848f31cde4058a075c432fa78b9">isIndirectCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad4a9ec0d1bb8bef3127223eee1c34233">isCondCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0d0f6e5be4759c5ec78c00ebb1755632">isUncondCtrl</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad73dc6224d0466dc0e7bf0b737da12b">isCondDelaySlot</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aedd4c364dd929cefc3b9d9327c0c333f">isThreadSync</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad66558e97dc948f31dd40763805930fa">isSerializing</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa7c12130cb1e793e8534879687c56fcf">isSerializeBefore</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2a2d9fb928dc60dd7de2b8fabb337f73">isSerializeAfter</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4f0db705bd5c539a56e02e5761cdde59">isSquashAfter</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab47592390d3a3268262c3d5063e1b82d">isMemBarrier</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aff5c5113d2852d48c7dfcb0aac899461">isWriteBarrier</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acdf4c87ed9b015ed4c48affd884943e1">isNonSpeculative</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a37d496999abcf6da9aa777b3bfb342df">isQuiesce</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#abaa7eb97f4db936b177d5de12364c966">isIprAccess</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0f4263a266ea4771bd231a65c1ddcd35">isUnverifiable</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9061ffcaafbc4b5fdf4bd36ae0eb2136">isSyscall</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a28e89372ba1db2fb29762cbf0de4abf9">isMacroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad969d5dba980614a198dc8231b74563">isMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4c0fe7bf0c3f238110448130d090601d">isDelayedCommit</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7dbb1af3452f798fd0d76a2573e834ba">isLastMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad0f1abf2d754c27861f41b4643807a45">isFirstMicroop</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ff5b95bc1d2028a52ccce0fc4ef8516">isMicroBranch</a> () const </td></tr>
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The binary machine instruction.  <a href="#ad2f509501cc362e01bc189bc49566761"></a><br/></td></tr>
<tr><td colspan="2"><h2>Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">nullStaticInstPtr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to a statically allocated "null" instruction object.  <a href="#a72613b9d07ecd43566ff4fac109ac689"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">generateDisassembly</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const =0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal function to generate disassembly string.  <a href="#ac88d9c88446d669400d18194c4e478ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst</a> (const char *_mnemonic, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructor.  <a href="#a6e2778e53941fac85b1be9fb0f7bd039"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::bitset&lt; Num_Flags &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag values for this instruction.  <a href="#ae197596583d99170e6823390a040ab47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">OpClass&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">_opClass</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891" title="Operation class. Used to select appropriate function unit in issue.">opClass()</a>.  <a href="#a5b3d218154ac8432e087a02e687578aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">_numSrcRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>.  <a href="#a9ecdfbe614b5f39b326d532479763067"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">_numDestRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>.  <a href="#aad50b63f8c39d57409b16d7d4dd8ff0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a53dd22dbdc0168e4637b942c74a39e2f">_destRegIdx</a> [MaxInstDestRegs]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&#39;th destination reg.">destRegIdx()</a>.  <a href="#a53dd22dbdc0168e4637b942c74a39e2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a56c1912f4f5d885251b4f99a6ffbc1cd">_srcRegIdx</a> [MaxInstSrcRegs]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&#39;th source reg.">srcRegIdx()</a>.  <a href="#a56c1912f4f5d885251b4f99a6ffbc1cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base mnemonic (e.g., "add").  <a href="#ad25adcfdbeb3d5c0686e7bf5445a8113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">cachedDisassembly</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7" title="Return string representation of disassembled instruction.">disassemble()</a>).  <a href="#ae6ab9f9451388a0845d467d21ebf1ff7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">_numFPDestRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following are used to track physical register usage for machines with separate int &amp; FP reg files.  <a href="#a7a9b558bd6990ad99f1e8f86d383304e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">_numIntDestRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac1f43eb036486f160fd8fcc62bfae9fa">_numCCDestRegs</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Base, ISA-independent static instruction class. </p>
<p>The main component of this class is the vector of flags and the associated methods for reading them. Any object that can rely solely on these flags can process instructions without being recompiled for multiple ISAs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00068">68</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a4ce6d46a678e2cb90b5baf6fd09028e3"></a><!-- doxytag: member="StaticInst::ExtMachInst" ref="a4ce6d46a678e2cb90b5baf6fd09028e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::ExtMachInst <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Binary extended machine instruction type. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00072">72</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af7f8d4b3aadeca6c03caeb7537aa68ec"></a><!-- doxytag: member="StaticInst::RegIndex" ref="af7f8d4b3aadeca6c03caeb7537aa68ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::RegIndex <a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">StaticInst::RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Logical register index type. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00074">74</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="aa0f5e760da2e765e1657ee414cf45d1e"></a><!-- doxytag: member="StaticInst::@33" ref="aa0f5e760da2e765e1657ee414cf45d1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa0f5e760da2e765e1657ee414cf45d1eaf2d9ecd405e26b246e37ca82fcd8c3f2"></a><!-- doxytag: member="MaxInstSrcRegs" ref="aa0f5e760da2e765e1657ee414cf45d1eaf2d9ecd405e26b246e37ca82fcd8c3f2" args="" -->MaxInstSrcRegs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa0f5e760da2e765e1657ee414cf45d1ea266c08853dc10d16134b9f9f54d1226f"></a><!-- doxytag: member="MaxInstDestRegs" ref="aa0f5e760da2e765e1657ee414cf45d1ea266c08853dc10d16134b9f9f54d1226f" args="" -->MaxInstDestRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00076">76</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6e2778e53941fac85b1be9fb0f7bd039"></a><!-- doxytag: member="StaticInst::StaticInst" ref="a6e2778e53941fac85b1be9fb0f7bd039" args="(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::StaticInst </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>_mnemonic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>_machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Constructor. </p>
<p>It's important to initialize everything here to a sane default, since the decoder generally only overrides the fields that are meaningful for the particular instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00252">252</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a33112417791c600769838cf2beccb2dc"></a><!-- doxytag: member="StaticInst::~StaticInst" ref="a33112417791c600769838cf2beccb2dc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::~StaticInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00041">41</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00239">cachedDisassembly</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ad9b6b1d5baf970022cc111373e22923d"></a><!-- doxytag: member="StaticInst::advancePC" ref="ad9b6b1d5baf970022cc111373e22923d" args="(TheISA::PCState &amp;pcState) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void StaticInst::advancePC </td>
          <td>(</td>
          <td class="paramtype">TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pcState</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3824aa9761a9fb934855436f0f94d36"></a><!-- doxytag: member="StaticInst::branchTarget" ref="ab3824aa9761a9fb934855436f0f94d36" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the target address for an indirect branch (jump). </p>
<p>The register value is read from the supplied thread context, so the result is valid only if the thread context is about to execute the branch in question. Invalid if not an indirect branch (i.e. <a class="el" href="classStaticInst.html#a5c570848f31cde4058a075c432fa78b9">isIndirectCtrl()</a> should be true). </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1BranchRegCond.html#a5caddfd183f12539137cb35964bb4a51">PowerISA::BranchRegCond</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00080">80</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a388a3716b7d920cde232d709d9ffa283"></a><!-- doxytag: member="StaticInst::branchTarget" ref="a388a3716b7d920cde232d709d9ffa283" args="(const TheISA::PCState &amp;pc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the target address for a PC-relative branch. </p>
<p>Invalid if not a PC-relative branch (i.e. <a class="el" href="classStaticInst.html#abcc9096fb2bd8e90e39547da7281ceb3">isDirectCtrl()</a> should be true). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00072">72</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2281d55cc4cc9cf60490e583192f48"></a><!-- doxytag: member="StaticInst::completeAcc" ref="a5c2281d55cc4cc9cf60490e583192f48" args="(Packet *pkt, ExecContext *xc, Trace::InstRecord *traceData) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::completeAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td>
          <td class="paramname"> <em>traceData</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00275">275</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="ad5a7482935794f7140ab566d4bc36903"></a><!-- doxytag: member="StaticInst::destRegIdx" ref="ad5a7482935794f7140ab566d4bc36903" args="(int i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> StaticInst::destRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>i</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return logical index (architectural reg num) of i'th destination reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>-1 are valid. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">188</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">_destRegIdx</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00276">Minor::ExecContext::setCCRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00263">CheckerCPU::setCCRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00349">BaseSimpleCPU::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00150">Minor::ExecContext::setFloatRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00248">CheckerCPU::setFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00334">BaseSimpleCPU::setFloatRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00158">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00255">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00341">BaseSimpleCPU::setFloatRegOperandBits()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00144">Minor::ExecContext::setIntRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00242">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00328">BaseSimpleCPU::setIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00183">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00215">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00318">CheckerCPU::setMiscRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00394">BaseSimpleCPU::setMiscRegOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="ac007e12af779b700b2909b6d377a7df7"></a><!-- doxytag: member="StaticInst::disassemble" ref="ac007e12af779b700b2909b6d377a7df7" args="(Addr pc, const SymbolTable *symtab=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const string &amp; StaticInst::disassemble </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return string representation of disassembled instruction. </p>
<p>The default version of this function will call the internal virtual <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string.">generateDisassembly()</a> function to get the string, then cache it in <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()).">cachedDisassembly</a>. If the disassembly should not be cached, this function should be overridden directly. </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1PCDependentDisassembly.html#a7d8214029b42a2ab152724298f3f7918">PowerISA::PCDependentDisassembly</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">88</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00239">cachedDisassembly</a>, and <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="af567ccd83444ee6970398573aedd6319"></a><!-- doxytag: member="StaticInst::eaComp" ref="af567ccd83444ee6970398573aedd6319" args="(ExecContext *xc, Trace::InstRecord *traceData) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::eaComp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td>
          <td class="paramname"> <em>traceData</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00263">263</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a4477cbc82b18794a265012901d6fba19"></a><!-- doxytag: member="StaticInst::eaCompInst" ref="a4477cbc82b18794a265012901d6fba19" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&amp; StaticInst::eaCompInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory references only: returns "fake" instruction representing the effective address part of the memory operation. </p>
<p>Used to obtain the dependence info (numSrcRegs and srcRegIdx[]) for just the EA computation. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00206">206</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00197">nullStaticInstPtr</a>.</p>

</div>
</div>
<a class="anchor" id="ac41fde2ce1e9bbfde070437faf057af8"></a><!-- doxytag: member="StaticInst::execute" ref="ac41fde2ce1e9bbfde070437faf057af8" args="(ExecContext *xc, Trace::InstRecord *traceData) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::execute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td>
          <td class="paramname"> <em>traceData</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classDecoderFaultInst.html#a1981da56349177b446f4ccbaf2d80801">DecoderFaultInst</a>, <a class="el" href="classFailUnimplemented.html#a2b987b8c9b2a4e0dcd700981a01c3246">FailUnimplemented</a>, <a class="el" href="classWarnUnimplemented.html#ab17cf5997a8c0ce6d8ec82dc3183c3f5">WarnUnimplemented</a>, and <a class="el" href="classFlushPipeInst.html#a68bb8144dea2644b674debbb7eb0d547">FlushPipeInst</a>.</p>

</div>
</div>
<a class="anchor" id="aa794c2d79fce471834547346ff425376"></a><!-- doxytag: member="StaticInst::fetchMicroop" ref="aa794c2d79fce471834547346ff425376" args="(MicroPC upc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> StaticInst::fetchMicroop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td>
          <td class="paramname"> <em>upc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the microop that goes with a particular micropc. </p>
<p>This should only be defined/used in macroops which will contain microops </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1RfeOp.html#acb7fe50c32a12cc238359829e718b6e0">ArmISA::RfeOp</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a4523edc78dc8a05417e8605ac437d8a4">ArmISA::SrsOp</a>, <a class="el" href="classArmISA_1_1Memory.html#a4ff0f5decfd469e467b12fac9ecab762">ArmISA::Memory</a>, <a class="el" href="classArmISA_1_1Memory64.html#a4f18c132db41089c336ec151ad4ebffd">ArmISA::Memory64</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a1b32e80c77f165bd29c5bbd3b15867a4">ArmISA::PredMacroOp</a>, and <a class="el" href="classX86ISA_1_1MacroopBase.html#a284e3a67788712e120b06fd9663f060c">X86ISA::MacroopBase</a>.</p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00065">65</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="ac88d9c88446d669400d18194c4e478ce"></a><!-- doxytag: member="StaticInst::generateDisassembly" ref="ac88d9c88446d669400d18194c4e478ce" args="(Addr pc, const SymbolTable *symtab) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string StaticInst::generateDisassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal function to generate disassembly string. </p>

<p>Implemented in <a class="el" href="classArmISA_1_1BranchImm64.html#adf25dc216e64fe7d26488d8b71449276">ArmISA::BranchImm64</a>, <a class="el" href="classArmISA_1_1BranchImmCond64.html#a4c9df4c7cce2c61b525c4be458fcbb83">ArmISA::BranchImmCond64</a>, <a class="el" href="classArmISA_1_1BranchReg64.html#a3acaa09785d1775187730ac0d66d0bf5">ArmISA::BranchReg64</a>, <a class="el" href="classArmISA_1_1BranchRet64.html#aee77d9c9bb7957d9ebb24a05ad4aaea6">ArmISA::BranchRet64</a>, <a class="el" href="classArmISA_1_1BranchEret64.html#a6898b82cb3631b52fceb1ca6472a76cc">ArmISA::BranchEret64</a>, <a class="el" href="classArmISA_1_1BranchImmReg64.html#ac7055ea7e0736117f330f75c0dd549b0">ArmISA::BranchImmReg64</a>, <a class="el" href="classArmISA_1_1BranchImmImmReg64.html#acfbc944f3e2306cf70ff938c71649336">ArmISA::BranchImmImmReg64</a>, <a class="el" href="classArmISA_1_1DataXImmOp.html#ac5a22ec7fc074c8193ffc27ffb559b5d">ArmISA::DataXImmOp</a>, <a class="el" href="classArmISA_1_1DataXImmOnlyOp.html#a8d99f8a9e835945bb32986600cb0f7b6">ArmISA::DataXImmOnlyOp</a>, <a class="el" href="classArmISA_1_1DataXSRegOp.html#a178ba31207413b07ea05d8dff34a27f5">ArmISA::DataXSRegOp</a>, <a class="el" href="classArmISA_1_1DataXERegOp.html#a46600bf93f171aee7b4049795e615792">ArmISA::DataXERegOp</a>, <a class="el" href="classArmISA_1_1DataX1RegOp.html#a24bd31c0682c0745df127002dce8261d">ArmISA::DataX1RegOp</a>, <a class="el" href="classArmISA_1_1DataX1RegImmOp.html#ab23014a1a712c9215cdc0cc560540355">ArmISA::DataX1RegImmOp</a>, <a class="el" href="classArmISA_1_1DataX1Reg2ImmOp.html#a8eeec1a204e96782791238fb5d83ff62">ArmISA::DataX1Reg2ImmOp</a>, <a class="el" href="classArmISA_1_1DataX2RegOp.html#a281fe0eb16c6f4a565cc77b25276bb02">ArmISA::DataX2RegOp</a>, <a class="el" href="classArmISA_1_1DataX2RegImmOp.html#a20e889a97b6284de8c5fe324a507147c">ArmISA::DataX2RegImmOp</a>, <a class="el" href="classArmISA_1_1DataX3RegOp.html#a6d07eb34dd2fd0c4c725b142f7e7da13">ArmISA::DataX3RegOp</a>, <a class="el" href="classArmISA_1_1DataXCondCompImmOp.html#ae9353c1fe4c08ad67acce7ceeb7149d1">ArmISA::DataXCondCompImmOp</a>, <a class="el" href="classArmISA_1_1DataXCondCompRegOp.html#a918f57dfc43acbeb2566d0d9610650c9">ArmISA::DataXCondCompRegOp</a>, <a class="el" href="classArmISA_1_1DataXCondSelOp.html#a3cbfa2e0fd99c6f47677c95e9358c02f">ArmISA::DataXCondSelOp</a>, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1">ArmISA::MicroSetPCCPSR</a>, <a class="el" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db">ArmISA::MicroIntMov</a>, <a class="el" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86">ArmISA::MicroIntImmOp</a>, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#aa29ac26eab26a0df694b8c7df4acdfa4">ArmISA::MicroIntImmXOp</a>, <a class="el" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71">ArmISA::MicroIntOp</a>, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#ab578fa9a07434a1ba820dba976571739">ArmISA::MicroIntRegXOp</a>, <a class="el" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18">ArmISA::MicroMemOp</a>, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aae6fd2b4898689980fa5a86ee3842336">ArmISA::MicroMemPairOp</a>, <a class="el" href="classArmISA_1_1Swap.html#a9001bd788eb83f87649995fcc63c98ba">ArmISA::Swap</a>, <a class="el" href="classArmISA_1_1RfeOp.html#a81a1ad7d2f64607713d877aa727d6e74">ArmISA::RfeOp</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a3e2b7589cd89fca80c353700382995d0">ArmISA::SrsOp</a>, <a class="el" href="classArmISA_1_1SysDC64.html#af10c159a3f0b006330671c6a333d17af">ArmISA::SysDC64</a>, <a class="el" href="classArmISA_1_1MemoryImm64.html#a965f75083c163a10f6dc9ec560f8c664">ArmISA::MemoryImm64</a>, <a class="el" href="classArmISA_1_1MemoryDImm64.html#acb05dad2abd36358d55403e508168bbc">ArmISA::MemoryDImm64</a>, <a class="el" href="classArmISA_1_1MemoryDImmEx64.html#a352d1ede66b55a28a4263c2889b63a70">ArmISA::MemoryDImmEx64</a>, <a class="el" href="classArmISA_1_1MemoryPreIndex64.html#a31df0ca83335061d819445412b6d40f6">ArmISA::MemoryPreIndex64</a>, <a class="el" href="classArmISA_1_1MemoryPostIndex64.html#a57ce49200cbc6fa109ba319481fa350e">ArmISA::MemoryPostIndex64</a>, <a class="el" href="classArmISA_1_1MemoryReg64.html#a0a23b22df85110f0711f938df61794a9">ArmISA::MemoryReg64</a>, <a class="el" href="classArmISA_1_1MemoryRaw64.html#a6142b23d67d5d5e2e446d14c883cd1c2">ArmISA::MemoryRaw64</a>, <a class="el" href="classArmISA_1_1MemoryEx64.html#acab11d092fa03a24a0b20c3b9eb2d79f">ArmISA::MemoryEx64</a>, <a class="el" href="classArmISA_1_1MemoryLiteral64.html#a528b556c42e7c0e01e1f33d2bd9e6310">ArmISA::MemoryLiteral64</a>, <a class="el" href="classMrsOp.html#a778169a1d65b516644d7fb84b5820e91">MrsOp</a>, <a class="el" href="classMsrImmOp.html#a626843ccfa23a9079db5e76b5548a2de">MsrImmOp</a>, <a class="el" href="classMsrRegOp.html#a17d072b23756504ce718752378482707">MsrRegOp</a>, <a class="el" href="classMrrcOp.html#ad71224183dc152e4f549ff9ec2db02ad">MrrcOp</a>, <a class="el" href="classMcrrOp.html#aaf7b41f2b78c807468cb873a8368c298">McrrOp</a>, <a class="el" href="classImmOp.html#ac46dcf3ca3fa405e535efc208d0b8ace">ImmOp</a>, <a class="el" href="classRegImmOp.html#af92f463f9c83f677c845da86ff433179">RegImmOp</a>, <a class="el" href="classRegRegOp.html#aec17c61a20fcef9a4e9602aaaa3a2787">RegRegOp</a>, <a class="el" href="classRegImmRegOp.html#abaf8752bd06d7ae0cda4c2af1e52823e">RegImmRegOp</a>, <a class="el" href="classRegRegRegImmOp.html#a50f7125f9fa85125510fe24b47d015d1">RegRegRegImmOp</a>, <a class="el" href="classRegRegRegRegOp.html#a71b66b705ba27aee331b58f1e1d5437a">RegRegRegRegOp</a>, <a class="el" href="classRegRegRegOp.html#ad1fabd5ff86e88065351627f25c6929a">RegRegRegOp</a>, <a class="el" href="classRegRegImmOp.html#abe4067bbd9dd5cc805c32622c66bf461">RegRegImmOp</a>, <a class="el" href="classMiscRegRegImmOp.html#ac9621cc34474a168126b6a08ae9f1e28">MiscRegRegImmOp</a>, <a class="el" href="classRegMiscRegImmOp.html#a47fa2eaa0b5b9712d13861c62ee2af0b">RegMiscRegImmOp</a>, <a class="el" href="classRegImmImmOp.html#afdc372283c2cd953e4d52aada51f8e72">RegImmImmOp</a>, <a class="el" href="classRegRegImmImmOp.html#a06ec30f88dabde6bb25d407c48a7a97c">RegRegImmImmOp</a>, <a class="el" href="classRegImmRegShiftOp.html#a6b30d3720794557944ae75be76bac368">RegImmRegShiftOp</a>, <a class="el" href="classUnknownOp.html#a8014ba4918cb1f987422da56990b5569">UnknownOp</a>, <a class="el" href="classRegRegImmImmOp64.html#acccf5ae8e10cf4dcf4372a31077eb9fb">RegRegImmImmOp64</a>, <a class="el" href="classRegRegRegImmOp64.html#a0a7b26797fe70b458abe1dea923ef675">RegRegRegImmOp64</a>, <a class="el" href="classUnknownOp64.html#a174e9e904199c17ecff14816a6f7cd4a">UnknownOp64</a>, <a class="el" href="classArmISA_1_1PredImmOp.html#a058e5c438796f864080d316b30b29334">ArmISA::PredImmOp</a>, <a class="el" href="classArmISA_1_1PredIntOp.html#a2b0f3857a984419d9bfeb45e3bec8508">ArmISA::PredIntOp</a>, <a class="el" href="classArmISA_1_1DataImmOp.html#a30bb31d9bf1197d9afa02dd80c64fd91">ArmISA::DataImmOp</a>, <a class="el" href="classArmISA_1_1DataRegOp.html#a03e76f7f174c39b989b68ca291acfddb">ArmISA::DataRegOp</a>, <a class="el" href="classArmISA_1_1DataRegRegOp.html#ababedde107728bc0d284faa88e8465ee">ArmISA::DataRegRegOp</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a6489bdf839f3db8b4adeb896dbc30384">ArmISA::PredMacroOp</a>, <a class="el" href="classDecoderFaultInst.html#ac2d80dfbf442ca6f8e3b1cafa75c2ba3">DecoderFaultInst</a>, <a class="el" href="classFailUnimplemented.html#a91698960232d52e160ac76af1dd93f8b">FailUnimplemented</a>, <a class="el" href="classWarnUnimplemented.html#acaaf624d8758040863b036346b65a6c1">WarnUnimplemented</a>, <a class="el" href="classFlushPipeInst.html#a633cf9625c92e03c7a9a9f009b40d59a">FlushPipeInst</a>, <a class="el" href="classArmISA_1_1ArmStaticInst.html#a5b3b2a37d2ebc3034b7bc5dc95e8005b">ArmISA::ArmStaticInst</a>, <a class="el" href="classArmISA_1_1FpCondCompRegOp.html#aede9ccc4af529afa1bbc8d9cae8286a9">ArmISA::FpCondCompRegOp</a>, <a class="el" href="classArmISA_1_1FpCondSelOp.html#a26e761ba5ba722f21409ae0558c9bdbf">ArmISA::FpCondSelOp</a>, <a class="el" href="classArmISA_1_1FpRegRegOp.html#a001f541f469689111e82aa6dca93f6fe">ArmISA::FpRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegImmOp.html#ac93e561a9682b1a36e12f9cbfbc20457">ArmISA::FpRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegImmOp.html#a95b6e4cc8893ff9da363fe8ac624eda2">ArmISA::FpRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegOp.html#a335ce2cf17d732488ee6881d1087018f">ArmISA::FpRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html#a7876d5832111a8f8d606f2b7ef4de2f7">ArmISA::FpRegRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html#af05e2419fa7888ad3ff0b1edbe55a8f8">ArmISA::FpRegRegRegImmOp</a>, <a class="el" href="classPowerISA_1_1BranchPCRel.html#af43674e17acda069693e0d109dc09f21">PowerISA::BranchPCRel</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRel.html#a41f86ae0595ff6b8b7c1d7d73ff8ac8d">PowerISA::BranchNonPCRel</a>, <a class="el" href="classPowerISA_1_1BranchPCRelCond.html#adb1b13b383da153d41261dc2e789691c">PowerISA::BranchPCRelCond</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRelCond.html#a85570d20897146d59edeb5e1534e8099">PowerISA::BranchNonPCRelCond</a>, <a class="el" href="classPowerISA_1_1BranchRegCond.html#aff93865f14b1b8ac16ff075fa44006ef">PowerISA::BranchRegCond</a>, <a class="el" href="classPowerISA_1_1CondLogicOp.html#a546f2081352c617e83e2640d90cf1714">PowerISA::CondLogicOp</a>, <a class="el" href="classPowerISA_1_1CondMoveOp.html#ade3ea09a13f5deff3e6c553b3286cb68">PowerISA::CondMoveOp</a>, <a class="el" href="classPowerISA_1_1FloatOp.html#a7111e3977ff93e2d21d2ab691906e367">PowerISA::FloatOp</a>, <a class="el" href="classPowerISA_1_1IntOp.html#a51fda01122921592622b45ab23525751">PowerISA::IntOp</a>, <a class="el" href="classPowerISA_1_1IntImmOp.html#ab3d7a661633fc36d1ea9d9c7af8afc7d">PowerISA::IntImmOp</a>, <a class="el" href="classPowerISA_1_1IntShiftOp.html#ac0b172802a9780cb4e1fbd1b904ca1f7">PowerISA::IntShiftOp</a>, <a class="el" href="classPowerISA_1_1IntRotateOp.html#a217ce1051a2cb9bef42152b71df32728">PowerISA::IntRotateOp</a>, <a class="el" href="classPowerISA_1_1MemOp.html#aac1f5f95095699624c8a6211d643749b">PowerISA::MemOp</a>, <a class="el" href="classPowerISA_1_1MemDispOp.html#a748141f6c2d2abdd6fd0603f1eced805">PowerISA::MemDispOp</a>, <a class="el" href="classPowerISA_1_1MiscOp.html#ab368137533b53349307d233e0283e1be">PowerISA::MiscOp</a>, <a class="el" href="classPowerISA_1_1PowerStaticInst.html#a783ea7da27167438bdef562295193b0e">PowerISA::PowerStaticInst</a>, <a class="el" href="classX86ISA_1_1MacroopBase.html#ac4b79f208feaec72d0606ab3a24be225">X86ISA::MacroopBase</a>, <a class="el" href="classX86ISA_1_1FpOp.html#af857d25ea933851af068f63c1b1bb0af">X86ISA::FpOp</a>, <a class="el" href="classX86ISA_1_1LdStOp.html#a6a519609fd9fd6ca46076fb257f53129">X86ISA::LdStOp</a>, <a class="el" href="classX86ISA_1_1MediaOpReg.html#a1c12e47dda795b3654107db23cb0d15e">X86ISA::MediaOpReg</a>, <a class="el" href="classX86ISA_1_1MediaOpImm.html#a1ce16c811f4da63695dd35ef55097c4e">X86ISA::MediaOpImm</a>, <a class="el" href="classX86ISA_1_1X86MicroopBase.html#ab9c155bac5053d29ae341f433185ecf2">X86ISA::X86MicroopBase</a>, <a class="el" href="classX86ISA_1_1RegOp.html#aa203adb41a52c8668d754a02692ff96e">X86ISA::RegOp</a>, <a class="el" href="classX86ISA_1_1RegOpImm.html#a84eea2f2e2a064fbcd7b0961356168b8">X86ISA::RegOpImm</a>, and <a class="el" href="classX86ISA_1_1X86StaticInst.html#abc18bf13e78b4c5b3304dd3b203dc49f">X86ISA::X86StaticInst</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">disassemble()</a>.</p>

</div>
</div>
<a class="anchor" id="a31d9a6bf6e8f9d6d1000bce82d28d8ca"></a><!-- doxytag: member="StaticInst::getName" ref="a31d9a6bf6e8f9d6d1000bce82d28d8ca" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string StaticInst::getName </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return name of machine instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00329">329</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">mnemonic</a>.</p>

</div>
</div>
<a class="anchor" id="aef06aac9388394b487d8b71ff4c1de4f"></a><!-- doxytag: member="StaticInst::hasBranchTarget" ref="aef06aac9388394b487d8b71ff4c1de4f" args="(const TheISA::PCState &amp;pc, ThreadContext *tc, TheISA::PCState &amp;tgt) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::hasBranchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>tgt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the instruction is a control transfer, and if so, return the target address as well. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">48</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8cc_source.html#l00072">branchTarget()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00148">isDirectCtrl()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00149">isIndirectCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a8aabe67402a5f28eee77f6f62cf60059"></a><!-- doxytag: member="StaticInst::initiateAcc" ref="a8aabe67402a5f28eee77f6f62cf60059" args="(ExecContext *xc, Trace::InstRecord *traceData) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::initiateAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td>
          <td class="paramname"> <em>traceData</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00269">269</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="aae300380376c83a02662db8c45f1a368"></a><!-- doxytag: member="StaticInst::isCall" ref="aae300380376c83a02662db8c45f1a368" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCall </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00146">146</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a08c8d395588b219d77ff34986837449a"></a><!-- doxytag: member="StaticInst::isCC" ref="a08c8d395588b219d77ff34986837449a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00143">143</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ad4a9ec0d1bb8bef3127223eee1c34233"></a><!-- doxytag: member="StaticInst::isCondCtrl" ref="ad4a9ec0d1bb8bef3127223eee1c34233" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00150">150</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aad73dc6224d0466dc0e7bf0b737da12b"></a><!-- doxytag: member="StaticInst::isCondDelaySlot" ref="aad73dc6224d0466dc0e7bf0b737da12b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondDelaySlot </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00152">152</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9315e87747ee094167ade8f23fe884cf"></a><!-- doxytag: member="StaticInst::isControl" ref="a9315e87747ee094167ade8f23fe884cf" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isControl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00145">145</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a76ee304d3cfdbde7d7082307664afb2c"></a><!-- doxytag: member="StaticInst::isDataPrefetch" ref="a76ee304d3cfdbde7d7082307664afb2c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDataPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00137">137</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00138">isPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c0fe7bf0c3f238110448130d090601d"></a><!-- doxytag: member="StaticInst::isDelayedCommit" ref="a4c0fe7bf0c3f238110448130d090601d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00170">170</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="abcc9096fb2bd8e90e39547da7281ceb3"></a><!-- doxytag: member="StaticInst::isDirectCtrl" ref="abcc9096fb2bd8e90e39547da7281ceb3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00148">148</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f1abf2d754c27861f41b4643807a45"></a><!-- doxytag: member="StaticInst::isFirstMicroop" ref="ad0f1abf2d754c27861f41b4643807a45" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFirstMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00172">172</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a870475376f5415322a3096cd36b1c5eb"></a><!-- doxytag: member="StaticInst::isFloating" ref="a870475376f5415322a3096cd36b1c5eb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFloating </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00142">142</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c570848f31cde4058a075c432fa78b9"></a><!-- doxytag: member="StaticInst::isIndirectCtrl" ref="a5c570848f31cde4058a075c432fa78b9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIndirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00149">149</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8cc_source.html#l00048">hasBranchTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b089c88cc433a4b430ffd1cd394a649"></a><!-- doxytag: member="StaticInst::isInstPrefetch" ref="a4b089c88cc433a4b430ffd1cd394a649" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInstPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00136">136</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00138">isPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="ad54cf1c3ef1d98ff5e7253a0a082f8e9"></a><!-- doxytag: member="StaticInst::isInteger" ref="ad54cf1c3ef1d98ff5e7253a0a082f8e9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInteger </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00141">141</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="abaa7eb97f4db936b177d5de12364c966"></a><!-- doxytag: member="StaticInst::isIprAccess" ref="abaa7eb97f4db936b177d5de12364c966" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIprAccess </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00165">165</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a7dbb1af3452f798fd0d76a2573e834ba"></a><!-- doxytag: member="StaticInst::isLastMicroop" ref="a7dbb1af3452f798fd0d76a2573e834ba" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00171">171</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a368dc2b53755761b31e165adf06653be"></a><!-- doxytag: member="StaticInst::isLoad" ref="a368dc2b53755761b31e165adf06653be" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLoad </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00133">133</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a28e89372ba1db2fb29762cbf0de4abf9"></a><!-- doxytag: member="StaticInst::isMacroop" ref="a28e89372ba1db2fb29762cbf0de4abf9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMacroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00168">168</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ab47592390d3a3268262c3d5063e1b82d"></a><!-- doxytag: member="StaticInst::isMemBarrier" ref="ab47592390d3a3268262c3d5063e1b82d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemBarrier </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00161">161</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a8b8f673e522a55fd61463ae4a51317f1"></a><!-- doxytag: member="StaticInst::isMemRef" ref="a8b8f673e522a55fd61463ae4a51317f1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemRef </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00132">132</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4ff5b95bc1d2028a52ccce0fc4ef8516"></a><!-- doxytag: member="StaticInst::isMicroBranch" ref="a4ff5b95bc1d2028a52ccce0fc4ef8516" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroBranch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">174</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aad969d5dba980614a198dc8231b74563"></a><!-- doxytag: member="StaticInst::isMicroop" ref="aad969d5dba980614a198dc8231b74563" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00169">169</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="acdf4c87ed9b015ed4c48affd884943e1"></a><!-- doxytag: member="StaticInst::isNonSpeculative" ref="acdf4c87ed9b015ed4c48affd884943e1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNonSpeculative </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00163">163</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a3ccaaf11f1ae4064c2b32cdc5576adf0"></a><!-- doxytag: member="StaticInst::isNop" ref="a3ccaaf11f1ae4064c2b32cdc5576adf0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00130">130</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a44dfc5b06112d8ff5afddc8d0dfc3b3c"></a><!-- doxytag: member="StaticInst::isPrefetch" ref="a44dfc5b06112d8ff5afddc8d0dfc3b3c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isPrefetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00138">138</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00137">isDataPrefetch()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00136">isInstPrefetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a37d496999abcf6da9aa777b3bfb342df"></a><!-- doxytag: member="StaticInst::isQuiesce" ref="a37d496999abcf6da9aa777b3bfb342df" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isQuiesce </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00164">164</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4dbc9c07b4371686a07c2fab9158c135"></a><!-- doxytag: member="StaticInst::isReturn" ref="a4dbc9c07b4371686a07c2fab9158c135" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isReturn </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00147">147</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a2a2d9fb928dc60dd7de2b8fabb337f73"></a><!-- doxytag: member="StaticInst::isSerializeAfter" ref="a2a2d9fb928dc60dd7de2b8fabb337f73" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeAfter </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00159">159</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aa7c12130cb1e793e8534879687c56fcf"></a><!-- doxytag: member="StaticInst::isSerializeBefore" ref="aa7c12130cb1e793e8534879687c56fcf" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeBefore </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00158">158</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="ad66558e97dc948f31dd40763805930fa"></a><!-- doxytag: member="StaticInst::isSerializing" ref="ad66558e97dc948f31dd40763805930fa" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializing </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00155">155</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a4f0db705bd5c539a56e02e5761cdde59"></a><!-- doxytag: member="StaticInst::isSquashAfter" ref="a4f0db705bd5c539a56e02e5761cdde59" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSquashAfter </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00160">160</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a515edce1d371137008db42d312098243"></a><!-- doxytag: member="StaticInst::isStore" ref="a515edce1d371137008db42d312098243" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStore </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00134">134</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9247f38ab19b19f392e80ce3b656ed02"></a><!-- doxytag: member="StaticInst::isStoreConditional" ref="a9247f38ab19b19f392e80ce3b656ed02" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStoreConditional </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00135">135</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a9061ffcaafbc4b5fdf4bd36ae0eb2136"></a><!-- doxytag: member="StaticInst::isSyscall" ref="a9061ffcaafbc4b5fdf4bd36ae0eb2136" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSyscall </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00167">167</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aedd4c364dd929cefc3b9d9327c0c333f"></a><!-- doxytag: member="StaticInst::isThreadSync" ref="aedd4c364dd929cefc3b9d9327c0c333f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isThreadSync </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00154">154</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a0d0f6e5be4759c5ec78c00ebb1755632"></a><!-- doxytag: member="StaticInst::isUncondCtrl" ref="a0d0f6e5be4759c5ec78c00ebb1755632" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUncondCtrl </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00151">151</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a0f4263a266ea4771bd231a65c1ddcd35"></a><!-- doxytag: member="StaticInst::isUnverifiable" ref="a0f4263a266ea4771bd231a65c1ddcd35" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUnverifiable </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00166">166</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="aff5c5113d2852d48c7dfcb0aac899461"></a><!-- doxytag: member="StaticInst::isWriteBarrier" ref="aff5c5113d2852d48c7dfcb0aac899461" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isWriteBarrier </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00162">162</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a159f0b0ccbc6ac54e2d83fc00a75e3b6"></a><!-- doxytag: member="StaticInst::memAccInst" ref="a159f0b0ccbc6ac54e2d83fc00a75e3b6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&amp; StaticInst::memAccInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory references only: returns "fake" instruction representing the memory access part of the memory operation. </p>
<p>Used to obtain the dependence info (numSrcRegs and srcRegIdx[]) for just the memory access (not the EA computation). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00215">215</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00197">nullStaticInstPtr</a>.</p>

</div>
</div>
<a class="anchor" id="ab31d47e4c9de3b1760eabd71dae69442"></a><!-- doxytag: member="StaticInst::numCCDestRegs" ref="ab31d47e4c9de3b1760eabd71dae69442" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numCCDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of coprocesor destination regs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00121">121</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00100">_numCCDestRegs</a>.</p>

</div>
</div>
<a class="anchor" id="aa56148d46743d22fb2e2f76d13aaf2e2"></a><!-- doxytag: member="StaticInst::numDestRegs" ref="aa56148d46743d22fb2e2f76d13aaf2e2" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of destination registers. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00114">114</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00093">_numDestRegs</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a28752f976672fffa7ac9655b91e5fd4d"></a><!-- doxytag: member="StaticInst::numFPDestRegs" ref="a28752f976672fffa7ac9655b91e5fd4d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numFPDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of floating-point destination regs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00116">116</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00098">_numFPDestRegs</a>.</p>

</div>
</div>
<a class="anchor" id="ad3f8e3af2e3cade4176412b36e612c3b"></a><!-- doxytag: member="StaticInst::numIntDestRegs" ref="ad3f8e3af2e3cade4176412b36e612c3b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numIntDestRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of integer destination regs. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00118">118</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00099">_numIntDestRegs</a>.</p>

</div>
</div>
<a class="anchor" id="aa86f1bc6ab4060b361ec0e2d97b19179"></a><!-- doxytag: member="StaticInst::numSrcRegs" ref="aa86f1bc6ab4060b361ec0e2d97b19179" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numSrcRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of source registers. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00112">112</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00090">_numSrcRegs</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a07b5fab78aa90e70a66bab9c3619d891"></a><!-- doxytag: member="StaticInst::opClass" ref="a07b5fab78aa90e70a66bab9c3619d891" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OpClass StaticInst::opClass </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Operation class. Used to select appropriate function unit in issue. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00183">183</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00087">_opClass</a>.</p>

</div>
</div>
<a class="anchor" id="a91d7b5a45d46167b340939a394538c41"></a><!-- doxytag: member="StaticInst::printFlags" ref="a91d7b5a45d46167b340939a394538c41" args="(std::ostream &amp;outs, const std::string &amp;separator) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::printFlags </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>outs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>separator</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print a separator separated list of this instruction's set flag names on the given stream. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00097">97</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a27a61af9ef62cdaff0c1d1cfac8a3d45"></a><!-- doxytag: member="StaticInst::setDelayedCommit" ref="a27a61af9ef62cdaff0c1d1cfac8a3d45" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00179">179</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a9771db2f6db4038da8b8e4535f685da3"></a><!-- doxytag: member="StaticInst::setFirstMicroop" ref="a9771db2f6db4038da8b8e4535f685da3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setFirstMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00177">177</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

</div>
</div>
<a class="anchor" id="a205d6010bb036595158670f63ccfd4a6"></a><!-- doxytag: member="StaticInst::setFlag" ref="a205d6010bb036595158670f63ccfd4a6" args="(Flags f)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classFlags.html">Flags</a>&nbsp;</td>
          <td class="paramname"> <em>f</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00180">180</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a class="anchor" id="ab03b4743187b4db857c1ead463c01b50"></a><!-- doxytag: member="StaticInst::setLastMicroop" ref="ab03b4743187b4db857c1ead463c01b50" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00178">178</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">flags</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>.</p>

</div>
</div>
<a class="anchor" id="ae151ec23f46a8c2dba01f533d24abbf5"></a><!-- doxytag: member="StaticInst::srcRegIdx" ref="ae151ec23f46a8c2dba01f533d24abbf5" args="(int i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> StaticInst::srcRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>i</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return logical index (architectural reg num) of i'th source reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>-1 are valid. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">192</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00225">_srcRegIdx</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00269">Minor::ExecContext::readCCRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00228">CheckerCPU::readCCRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00321">BaseSimpleCPU::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00130">Minor::ExecContext::readFloatRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00216">CheckerCPU::readFloatRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00307">BaseSimpleCPU::readFloatRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00137">Minor::ExecContext::readFloatRegOperandBits()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00222">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00314">BaseSimpleCPU::readFloatRegOperandBits()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00124">Minor::ExecContext::readIntRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00211">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00301">BaseSimpleCPU::readIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00173">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::readMiscRegOperand()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00312">CheckerCPU::readMiscRegOperand()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00387">BaseSimpleCPU::readMiscRegOperand()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a53dd22dbdc0168e4637b942c74a39e2f"></a><!-- doxytag: member="StaticInst::_destRegIdx" ref="a53dd22dbdc0168e4637b942c74a39e2f" args="[MaxInstDestRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> <a class="el" href="classStaticInst.html#a53dd22dbdc0168e4637b942c74a39e2f">StaticInst::_destRegIdx</a>[MaxInstDestRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&#39;th destination reg.">destRegIdx()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">223</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">destRegIdx()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00091">X86ISA::X86StaticInst::merge()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00115">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1f43eb036486f160fd8fcc62bfae9fa"></a><!-- doxytag: member="StaticInst::_numCCDestRegs" ref="ac1f43eb036486f160fd8fcc62bfae9fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#ac1f43eb036486f160fd8fcc62bfae9fa">StaticInst::_numCCDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00100">100</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00121">numCCDestRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="aad50b63f8c39d57409b16d7d4dd8ff0f"></a><!-- doxytag: member="StaticInst::_numDestRegs" ref="aad50b63f8c39d57409b16d7d4dd8ff0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">StaticInst::_numDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2" title="Number of destination registers.">numDestRegs()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00093">93</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00114">numDestRegs()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00115">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a9b558bd6990ad99f1e8f86d383304e"></a><!-- doxytag: member="StaticInst::_numFPDestRegs" ref="a7a9b558bd6990ad99f1e8f86d383304e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">StaticInst::_numFPDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are used to track physical register usage for machines with separate int &amp; FP reg files. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00098">98</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00116">numFPDestRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a69dcb83fd0c87a19690cb2c8160493e5"></a><!-- doxytag: member="StaticInst::_numIntDestRegs" ref="a69dcb83fd0c87a19690cb2c8160493e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">StaticInst::_numIntDestRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00099">99</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00118">numIntDestRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ecdfbe614b5f39b326d532479763067"></a><!-- doxytag: member="StaticInst::_numSrcRegs" ref="a9ecdfbe614b5f39b326d532479763067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">StaticInst::_numSrcRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179" title="Number of source registers.">numSrcRegs()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00090">90</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00153">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00112">numSrcRegs()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00108">X86ISA::X86StaticInst::printSrcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b3d218154ac8432e087a02e687578aa"></a><!-- doxytag: member="StaticInst::_opClass" ref="a5b3d218154ac8432e087a02e687578aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OpClass <a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">StaticInst::_opClass</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a07b5fab78aa90e70a66bab9c3619d891" title="Operation class. Used to select appropriate function unit in issue.">opClass()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00087">87</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2static__inst_8hh_source.html#l00183">opClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a56c1912f4f5d885251b4f99a6ffbc1cd"></a><!-- doxytag: member="StaticInst::_srcRegIdx" ref="a56c1912f4f5d885251b4f99a6ffbc1cd" args="[MaxInstSrcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec">RegIndex</a> <a class="el" href="classStaticInst.html#a56c1912f4f5d885251b4f99a6ffbc1cd">StaticInst::_srcRegIdx</a>[MaxInstSrcRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&#39;th source reg.">srcRegIdx()</a>. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00225">225</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00153">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00121">X86ISA::X86StaticInst::pick()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00108">X86ISA::X86StaticInst::printSrcReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00142">X86ISA::X86StaticInst::signedPick()</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">srcRegIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6ab9f9451388a0845d467d21ebf1ff7"></a><!-- doxytag: member="StaticInst::cachedDisassembly" ref="ae6ab9f9451388a0845d467d21ebf1ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string* <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">StaticInst::cachedDisassembly</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#ac007e12af779b700b2909b6d377a7df7" title="Return string representation of disassembled instruction.">disassemble()</a>). </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00239">239</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="branch_8cc_source.html#l00038">PowerISA::PCDependentDisassembly::disassemble()</a>, <a class="el" href="cpu_2static__inst_8cc_source.html#l00088">disassemble()</a>, and <a class="el" href="cpu_2static__inst_8cc_source.html#l00041">~StaticInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ae197596583d99170e6823390a040ab47"></a><!-- doxytag: member="StaticInst::flags" ref="ae197596583d99170e6823390a040ab47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::bitset&lt;Num_Flags&gt; <a class="el" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flag values for this instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00084">84</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="microop_8hh_source.html#l00127">X86ISA::X86MicroopBase::advancePC()</a>, <a class="el" href="vfp_8hh_source.html#l00851">ArmISA::FpOp::advancePC()</a>, <a class="el" href="pred__inst_8hh_source.html#l00352">ArmISA::PredMicroop::advancePC()</a>, <a class="el" href="mem64_8hh_source.html#l00070">ArmISA::MightBeMicro64::advancePC()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00074">ArmISA::MightBeMicro::advancePC()</a>, <a class="el" href="macromem_8hh_source.html#l00097">ArmISA::MicroOpX::advancePC()</a>, <a class="el" href="macromem_8hh_source.html#l00076">ArmISA::MicroOp::advancePC()</a>, <a class="el" href="pseudo_8cc_source.html#l00047">DecoderFaultInst::DecoderFaultInst()</a>, <a class="el" href="pseudo_8cc_source.html#l00109">FailUnimplemented::FailUnimplemented()</a>, <a class="el" href="pseudo_8cc_source.html#l00185">FlushPipeInst::FlushPipeInst()</a>, <a class="el" href="vfp_8hh_source.html#l00935">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00953">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00918">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l01010">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00971">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00990">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>, <a class="el" href="microldstop_8cc_source.html#l00046">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00049">X86ISA::RegOpBase::genFlags()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00146">isCall()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00143">isCC()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00150">isCondCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00152">isCondDelaySlot()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00145">isControl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00137">isDataPrefetch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00170">isDelayedCommit()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00148">isDirectCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00172">isFirstMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00142">isFloating()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00149">isIndirectCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00136">isInstPrefetch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00141">isInteger()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00165">isIprAccess()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00171">isLastMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00133">isLoad()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00168">isMacroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00161">isMemBarrier()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00132">isMemRef()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">isMicroBranch()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00169">isMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00163">isNonSpeculative()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00130">isNop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00164">isQuiesce()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00147">isReturn()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00159">isSerializeAfter()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00158">isSerializeBefore()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00155">isSerializing()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00160">isSquashAfter()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00134">isStore()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00135">isStoreConditional()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00167">isSyscall()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00154">isThreadSync()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00151">isUncondCtrl()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00166">isUnverifiable()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00162">isWriteBarrier()</a>, <a class="el" href="macroop_8hh_source.html#l00060">X86ISA::MacroopBase::MacroopBase()</a>, <a class="el" href="pred__inst_8hh_source.html#l00313">ArmISA::PredMacroOp::PredMacroOp()</a>, <a class="el" href="pred__inst_8hh_source.html#l00345">ArmISA::PredMicroop::PredMicroop()</a>, <a class="el" href="cpu_2static__inst_8cc_source.html#l00097">printFlags()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00179">setDelayedCommit()</a>, <a class="el" href="mem64_8cc_source.html#l00073">ArmISA::Memory64::setExcAcRel()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00177">setFirstMicroop()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00180">setFlag()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00178">setLastMicroop()</a>, <a class="el" href="pseudo_8cc_source.html#l00144">WarnUnimplemented::WarnUnimplemented()</a>, and <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2f509501cc362e01bc189bc49566761"></a><!-- doxytag: member="StaticInst::machInst" ref="ad2f509501cc362e01bc189bc49566761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> <a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The binary machine instruction. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">218</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00145">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="arm_2insts_2branch_8hh_source.html#l00067">ArmISA::BranchImmCond::BranchImmCond()</a>, <a class="el" href="arm_2insts_2branch_8hh_source.html#l00094">ArmISA::BranchRegCond::BranchRegCond()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00360">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="pseudo_8cc_source.html#l00130">FailUnimplemented::execute()</a>, <a class="el" href="pseudo_8cc_source.html#l00058">DecoderFaultInst::execute()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00070">UnknownOp64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00328">UnknownOp::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00094">X86ISA::MacroopBase::getExtMachInst()</a>, <a class="el" href="vfp_8cc_source.html#l01144">ArmISA::VfpMacroOp::nextIdxs()</a>, <a class="el" href="pred__inst_8hh_source.html#l00191">ArmISA::PredOp::PredOp()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">ArmISA::ArmStaticInst::printMnemonic()</a>.</p>

</div>
</div>
<a class="anchor" id="ad25adcfdbeb3d5c0686e7bf5445a8113"></a><!-- doxytag: member="StaticInst::mnemonic" ref="ad25adcfdbeb3d5c0686e7bf5445a8113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* <a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">StaticInst::mnemonic</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base mnemonic (e.g., "add"). </p>
<p>Used by <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string.">generateDisassembly()</a> methods. Also useful to readily identify instructions from within the debugger when <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()).">cachedDisassembly</a> has not been initialized. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">233</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00360">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="pseudo_8cc_source.html#l00165">WarnUnimplemented::execute()</a>, <a class="el" href="pseudo_8cc_source.html#l00130">FailUnimplemented::execute()</a>, <a class="el" href="microregop_8cc_source.html#l00094">X86ISA::RegOpImm::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00080">X86ISA::RegOp::generateDisassembly()</a>, <a class="el" href="microop_8hh_source.html#l00114">X86ISA::X86MicroopBase::generateDisassembly()</a>, <a class="el" href="micromediaop_8cc_source.html#l00052">X86ISA::MediaOpImm::generateDisassembly()</a>, <a class="el" href="micromediaop_8cc_source.html#l00038">X86ISA::MediaOpReg::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00046">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="microfpop_8cc_source.html#l00055">X86ISA::FpOp::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00087">X86ISA::MacroopBase::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00049">PowerISA::CondMoveOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00036">PowerISA::CondLogicOp::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00160">PowerISA::BranchRegCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00134">PowerISA::BranchNonPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00108">PowerISA::BranchPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00086">PowerISA::BranchNonPCRel::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00062">PowerISA::BranchPCRel::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00275">X86ISA::X86StaticInst::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00064">PowerISA::PowerStaticInst::generateDisassembly()</a>, <a class="el" href="pseudo_8cc_source.html#l00199">FlushPipeInst::generateDisassembly()</a>, <a class="el" href="pseudo_8cc_source.html#l00177">WarnUnimplemented::generateDisassembly()</a>, <a class="el" href="pseudo_8cc_source.html#l00136">FailUnimplemented::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00106">ArmISA::PredMacroOp::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00037">PowerISA::MemOp::generateDisassembly()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00329">getName()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">ArmISA::ArmStaticInst::printMnemonic()</a>.</p>

</div>
</div>
<a class="anchor" id="a72613b9d07ecd43566ff4fac109ac689"></a><!-- doxytag: member="StaticInst::nullStaticInstPtr" ref="a72613b9d07ecd43566ff4fac109ac689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst::nullStaticInstPtr</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to a statically allocated "null" instruction object. </p>
<p>Used to give <a class="el" href="classStaticInst.html#a4477cbc82b18794a265012901d6fba19" title="Memory references only: returns &quot;fake&quot; instruction representing the effective...">eaCompInst()</a> and <a class="el" href="classStaticInst.html#a159f0b0ccbc6ac54e2d83fc00a75e3b6" title="Memory references only: returns &quot;fake&quot; instruction representing the memory...">memAccInst()</a> something to return when called on non-memory instructions. </p>

<p>Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00197">197</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu__impl_8hh_source.html#l00072">Checker&lt; Impl &gt;::advancePC()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00544">BaseSimpleCPU::advancePC()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00206">eaCompInst()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00093">Checker&lt; Impl &gt;::handlePendingInt()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00215">memAccInst()</a>, and <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; Impl &gt;::verify()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a></li>
<li>cpu/<a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:22 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
