// Seed: 1086238451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_14;
  assign id_2 = {id_14{id_4, id_14 & id_14}};
  wire id_15;
  wire id_16, id_17, id_18, id_19;
  assign id_13 = id_18;
  wire id_20, id_21;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3
);
  assign id_2 = 1;
  wire id_5;
  always wait (-1) id_2 = 1;
  wire id_6;
  `define pp_7 0
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
