[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12452       tick       2555302       1167237       1122327       2555302 
      2  12452       tick       4317897       2104844       2088239       4317897 
      3  12452       tick       4322036       2105959       2086780       4322036 
      4  12452       tick       4302373       2097883       2079458       4302373 
      5  12452       tick       4335023       2114051       2092269       4335023 
      6  12452       tick       4320843       2106839       2089583       4320843 
      7  12452       tick       4320670       2106915       2089063       4320670 
      8  12452       tick       4326411       2109137       2088257       4326411 
      9  12452       tick       4320594       2106672       2091708       4320594 
     10  12452       tick       4321261       2106025       2088109       4321261 
     11  12452       tick       4317926       2105313       2089919       4317926 
     12  12452       tick       4247196       2070086       2054347       4247196 
     13  12452       tick       4391790       2140552       2124343       4391790 
     14  12452       tick       4321946       2107387       2087117       4321946 
     15  12452       tick       4323201       2107797       2086900       4323201 
     16  12452       tick       4309092       2100610       2082111       4309092 
     17  12452       tick       4318152       2105182       2089801       4318152 
     18  12452       tick       4325720       2108568       2089998       4325720 
     19  12452       tick       4318458       2105447       2090097       4318458 
     20  12452       tick       4323049       2107890       2089877       4323049 
     21  12452       tick       4316020       2104509       2087913       4316020 
     22  12452       exit       1324313        646123        638991       1324313 
