

================================================================
== Vivado HLS Report for 'hipaccRun'
================================================================
* Date:           Sat Apr 14 19:39:42 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  66699|  66699|  66700|  66700| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |ccGaussianFilterGKer_U0  |ccGaussianFilterGKer  |  66699|  66699|  66699|  66699|   none  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       60|    384|   47404|  18058|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       60|    384|   47404|  18058|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       21|    174|      44|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |ccGaussianFilterGKer_U0  |ccGaussianFilterGKer  |       60|    384|  47404|  18058|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |       60|    384|  47404|  18058|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|p_strmOut0_V_V_din     | out |  512|   ap_fifo  | p_strmOut0_V_V |    pointer   |
|p_strmOut0_V_V_full_n  |  in |    1|   ap_fifo  | p_strmOut0_V_V |    pointer   |
|p_strmOut0_V_V_write   | out |    1|   ap_fifo  | p_strmOut0_V_V |    pointer   |
|p_strmIN_V_V_dout      |  in |  512|   ap_fifo  |  p_strmIN_V_V  |    pointer   |
|p_strmIN_V_V_empty_n   |  in |    1|   ap_fifo  |  p_strmIN_V_V  |    pointer   |
|p_strmIN_V_V_read      | out |    1|   ap_fifo  |  p_strmIN_V_V  |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |    hipaccRun   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    hipaccRun   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    hipaccRun   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    hipaccRun   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    hipaccRun   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    hipaccRun   | return value |
+-----------------------+-----+-----+------------+----------------+--------------+

