verilog work "state_machine.v"
