
`timescale 1 ns/10 ps;  // time-unit = 1 ns, precision = 10 ps

module estagio_assincron_alu_tb();

reg  [7:0] a,b;
reg  [1:0] opr;
reg  ack_in;

wire [7:0]soma;
wire [1:0]of,neg,zero;
wire ack_out;

// duration for each bit = 20 * timescale = 20 * 1 ns  = 20ns
localparam period = 1; 

estagio_assincron_alu dut(a,b,opr,ack_in,soma,of,neg,zero,ack_out);

initial 
begin
	a		=8'b00000000;  //NULL
	b		=8'b00000000;	//NULL
	opr	=2'b00;			//NULL
	ack_in=1;				//1
	
	for(integer i =0, i <10, i++)
	begin
		#1 
		ack_in=0;
		a		=8'b01011010;  //3
		b		=8'b01011001;	//4
		opr	=2'b01;			//0 = soma
	
		#1 	
		ack_in=1;			//0
		a		=8'b00000000;  //NULL
		b		=8'b00000000;	//NULL
		opr	=2'b00;			//NULL
	end
	#1
	ack_in=0;
	#1;
	
end

endmodule 