<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_cbef4870_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_cbef4870_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_cbef4870_0')">rsnoc_z_H_R_G_G2_S_U_cbef4870_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.53</td>
<td class="s5 cl rt"><a href="mod514.html#Line" > 56.00</a></td>
<td class="s5 cl rt"><a href="mod514.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod514.html#Toggle" >  2.68</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod514.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod514.html#inst_tag_167138"  onclick="showContent('inst_tag_167138')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Is</a></td>
<td class="s3 cl rt"> 38.53</td>
<td class="s5 cl rt"><a href="mod514.html#Line" > 56.00</a></td>
<td class="s5 cl rt"><a href="mod514.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod514.html#Toggle" >  2.68</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod514.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_cbef4870_0'>
<hr>
<a name="inst_tag_167138"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_167138" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Is</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.53</td>
<td class="s5 cl rt"><a href="mod514.html#Line" > 56.00</a></td>
<td class="s5 cl rt"><a href="mod514.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod514.html#Toggle" >  2.68</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod514.html#Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.73</td>
<td class="s5 cl rt"> 58.62</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.31</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.96</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_190" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136889" id="tag_urg_inst_136889">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44982" id="tag_urg_inst_44982">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_cbef4870_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod514.html" >rsnoc_z_H_R_G_G2_S_U_cbef4870_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>25</td><td>14</td><td>56.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121754</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>121774</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121812</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>121817</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
121753                  ,	MaxLen1
121754     1/1          ,	Split
121755     1/1          ,	Sys_Clk
121756     1/1          ,	Sys_Clk_ClkS
121757     <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
121758                  ,	Sys_Clk_EnS
121759     1/1          ,	Sys_Clk_RetRstN
121760     1/1          ,	Sys_Clk_RstN
121761     1/1          ,	Sys_Clk_Tm
121762     <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
121763                  ,	Sys_Pwr_WakeUp
121764                  ,	Width1
121765                  );
121766                  	input  [31:0] Addr            ;
121767                  	input  [62:0] CrossB1         ;
121768                  	input  [5:0]  Len1            ;
121769                  	output [5:0]  Len1S           ;
121770                  	input  [11:0] MaxLen1         ;
121771                  	output        Split           ;
121772                  	input         Sys_Clk         ;
121773                  	input         Sys_Clk_ClkS    ;
121774     1/1          	input         Sys_Clk_En      ;
121775     1/1          	input         Sys_Clk_EnS     ;
121776     <font color = "red">0/1     ==>  	input         Sys_Clk_RetRstN ;</font>
121777     <font color = "red">0/1     ==>  	input         Sys_Clk_RstN    ;</font>
121778     <font color = "red">0/1     ==>  	input         Sys_Clk_Tm      ;</font>
121779     <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle    ;</font>
121780     <font color = "red">0/1     ==>  	output        Sys_Pwr_WakeUp  ;</font>
121781     <font color = "red">0/1     ==>  	input  [7:0]  Width1          ;</font>
121782     <font color = "red">0/1     ==>  	wire [63:0] u_214c         ;</font>
121783                  	wire [11:0] u_2ee2         ;
121784                  	wire [31:0] u_74           ;
121785                  	wire [31:0] u_ba23         ;
121786                  	wire [31:0] u_c2db         ;
121787                  	wire [1:0]  HeadBid        ;
121788                  	wire [1:0]  Keep           ;
121789                  	wire [8:0]  LT             ;
121790                  	wire [5:0]  Len1Cross      ;
121791                  	wire [5:0]  Len1Len        ;
121792                  	wire        SplitOnCross   ;
121793                  	wire        SplitOnLen     ;
121794                  	wire [1:0]  TailBid        ;
121795                  	wire        X              ;
121796                  	reg  [5:0]  Len1S          ;
121797                  	wire [1:0]  uLen1S_caseSel ;
121798                  	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] &amp; { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
121799                  	assign SplitOnLen = ( | ( LT &amp; ~ MaxLen1 [8:0] ) );
121800                  	assign u_ba23 = Addr &amp; ~ CrossB1 [31:0];
121801                  	assign HeadBid = u_ba23 [11:10];
121802                  	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
121803                  	assign Keep = u_214c [11:10];
121804                  	assign u_c2db = Addr + { 26'b0 , Len1 } &amp; ~ CrossB1 [31:0];
121805                  	assign TailBid = u_c2db [11:10];
121806                  	assign SplitOnCross = ( HeadBid &amp; Keep ) != ( TailBid &amp; Keep );
121807                  	assign u_74 = ~ Addr &amp; CrossB1 [31:0];
121808                  	assign Len1Cross = u_74 [5:0];
121809                  	assign X = ( | ( Len1Cross &amp; ~ MaxLen1 [5:0] ) );
121810                  	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] &amp; ( Width1 | 8'b00000011 ) };
121811                  	assign Len1Len = u_2ee2 [5:0];
121812     1/1          	assign uLen1S_caseSel =
121813     1/1          		{ SplitOnLen &amp; ( ~ SplitOnCross | X ) , SplitOnCross &amp; ( ~ SplitOnLen | ~ X ) } ;
121814     1/1          	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
121815     <font color = "red">0/1     ==>  		case ( uLen1S_caseSel )</font>
                        MISSING_ELSE
121816                  			2'b01   : Len1S = Len1Cross ;
121817     1/1          			2'b10   : Len1S = Len1Len ;
121818     <font color = "red">0/1     ==>  			default : Len1S = 6'b0 ;</font>
121819     1/1          		endcase
121820     1/1          	end
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod514.html" >rsnoc_z_H_R_G_G2_S_U_cbef4870_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121752
 EXPRESSION (u_78c1 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod514.html" >rsnoc_z_H_R_G_G2_S_U_cbef4870_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">61</td>
<td class="rt">4</td>
<td class="rt">6.56  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">932</td>
<td class="rt">25</td>
<td class="rt">2.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">466</td>
<td class="rt">21</td>
<td class="rt">4.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">466</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">15</td>
<td class="rt">3.18  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">11</td>
<td class="rt">4.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">460</td>
<td class="rt">10</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">230</td>
<td class="rt">10</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_42f2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_78c1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApertureIdR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err_Decode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err_StrmW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_RouteId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm_Is</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxHdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxHdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxHdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxHdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxHdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxHdr[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxHdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uHdr_Opc_caseSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uHdr_RouteId_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod514.html" >rsnoc_z_H_R_G_G2_S_U_cbef4870_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">121752</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121754</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">121774</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">121812</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">121817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121752     ,	Len1S
            	     
121753     ,	MaxLen1
            	       
121754     ,	Split
            	     
121755     ,	Sys_Clk
            	       
121756     ,	Sys_Clk_ClkS
            	            
121757     ,	Sys_Clk_En
            	          
121758     ,	Sys_Clk_EnS
            	           
121759     ,	Sys_Clk_RetRstN
            	               
121760     ,	Sys_Clk_RstN
            	            
121761     ,	Sys_Clk_Tm
            	          
121762     ,	Sys_Pwr_Idle
            	            
121763     ,	Sys_Pwr_WakeUp
            	              
121764     ,	Width1
            	      
121765     );
             
121766     	input  [31:0] Addr            ;
           	                               
121767     	input  [62:0] CrossB1         ;
           	                               
121768     	input  [5:0]  Len1            ;
           	                               
121769     	output [5:0]  Len1S           ;
           	                               
121770     	input  [11:0] MaxLen1         ;
           	                               
121771     	output        Split           ;
           	                               
121772     	input         Sys_Clk         ;
           	                               
121773     	input         Sys_Clk_ClkS    ;
           	                               
121774     	input         Sys_Clk_En      ;
           	                               
121775     	input         Sys_Clk_EnS     ;
           	                               
121776     	input         Sys_Clk_RetRstN ;
           	                               
121777     	input         Sys_Clk_RstN    ;
           	                               
121778     	input         Sys_Clk_Tm      ;
           	                               
121779     	output        Sys_Pwr_Idle    ;
           	                               
121780     	output        Sys_Pwr_WakeUp  ;
           	                               
121781     	input  [7:0]  Width1          ;
           	                               
121782     	wire [63:0] u_214c         ;
           	                            
121783     	wire [11:0] u_2ee2         ;
           	                            
121784     	wire [31:0] u_74           ;
           	                            
121785     	wire [31:0] u_ba23         ;
           	                            
121786     	wire [31:0] u_c2db         ;
           	                            
121787     	wire [1:0]  HeadBid        ;
           	                            
121788     	wire [1:0]  Keep           ;
           	                            
121789     	wire [8:0]  LT             ;
           	                            
121790     	wire [5:0]  Len1Cross      ;
           	                            
121791     	wire [5:0]  Len1Len        ;
           	                            
121792     	wire        SplitOnCross   ;
           	                            
121793     	wire        SplitOnLen     ;
           	                            
121794     	wire [1:0]  TailBid        ;
           	                            
121795     	wire        X              ;
           	                            
121796     	reg  [5:0]  Len1S          ;
           	                            
121797     	wire [1:0]  uLen1S_caseSel ;
           	                            
121798     	assign LT = { 3'b0 , Len1 } + ( Addr [8:0] & { 1'b0 , Width1 } ) | { 1'b0 , Width1 };
           	                                                                                     
121799     	assign SplitOnLen = ( | ( LT & ~ MaxLen1 [8:0] ) );
           	                                                   
121800     	assign u_ba23 = Addr & ~ CrossB1 [31:0];
           	                                        
121801     	assign HeadBid = u_ba23 [11:10];
           	                                
121802     	assign u_214c = 64'b0000000000000000000000000000000000000000000000000000000001111111 | { CrossB1 , 1'b1 };
           	                                                                                                          
121803     	assign Keep = u_214c [11:10];
           	                             
121804     	assign u_c2db = Addr + { 26'b0 , Len1 } & ~ CrossB1 [31:0];
           	                                                           
121805     	assign TailBid = u_c2db [11:10];
           	                                
121806     	assign SplitOnCross = ( HeadBid & Keep ) != ( TailBid & Keep );
           	                                                               
121807     	assign u_74 = ~ Addr & CrossB1 [31:0];
           	                                      
121808     	assign Len1Cross = u_74 [5:0];
           	                              
121809     	assign X = ( | ( Len1Cross & ~ MaxLen1 [5:0] ) );
           	                                                 
121810     	assign u_2ee2 = MaxLen1 - { 4'b0 , Addr [7:0] & ( Width1 | 8'b00000011 ) };
           	                                                                           
121811     	assign Len1Len = u_2ee2 [5:0];
           	                              
121812     	assign uLen1S_caseSel =
           	                       
121813     		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           		                                                                                 
121814     	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	                                                        
121815     		case ( uLen1S_caseSel )
           		                       
121816     			2'b01   : Len1S = Len1Cross ;
           			                             
121817     			2'b10   : Len1S = Len1Len ;
           			                           
121818     			default : Len1S = 6'b0 ;
           			                        
121819     		endcase
           		       
121820     	end
           	   
121821     	assign Split = SplitOnCross | SplitOnLen;
           	                                         
121822     	assign Sys_Pwr_Idle = 1'b1;
           	                           
121823     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
121824     endmodule
                    
121825     
           
121826     `timescale 1ps/1ps
                             
121827     module rsnoc_z_H_R_G_G2_S_U_2883cf11 (
                                                 
121828     	CmdRx_CurIsWrite
           	                
121829     ,	CmdRx_MatchId
            	             
121830     ,	CmdRx_StrmLen1MSB
            	                 
121831     ,	CmdRx_StrmRatio
            	               
121832     ,	CmdRx_StrmType
            	              
121833     ,	CmdRx_StrmValid
            	               
121834     ,	CmdRx_Vld
            	         
121835     ,	CmdTx_CurIsWrite
            	                
121836     ,	CmdTx_Err
            	         
121837     ,	CmdTx_MatchId
            	             
121838     ,	CmdTx_Split
            	           
121839     ,	CmdTx_StrmLen1MSB
            	                 
121840     ,	CmdTx_StrmRatio
            	               
121841     ,	CmdTx_StrmType
            	              
121842     ,	CmdTx_StrmValid
            	               
121843     ,	CmdTx_SubWord
            	             
121844     ,	CmdTx_Vld
            	         
121845     ,	GenRx_Req_Addr
            	              
121846     ,	GenRx_Req_Be
            	            
121847     ,	GenRx_Req_BurstType
            	                   
121848     ,	GenRx_Req_Data
            	              
121849     ,	GenRx_Req_Last
            	              
121850     ,	GenRx_Req_Len1
            	              
121851     ,	GenRx_Req_Lock
            	              
121852     ,	GenRx_Req_Opc
            	             
121853     ,	GenRx_Req_Rdy
            	             
121854     ,	GenRx_Req_SeqId
            	               
121855     ,	GenRx_Req_SeqUnOrdered
            	                      
121856     ,	GenRx_Req_SeqUnique
            	                   
121857     ,	GenRx_Req_User
            	              
121858     ,	GenRx_Req_Vld
            	             
121859     ,	GenTx_Req_Addr
            	              
121860     ,	GenTx_Req_Be
            	            
121861     ,	GenTx_Req_BurstType
            	                   
121862     ,	GenTx_Req_Data
            	              
121863     ,	GenTx_Req_Last
            	              
121864     ,	GenTx_Req_Len1
            	              
121865     ,	GenTx_Req_Lock
            	              
121866     ,	GenTx_Req_Opc
            	             
121867     ,	GenTx_Req_Rdy
            	             
121868     ,	GenTx_Req_SeqId
            	               
121869     ,	GenTx_Req_SeqUnOrdered
            	                      
121870     ,	GenTx_Req_SeqUnique
            	                   
121871     ,	GenTx_Req_User
            	              
121872     ,	GenTx_Req_Vld
            	             
121873     ,	Sys_Clk
            	       
121874     ,	Sys_Clk_ClkS
            	            
121875     ,	Sys_Clk_En
            	          
121876     ,	Sys_Clk_EnS
            	           
121877     ,	Sys_Clk_RetRstN
            	               
121878     ,	Sys_Clk_RstN
            	            
121879     ,	Sys_Clk_Tm
            	          
121880     ,	Sys_Pwr_Idle
            	            
121881     ,	Sys_Pwr_WakeUp
            	              
121882     ,	Translation_Found
            	                 
121883     ,	Translation_Key
            	               
121884     ,	Translation_MatchId
            	                   
121885     );
             
121886     	input         CmdRx_CurIsWrite       ;
           	                                      
121887     	input  [4:0]  CmdRx_MatchId          ;
           	                                      
121888     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
121889     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
121890     	input         CmdRx_StrmType         ;
           	                                      
121891     	input         CmdRx_StrmValid        ;
           	                                      
121892     	input         CmdRx_Vld              ;
           	                                      
121893     	output        CmdTx_CurIsWrite       ;
           	                                      
121894     	output        CmdTx_Err              ;
           	                                      
121895     	output [4:0]  CmdTx_MatchId          ;
           	                                      
121896     	output        CmdTx_Split            ;
           	                                      
121897     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
121898     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
121899     	output        CmdTx_StrmType         ;
           	                                      
121900     	output        CmdTx_StrmValid        ;
           	                                      
121901     	output        CmdTx_SubWord          ;
           	                                      
121902     	output        CmdTx_Vld              ;
           	                                      
121903     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
121904     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
121905     	input         GenRx_Req_BurstType    ;
           	                                      
121906     	input  [31:0] GenRx_Req_Data         ;
           	                                      
121907     	input         GenRx_Req_Last         ;
           	                                      
121908     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
121909     	input         GenRx_Req_Lock         ;
           	                                      
121910     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
121911     	output        GenRx_Req_Rdy          ;
           	                                      
121912     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
121913     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
121914     	input         GenRx_Req_SeqUnique    ;
           	                                      
121915     	input  [7:0]  GenRx_Req_User         ;
           	                                      
121916     	input         GenRx_Req_Vld          ;
           	                                      
121917     	output [31:0] GenTx_Req_Addr         ;
           	                                      
121918     	output [3:0]  GenTx_Req_Be           ;
           	                                      
121919     	output        GenTx_Req_BurstType    ;
           	                                      
121920     	output [31:0] GenTx_Req_Data         ;
           	                                      
121921     	output        GenTx_Req_Last         ;
           	                                      
121922     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
121923     	output        GenTx_Req_Lock         ;
           	                                      
121924     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
121925     	input         GenTx_Req_Rdy          ;
           	                                      
121926     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
121927     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
121928     	output        GenTx_Req_SeqUnique    ;
           	                                      
121929     	output [7:0]  GenTx_Req_User         ;
           	                                      
121930     	output        GenTx_Req_Vld          ;
           	                                      
121931     	input         Sys_Clk                ;
           	                                      
121932     	input         Sys_Clk_ClkS           ;
           	                                      
121933     	input         Sys_Clk_En             ;
           	                                      
121934     	input         Sys_Clk_EnS            ;
           	                                      
121935     	input         Sys_Clk_RetRstN        ;
           	                                      
121936     	input         Sys_Clk_RstN           ;
           	                                      
121937     	input         Sys_Clk_Tm             ;
           	                                      
121938     	output        Sys_Pwr_Idle           ;
           	                                      
121939     	output        Sys_Pwr_WakeUp         ;
           	                                      
121940     	input         Translation_Found      ;
           	                                      
121941     	output [29:0] Translation_Key        ;
           	                                      
121942     	input  [4:0]  Translation_MatchId    ;
           	                                      
121943     	reg         u_22d3               ;
           	                                  
121944     	wire [16:0] u_241                ;
           	                                  
121945     	wire [16:0] u_64                 ;
           	                                  
121946     	reg  [3:0]  u_6828               ;
           	                                  
121947     	wire        u_6afb               ;
           	                                  
121948     	wire [3:0]  u_b175               ;
           	                                  
121949     	wire        u_fa7a               ;
           	                                  
121950     	reg  [31:0] Acc_Addr             ;
           	                                  
121951     	reg  [62:0] Acc_CrossB1          ;
           	                                  
121952     	reg  [5:0]  Acc_Len1             ;
           	                                  
121953     	wire [4:0]  Acc_MatchId          ;
           	                                  
121954     	reg  [11:0] Acc_MaxLen1          ;
           	                                  
121955     	reg  [7:0]  Acc_Width1           ;
           	                                  
121956     	wire        Bypass               ;
           	                                  
121957     	wire [31:0] Cur_Addr             ;
           	                                  
121958     	wire [11:0] Cur_AddrInc          ;
           	                                  
121959     	wire        Cur_BurstAlign       ;
           	                                  
121960     	wire [62:0] Cur_CrossB1          ;
           	                                  
121961     	wire [5:0]  Cur_Len1             ;
           	                                  
121962     	wire [5:0]  Cur_Len1Dec          ;
           	                                  
121963     	reg  [5:0]  Cur_Len1S            ;
           	                                  
121964     	wire [11:0] Cur_MaxLen1          ;
           	                                  
121965     	wire [31:0] Cur_NextAddr         ;
           	                                  
121966     	wire [5:0]  Cur_NextLen1         ;
           	                                  
121967     	wire        Cur_Strm             ;
           	                                  
121968     	wire [7:0]  Cur_Width1           ;
           	                                  
121969     	wire        CurSplit             ;
           	                                  
121970     	wire        End                  ;
           	                                  
121971     	wire        Err                  ;
           	                                  
121972     	reg  [62:0] Gen_CrossB1          ;
           	                                  
121973     	reg  [11:0] Gen_MaxLen1          ;
           	                                  
121974     	reg  [7:0]  Gen_Width1           ;
           	                                  
121975     	reg         Idle                 ;
           	                                  
121976     	wire [5:0]  Len1S_Cross          ;
           	                                  
121977     	wire        NextTx               ;
           	                                  
121978     	wire        Pwr_Split_Idle       ;
           	                                  
121979     	reg         Ret_BurstType        ;
           	                                  
121980     	reg         Ret_Lock             ;
           	                                  
121981     	reg  [2:0]  Ret_Opc              ;
           	                                  
121982     	reg  [3:0]  Ret_SeqId            ;
           	                                  
121983     	reg         Ret_SeqUnOrdered     ;
           	                                  
121984     	reg  [7:0]  Ret_User             ;
           	                                  
121985     	wire        RxPre                ;
           	                                  
121986     	wire        RxPreStrm            ;
           	                                  
121987     	wire        RxWrap               ;
           	                                  
121988     	wire        Split_Cross          ;
           	                                  
121989     	wire [3:0]  WdCnt                ;
           	                                  
121990     	wire [15:0] uAcc_CrossB1_caseSel ;
           	                                  
121991     	wire [15:0] uAcc_MaxLen1_caseSel ;
           	                                  
121992     	wire [15:0] uAcc_Width1_caseSel  ;
           	                                  
121993     	wire        uCur_Len1S_caseSel   ;
           	                                  
121994     	wire [15:0] uGen_CrossB1_caseSel ;
           	                                  
121995     	wire [15:0] uGen_MaxLen1_caseSel ;
           	                                  
121996     	wire [15:0] uGen_Width1_caseSel  ;
           	                                  
121997     	assign CmdTx_CurIsWrite = CmdRx_CurIsWrite;
           	                                           
121998     	assign u_6afb = GenRx_Req_Opc == 3'b010;
           	                                        
121999     	assign u_fa7a = GenRx_Req_Opc == 3'b101;
           	                                        
122000     	assign GenTx_Req_Vld =
           	                      
122001     		( Idle & GenRx_Req_Vld | ~ Idle & Ret_Opc == 3'b000 | ~ Idle & Ret_Opc == 3'b100 & GenRx_Req_Vld );
           		                                                                                                   
122002     	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	                                              
122003     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
122004     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
122005     	assign RxPreStrm = RxPre & u_b175 == 4'b1101;
           	                                             
122006     	assign End = ~ CurSplit | Idle & CmdRx_Vld & ( u_6afb | u_fa7a | Cur_Strm );
           	                                                                            
122007     	assign Cur_AddrInc = Cur_Addr [11:0] + 12'b000000000001;
           	                                                        
122008     	assign Cur_NextAddr = { Cur_Addr [31:12] , Cur_AddrInc + { 6'b0 , Cur_Len1S } };
           	                                                                                
122009     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121754     ,	Split
           <font color = "green">-1-</font> 	     
121755     ,	Sys_Clk
           <font color = "green">==></font>
121756     ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
121757     ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121759     ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
121760     ,	Sys_Clk_RstN
           <font color = "green">==></font>
121761     ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
121762     ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121774     	input         Sys_Clk_En      ;
           	<font color = "red">-1-</font>                               
121775     	input         Sys_Clk_EnS     ;
           <font color = "green">	==></font>
121776     	input         Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
121777     	input         Sys_Clk_RstN    ;
           <font color = "red">	==></font>
121778     	input         Sys_Clk_Tm      ;
           <font color = "red">	==></font>
121779     	output        Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
121780     	output        Sys_Pwr_WakeUp  ;
           <font color = "red">	==></font>
121781     	input  [7:0]  Width1          ;
           <font color = "red">	==></font>
121782     	wire [63:0] u_214c         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b1000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121812     	assign uLen1S_caseSel =
           	<font color = "green">-1-</font>                       
121813     		{ SplitOnLen & ( ~ SplitOnCross | X ) , SplitOnCross & ( ~ SplitOnLen | ~ X ) } ;
           <font color = "green">		==></font>
121814     	always @( Len1Cross or Len1Len or uLen1S_caseSel ) begin
           	<font color = "red">-2-</font>                                                        
121815     		case ( uLen1S_caseSel )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
121817     			2'b10   : Len1S = Len1Len ;
           			<font color = "red">-1-</font>                           
121818     			default : Len1S = 6'b0 ;
           <font color = "red">			==></font>
121819     		endcase
           <font color = "green">		==></font>
121820     	end
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_167138">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_cbef4870_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
