xrun(64): 23.09-s003: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s003: Started on Dec 12, 2024 at 16:44:53 +07
xrun
	-access +rwc
	-f ./flist
		-sv
		-timescale 1ns/100ps
		./../00_src/singlecycle.sv
		./../00_src/EX_ALU.sv
		./../00_src/EX_BRC.sv
		./../00_src/EX.sv
		./../00_src/HAZARD_DETECT.sv
		./../00_src/ID_CONTROLLER.sv
		./../00_src/ID_IMMGEN.sv
		./../00_src/ID_REGFILE.sv
		./../00_src/ID.sv
		./../00_src/IF_INST_MEM.sv
		./../00_src/IF_MUX_PC.sv
		./../00_src/IF_PC_FOUR.sv
		./../00_src/IF_PC.sv
		./../00_src/IF.sv
		./../00_src/MEM_LSU.sv
		./../00_src/MEM.sv
		./../00_src/REG_EX_MEM.sv
		./../00_src/REG_ID_EX.sv
		./../00_src/REG_IF_ID.sv
		./../00_src/REG_MEM_WB.sv
		./../00_src/WB.sv
		./../01_bench/tlib.svh
		./../01_bench/driver.sv
		./../01_bench/scoreboard.sv
		./../01_bench/tbench.sv
		+xmtop+tbench
file: ./../00_src/singlecycle.sv
	module worklib.singlecycle:sv
		errors: 0, warnings: 0
file: ./../00_src/EX_ALU.sv
	module worklib.addsub:sv
		errors: 0, warnings: 0
	module worklib.EX_ALU:sv
		errors: 0, warnings: 0
file: ./../00_src/EX_BRC.sv
	module worklib.EX_BRC:sv
		errors: 0, warnings: 0
	module worklib.addsub_1:sv
		errors: 0, warnings: 0
file: ./../00_src/EX.sv
	module worklib.EX:sv
		errors: 0, warnings: 0
file: ./../00_src/HAZARD_DETECT.sv
	module worklib.HAZARD_DETECT:sv
		errors: 0, warnings: 0
file: ./../00_src/ID_CONTROLLER.sv
	module worklib.ID_CONTROLLER:sv
		errors: 0, warnings: 0
file: ./../00_src/ID_IMMGEN.sv
	module worklib.ID_IMMGEN:sv
		errors: 0, warnings: 0
file: ./../00_src/ID_REGFILE.sv
	module worklib.ID_REGFILE:sv
		errors: 0, warnings: 0
file: ./../00_src/ID.sv
	module worklib.ID:sv
		errors: 0, warnings: 0
file: ./../00_src/IF_INST_MEM.sv
	module worklib.IF_INST_MEM:sv
		errors: 0, warnings: 0
file: ./../00_src/IF_MUX_PC.sv
	module worklib.IF_MUX_PC:sv
		errors: 0, warnings: 0
file: ./../00_src/IF_PC_FOUR.sv
	module worklib.IF_PC_FOUR:sv
		errors: 0, warnings: 0
file: ./../00_src/IF_PC.sv
	module worklib.IF_PC:sv
		errors: 0, warnings: 0
file: ./../00_src/IF.sv
	module worklib.IF:sv
		errors: 0, warnings: 0
file: ./../00_src/MEM_LSU.sv
	module worklib.MEM_LSU:sv
		errors: 0, warnings: 0
	module worklib.output_buffer:sv
		errors: 0, warnings: 0
	module worklib.input_buffer:sv
		errors: 0, warnings: 0
        mem_array[idx] <= 8'b0;
                    |
xmvlog: *W,BIGWIX (./../00_src/MEM_LSU.sv,333|20): Memory index truncation.
	module worklib.data_mem:sv
		errors: 0, warnings: 1
file: ./../00_src/MEM.sv
	module worklib.MEM:sv
		errors: 0, warnings: 0
file: ./../00_src/REG_EX_MEM.sv
	module worklib.REG_EX_MEM:sv
		errors: 0, warnings: 0
file: ./../00_src/REG_ID_EX.sv
	module worklib.REG_ID_EX:sv
		errors: 0, warnings: 0
file: ./../00_src/REG_IF_ID.sv
	module worklib.REG_IF_ID:sv
		errors: 0, warnings: 0
file: ./../00_src/REG_MEM_WB.sv
	module worklib.REG_MEM_WB:sv
		errors: 0, warnings: 0
file: ./../00_src/WB.sv
	module worklib.WB:sv
		errors: 0, warnings: 0
file: ./../01_bench/driver.sv
	module worklib.driver:sv
		errors: 0, warnings: 0
file: ./../01_bench/scoreboard.sv
	module worklib.scoreboard:sv
		errors: 0, warnings: 0
file: ./../01_bench/tbench.sv
	module worklib.tbench:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x3b8ea4b2
		tbench
	Building instance overlay tables: ......
        $readmemh("../02_test/dump/mem.dump", imem);
                                                 |
xmelab: *W,MEMODR (../00_src/IF_INST_MEM.sv,8|49): $readmem default memory order incompatible with IEEE1364.
............
        mem_array[idx] <= 8'b0;
                    |
xmelab: *W,BIGWIX (../00_src/MEM_LSU.sv,333|20): Memory index truncation.
.. Done
	Generating native compiled code:
		worklib.scoreboard:sv <0x3c1de05c>
			streams:   2, words: 53396
		worklib.WB:sv <0x5f91d054>
			streams:   1, words:   440
		worklib.REG_MEM_WB:sv <0x6320de9b>
			streams:   3, words:  2037
		worklib.data_mem:sv <0x66cde7a0>
			streams:   5, words:  6956
		worklib.output_buffer:sv <0x76c0b081>
			streams:  17, words: 11755
		worklib.input_buffer:sv <0x3106b1a8>
			streams:   4, words:  5353
		worklib.MEM_LSU:sv <0x75aca24d>
			streams:  15, words:  6910
		worklib.MEM:sv <0x51ca1ebe>
			streams:  12, words:  4896
		worklib.REG_EX_MEM:sv <0x3bf1072f>
			streams:   3, words:  2614
		worklib.addsub_1:sv <0x6bbe3109>
			streams:   5, words:  1679
		worklib.EX_BRC:sv <0x2ac60025>
			streams:   1, words:   153
		worklib.addsub:sv <0x3489424b>
			streams:   5, words:  1679
		worklib.EX_ALU:sv <0x6e11bc4c>
			streams:   5, words:  2378
		worklib.EX:sv <0x00c228ed>
			streams:   7, words:  2318
		worklib.REG_ID_EX:sv <0x7161a008>
			streams:   4, words:  5943
		worklib.ID_CONTROLLER:sv <0x594f2f11>
			streams:   6, words:  4325
		worklib.ID_IMMGEN:sv <0x68e73798>
			streams:   1, words:  1579
		worklib.ID_REGFILE:sv <0x1e9059c7>
			streams:   5, words:  2178
		worklib.ID:sv <0x068c5f0e>
			streams:   3, words:   790
		worklib.REG_IF_ID:sv <0x597beaf8>
			streams:   5, words:  1870
		worklib.IF_INST_MEM:sv <0x3a3c3ac9>
			streams:   2, words:   534
		worklib.IF_MUX_PC:sv <0x326b5ba1>
			streams:   1, words:   244
		worklib.IF_PC_FOUR:sv <0x30aa8fc5>
			streams:   1, words:   177
		worklib.IF_PC:sv <0x2611dc6c>
			streams:   2, words:   507
		worklib.IF:sv <0x5a0e0ff8>
			streams:   8, words:  2095
		worklib.HAZARD_DETECT:sv <0x21e2780a>
			streams:   6, words:  3417
		worklib.singlecycle:sv <0x75bc774f>
			streams: 116, words: 29447
		worklib.driver:sv <0x2face05b>
			streams:   3, words:  1060
		worklib.tbench:sv <0x6a75e4fa>
			streams:  34, words:  8748
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  29      29
		Registers:               200     200
		Scalar wires:             93       -
		Expanded wires:           36       2
		Vectored wires:          292       -
		Always blocks:            21      21
		Initial blocks:            5       5
		Cont. assignments:        49      78
		Pseudo assignments:      187       -
		Compilation units:         1       1
		Process Clocks:            9       3
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tbench:sv
Loading snapshot worklib.tbench:sv .................... Done
xcelium> source /tools/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
TEST for SINGLECYCLE
[     3000]:: 1::ADD...............FAILED
[   175400]:: 2::SUB...............FAILED
[   187800]:: 3::XOR...............FAILED
[   199200]:: 4::OR................FAILED
[   210800]:: 5::AND...............FAILED
[   222400]:: 6::SLL...............FAILED
[   232400]:: 7::SRL...............FAILED
[   243800]:: 8::SRA...............FAILED
[   254800]:: 9::SLT...............FAILED
[   265000]::10::SLTU..............FAILED
[   275200]::11::ADDI..............FAILED
[   282400]::12::XORI..............FAILED
[   289600]::13::ORI...............FAILED
[   296600]::14::ANDI..............FAILED
[   303200]::15::SLLI..............FAILED
[   310400]::16::SRLI..............FAILED
[   318400]::17::SRAI..............FAILED
[   326600]::18::SLTI..............FAILED
[   332600]::19::SLTIU.............FAILED
[   338600]::20::LUI...............FAILED
[   344000]::21::AUIPC.............FAILED
[   347800]::22::LW................FAILED
[   356800]::23::LH................FAILED
[   363200]::24::LB................FAILED
[   368800]::25::LHU...............FAILED
[   375400]::26::LBU...............FAILED
[   381000]::27::SW................FAILED
[   386200]::28::SH................FAILED
[   393400]::29::SB................FAILED
[   400200]::30::misaligned........FAILED
[   404600]::31::BEQ...............FAILED
[   407400]::32::BNE...............FAILED
[   410200]::33::BLT...............FAILED
[   415400]::34::BGE...............FAILED
[   420800]::35::BLTU..............FAILED
[   426000]::36::BGEU..............FAILED
[   431400]::37::JAL...............FAILED
[   440800]::38::JALR..............FAILED
[   448800]::39::illegal_insn......PASSED

Timeout...

DUT is considered	P A S S E D

Simulation complete via $finish(1) at time 50 US + 0
../01_bench/tlib.svh:22             $finish;
xcelium> exit
TOOL:	xrun(64)	23.09-s003: Exiting on Dec 12, 2024 at 16:44:55 +07  (total: 00:00:02)
