<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3982" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3982{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3982{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3982{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3982{left:147px;bottom:1088px;}
#t5_3982{left:178px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_3982{left:565px;bottom:1094px;letter-spacing:-0.03px;}
#t7_3982{left:583px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_3982{left:177px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.86px;}
#t9_3982{left:177px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3982{left:121px;bottom:1028px;}
#tb_3982{left:147px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3982{left:69px;bottom:1003px;}
#td_3982{left:95px;bottom:1007px;letter-spacing:-0.21px;}
#te_3982{left:164px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tf_3982{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tg_3982{left:95px;bottom:973px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#th_3982{left:95px;bottom:949px;}
#ti_3982{left:121px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tj_3982{left:121px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tk_3982{left:121px;bottom:905px;}
#tl_3982{left:147px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_3982{left:146px;bottom:891px;letter-spacing:-0.17px;}
#tn_3982{left:121px;bottom:864px;}
#to_3982{left:147px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3982{left:146px;bottom:849px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tq_3982{left:146px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_3982{left:147px;bottom:808px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_3982{left:177px;bottom:784px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tt_3982{left:147px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tu_3982{left:147px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3982{left:147px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3982{left:147px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3982{left:147px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#ty_3982{left:147px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3982{left:147px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_3982{left:147px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3982{left:147px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3982{left:95px;bottom:577px;}
#t13_3982{left:121px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t14_3982{left:121px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3982{left:121px;bottom:544px;letter-spacing:-0.17px;}
#t16_3982{left:95px;bottom:519px;}
#t17_3982{left:121px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3982{left:121px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3982{left:794px;bottom:509px;}
#t1a_3982{left:95px;bottom:478px;}
#t1b_3982{left:121px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3982{left:121px;bottom:461px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t1d_3982{left:121px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1e_3982{left:69px;bottom:418px;}
#t1f_3982{left:95px;bottom:422px;letter-spacing:-0.19px;}
#t1g_3982{left:177px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_3982{left:95px;bottom:405px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t1i_3982{left:95px;bottom:380px;}
#t1j_3982{left:121px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.87px;}
#t1k_3982{left:121px;bottom:364px;letter-spacing:-0.17px;}
#t1l_3982{left:95px;bottom:339px;}
#t1m_3982{left:121px;bottom:339px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_3982{left:121px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1o_3982{left:121px;bottom:296px;}
#t1p_3982{left:147px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1q_3982{left:146px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_3982{left:121px;bottom:254px;}
#t1s_3982{left:147px;bottom:257px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1t_3982{left:69px;bottom:230px;}
#t1u_3982{left:95px;bottom:234px;letter-spacing:-0.19px;}
#t1v_3982{left:165px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_3982{left:95px;bottom:217px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#t1x_3982{left:95px;bottom:192px;}
#t1y_3982{left:121px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1z_3982{left:121px;bottom:176px;letter-spacing:-0.17px;}
#t20_3982{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t21_3982{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_3982{left:91px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_3982{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3982{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3982{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3982{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3982{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3982{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3982{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3982{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3982" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3982Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3982" style="-webkit-user-select: none;"><object width="935" height="1210" data="3982/3982.svg" type="image/svg+xml" id="pdf3982" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3982" class="t s1_3982">26-12 </span><span id="t2_3982" class="t s1_3982">Vol. 3C </span>
<span id="t3_3982" class="t s2_3982">VMX NON-ROOT OPERATION </span>
<span id="t4_3982" class="t s3_3982">— </span><span id="t5_3982" class="t s3_3982">If both controls are 1, the virtual delay is multiplied by 2 </span>
<span id="t6_3982" class="t s4_3982">48 </span>
<span id="t7_3982" class="t s3_3982">(using a shift) to produce a 128-bit </span>
<span id="t8_3982" class="t s3_3982">integer. That product is then divided by the TSC multiplier to produce a 64-bit integer. The physical </span>
<span id="t9_3982" class="t s3_3982">delay is that quotient. </span>
<span id="ta_3982" class="t s5_3982">• </span><span id="tb_3982" class="t s3_3982">If the “RDTSC exiting” VM-execution control is 1, UMWAIT causes a VM exit. </span>
<span id="tc_3982" class="t s6_3982">• </span><span id="td_3982" class="t s7_3982">WRMSR. </span><span id="te_3982" class="t s3_3982">Section 26.1.3 identifies when executions of the WRMSR instruction cause VM exits. If such an </span>
<span id="tf_3982" class="t s3_3982">execution neither a fault due to CPL &gt; 0 nor a VM exit, the instruction’s behavior may be modified for certain </span>
<span id="tg_3982" class="t s3_3982">values of ECX: </span>
<span id="th_3982" class="t s3_3982">— </span><span id="ti_3982" class="t s3_3982">If ECX contains 48H (indicating the IA32_SPEC_CTRL MSR), instruction behavior depends on the setting of </span>
<span id="tj_3982" class="t s3_3982">the “virtualize IA32_SPEC_CTRL” VM-execution control: </span>
<span id="tk_3982" class="t s5_3982">• </span><span id="tl_3982" class="t s3_3982">If the control is 0, WRMSR operates normally, loading the IA32_SPEC_CTRL MSR with the value in </span>
<span id="tm_3982" class="t s3_3982">EAX:EDX. </span>
<span id="tn_3982" class="t s5_3982">• </span><span id="to_3982" class="t s3_3982">If the control is 1, instruction will attempt to write the IA32_SPEC_CTRL MSR using the instruction’s </span>
<span id="tp_3982" class="t s3_3982">source operand, but it will attempt to modify only those bits in positions corresponding to bits cleared in </span>
<span id="tq_3982" class="t s3_3982">the IA32_SPEC_CTRL mask field in the VMCS. </span>
<span id="tr_3982" class="t s3_3982">Specifically, the instruction attempts to write the MSR with the following value: </span>
<span id="ts_3982" class="t s3_3982">(MSR_VAL &amp; ISC_MASK) OR (SRC &amp; NOT ISC_MASK), </span>
<span id="tt_3982" class="t s3_3982">where MSR_VAL is the original value of the MSR, ISC_MASK is the IA32_SPEC_CTRL mask, and SRC is </span>
<span id="tu_3982" class="t s3_3982">the instruction’s source operand. </span>
<span id="tv_3982" class="t s3_3982">Any fault that would result from writing that value to the MSR (e.g., due to a reserved-bit violation) </span>
<span id="tw_3982" class="t s3_3982">occurs normally. Otherwise, the value is written to the MSR. </span>
<span id="tx_3982" class="t s3_3982">Such a write to the MSR will have any side effects that would occur normally had the MSR been written </span>
<span id="ty_3982" class="t s3_3982">with the value indicated above (including any side effects that may result from writing unchanged </span>
<span id="tz_3982" class="t s3_3982">values to the masked bits). </span>
<span id="t10_3982" class="t s3_3982">If the write completes without a fault, the unmodified value of the source operand is written to the </span>
<span id="t11_3982" class="t s3_3982">IA32_SPEC_CTRL shadow field in the VMCS. </span>
<span id="t12_3982" class="t s3_3982">— </span><span id="t13_3982" class="t s3_3982">If ECX contains 79H (indicating IA32_BIOS_UPDT_TRIG MSR), no microcode update is loaded, and control </span>
<span id="t14_3982" class="t s3_3982">passes to the next instruction. This implies that microcode updates cannot be loaded in VMX non-root </span>
<span id="t15_3982" class="t s3_3982">operation. </span>
<span id="t16_3982" class="t s3_3982">— </span><span id="t17_3982" class="t s3_3982">On processors that support Intel PT but which do not allow it to be used in VMX operation, if ECX contains </span>
<span id="t18_3982" class="t s3_3982">570H (indicating the IA32_RTIT_CTL MSR), the instruction causes a general-protection exception. </span>
<span id="t19_3982" class="t s4_3982">1 </span>
<span id="t1a_3982" class="t s3_3982">— </span><span id="t1b_3982" class="t s3_3982">If ECX contains 808H (indicating the TPR MSR), 80BH (the EOI MSR), 830H (the ICR MSR), or 83FH (the </span>
<span id="t1c_3982" class="t s3_3982">self-IPI MSR), instruction behavior may be modified if the “virtualize x2APIC mode” VM-execution control is </span>
<span id="t1d_3982" class="t s3_3982">1; see Section 30.5. </span>
<span id="t1e_3982" class="t s6_3982">• </span><span id="t1f_3982" class="t s7_3982">XRSTORS. </span><span id="t1g_3982" class="t s3_3982">Behavior of the XRSTORS instruction is determined first by the setting of the “enable </span>
<span id="t1h_3982" class="t s3_3982">XSAVES/XRSTORS” VM-execution control: </span>
<span id="t1i_3982" class="t s3_3982">— </span><span id="t1j_3982" class="t s3_3982">If the “enable XSAVES/XRSTORS” VM-execution control is 0, XRSTORS causes an invalid-opcode exception </span>
<span id="t1k_3982" class="t s3_3982">(#UD). </span>
<span id="t1l_3982" class="t s3_3982">— </span><span id="t1m_3982" class="t s3_3982">If the “enable XSAVES/XRSTORS” VM-execution control is 1, treatment is based on the value of the XSS- </span>
<span id="t1n_3982" class="t s3_3982">exiting bitmap (see Section 25.6.21): </span>
<span id="t1o_3982" class="t s5_3982">• </span><span id="t1p_3982" class="t s3_3982">XRSTORS causes a VM exit if any bit is set in the logical-AND of the following three values: EDX:EAX, </span>
<span id="t1q_3982" class="t s3_3982">the IA32_XSS MSR, and the XSS-exiting bitmap. </span>
<span id="t1r_3982" class="t s5_3982">• </span><span id="t1s_3982" class="t s3_3982">Otherwise, XRSTORS operates normally. </span>
<span id="t1t_3982" class="t s6_3982">• </span><span id="t1u_3982" class="t s7_3982">XSAVES. </span><span id="t1v_3982" class="t s3_3982">Behavior of the XSAVES instruction is determined first by the setting of the “enable </span>
<span id="t1w_3982" class="t s3_3982">XSAVES/XRSTORS” VM-execution control: </span>
<span id="t1x_3982" class="t s3_3982">— </span><span id="t1y_3982" class="t s3_3982">If the “enable XSAVES/XRSTORS” VM-execution control is 0, XSAVES causes an invalid-opcode exception </span>
<span id="t1z_3982" class="t s3_3982">(#UD). </span>
<span id="t20_3982" class="t s8_3982">1. </span><span id="t21_3982" class="t s8_3982">Software should read the VMX capability MSR IA32_VMX_MISC to determine whether the processor allows Intel PT to be used in </span>
<span id="t22_3982" class="t s8_3982">VMX operation (see Appendix A.6). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
