
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//c++filt_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401bc0 <ferror@plt+0x60>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 414000 <ferror@plt+0x124a0>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <mkstemps@plt>:
  401790:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <cplus_demangle_name_to_style@plt>:
  4017a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <fputs@plt>:
  4017c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <bfd_scan_vma@plt>:
  4017d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <exit@plt>:
  4017e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <bfd_arch_list@plt>:
  4017f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <bfd_set_default_target@plt>:
  401800:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <ftell@plt>:
  401810:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <sprintf@plt>:
  401820:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <putc@plt>:
  401830:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <fputc@plt>:
  401840:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <cplus_demangle_set_style@plt>:
  401850:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <ctime@plt>:
  401860:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fopen@plt>:
  401880:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <xrealloc@plt>:
  401890:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <bfd_target_list@plt>:
  4018a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <bfd_get_error@plt>:
  4018c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <xmalloc@plt>:
  4018e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <xmalloc_set_program_name@plt>:
  4018f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <xstrdup@plt>:
  401900:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <getc@plt>:
  401910:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <strerror@plt>:
  401920:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <strrchr@plt>:
  401940:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <__gmon_start__@plt>:
  401950:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <bfd_set_format@plt>:
  401960:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <mkdtemp@plt>:
  401970:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <fseek@plt>:
  401980:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <abort@plt>:
  401990:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <access@plt>:
  4019a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <bfd_close_all_done@plt>:
  4019b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <fread_unlocked@plt>:
  4019c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <getopt_long@plt>:
  4019d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <strcmp@plt>:
  4019e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <bfd_printable_arch_mach@plt>:
  4019f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <strtol@plt>:
  401a00:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <bfd_iterate_over_targets@plt>:
  401a10:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <free@plt>:
  401a20:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <bfd_openw@plt>:
  401a30:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <cplus_demangle@plt>:
  401a40:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <fwrite@plt>:
  401a50:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <bfd_set_error_program_name@plt>:
  401a60:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <fflush@plt>:
  401a70:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <strcpy@plt>:
  401a80:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <memchr@plt>:
  401a90:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <mkstemp@plt>:
  401aa0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <xexit@plt>:
  401ab0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <bfd_errmsg@plt>:
  401ac0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <dcgettext@plt>:
  401ad0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <vfprintf@plt>:
  401ae0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <printf@plt>:
  401af0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <__assert_fail@plt>:
  401b00:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <__errno_location@plt>:
  401b10:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <getenv@plt>:
  401b20:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <__xstat@plt>:
  401b30:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <unlink@plt>:
  401b40:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <ferror@plt>:
  401b60:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

Disassembly of section .text:

0000000000401b70 <.text>:
  401b70:	mov	x29, #0x0                   	// #0
  401b74:	mov	x30, #0x0                   	// #0
  401b78:	mov	x5, x0
  401b7c:	ldr	x1, [sp]
  401b80:	add	x2, sp, #0x8
  401b84:	mov	x6, sp
  401b88:	movz	x0, #0x0, lsl #48
  401b8c:	movk	x0, #0x0, lsl #32
  401b90:	movk	x0, #0x40, lsl #16
  401b94:	movk	x0, #0x1c7c
  401b98:	movz	x3, #0x0, lsl #48
  401b9c:	movk	x3, #0x0, lsl #32
  401ba0:	movk	x3, #0x40, lsl #16
  401ba4:	movk	x3, #0x3c08
  401ba8:	movz	x4, #0x0, lsl #48
  401bac:	movk	x4, #0x0, lsl #32
  401bb0:	movk	x4, #0x40, lsl #16
  401bb4:	movk	x4, #0x3c88
  401bb8:	bl	4018b0 <__libc_start_main@plt>
  401bbc:	bl	401990 <abort@plt>
  401bc0:	adrp	x0, 414000 <ferror@plt+0x124a0>
  401bc4:	ldr	x0, [x0, #4064]
  401bc8:	cbz	x0, 401bd0 <ferror@plt+0x70>
  401bcc:	b	401950 <__gmon_start__@plt>
  401bd0:	ret
  401bd4:	nop
  401bd8:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401bdc:	add	x0, x0, #0x218
  401be0:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401be4:	add	x1, x1, #0x218
  401be8:	cmp	x1, x0
  401bec:	b.eq	401c04 <ferror@plt+0xa4>  // b.none
  401bf0:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401bf4:	ldr	x1, [x1, #3240]
  401bf8:	cbz	x1, 401c04 <ferror@plt+0xa4>
  401bfc:	mov	x16, x1
  401c00:	br	x16
  401c04:	ret
  401c08:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401c0c:	add	x0, x0, #0x218
  401c10:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401c14:	add	x1, x1, #0x218
  401c18:	sub	x1, x1, x0
  401c1c:	lsr	x2, x1, #63
  401c20:	add	x1, x2, x1, asr #3
  401c24:	cmp	xzr, x1, asr #1
  401c28:	asr	x1, x1, #1
  401c2c:	b.eq	401c44 <ferror@plt+0xe4>  // b.none
  401c30:	adrp	x2, 403000 <ferror@plt+0x14a0>
  401c34:	ldr	x2, [x2, #3248]
  401c38:	cbz	x2, 401c44 <ferror@plt+0xe4>
  401c3c:	mov	x16, x2
  401c40:	br	x16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-32]!
  401c4c:	mov	x29, sp
  401c50:	str	x19, [sp, #16]
  401c54:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401c58:	ldrb	w0, [x19, #584]
  401c5c:	cbnz	w0, 401c6c <ferror@plt+0x10c>
  401c60:	bl	401bd8 <ferror@plt+0x78>
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	strb	w0, [x19, #584]
  401c6c:	ldr	x19, [sp, #16]
  401c70:	ldp	x29, x30, [sp], #32
  401c74:	ret
  401c78:	b	401c08 <ferror@plt+0xa8>
  401c7c:	sub	sp, sp, #0x70
  401c80:	stp	x29, x30, [sp, #16]
  401c84:	add	x29, sp, #0x10
  401c88:	stp	x28, x27, [sp, #32]
  401c8c:	stp	x26, x25, [sp, #48]
  401c90:	stp	x24, x23, [sp, #64]
  401c94:	stp	x22, x21, [sp, #80]
  401c98:	stp	x20, x19, [sp, #96]
  401c9c:	stur	w0, [x29, #-4]
  401ca0:	str	x1, [sp]
  401ca4:	ldr	x0, [x1]
  401ca8:	adrp	x21, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  401cac:	str	x0, [x21, #616]
  401cb0:	bl	4018f0 <xmalloc_set_program_name@plt>
  401cb4:	ldr	x0, [x21, #616]
  401cb8:	bl	401a60 <bfd_set_error_program_name@plt>
  401cbc:	sub	x0, x29, #0x4
  401cc0:	mov	x1, sp
  401cc4:	bl	403670 <ferror@plt+0x1b10>
  401cc8:	adrp	x19, 403000 <ferror@plt+0x14a0>
  401ccc:	adrp	x20, 403000 <ferror@plt+0x14a0>
  401cd0:	adrp	x23, 403000 <ferror@plt+0x14a0>
  401cd4:	add	x19, x19, #0xed0
  401cd8:	add	x20, x20, #0xd30
  401cdc:	add	x23, x23, #0xcb8
  401ce0:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  401ce4:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  401ce8:	mov	w26, #0x1                   	// #1
  401cec:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  401cf0:	ldur	w0, [x29, #-4]
  401cf4:	ldr	x1, [sp]
  401cf8:	mov	x2, x19
  401cfc:	mov	x3, x20
  401d00:	mov	x4, xzr
  401d04:	bl	4019d0 <getopt_long@plt>
  401d08:	add	w8, w0, #0x1
  401d0c:	cmp	w8, #0x77
  401d10:	b.hi	401cf0 <ferror@plt+0x190>  // b.pmore
  401d14:	adr	x9, 401cf0 <ferror@plt+0x190>
  401d18:	ldrb	w10, [x23, x8]
  401d1c:	add	x9, x9, x10, lsl #2
  401d20:	br	x9
  401d24:	ldr	w8, [x24, #528]
  401d28:	and	w8, w8, #0xfffbffff
  401d2c:	str	w8, [x24, #528]
  401d30:	b	401cf0 <ferror@plt+0x190>
  401d34:	ldr	x0, [x22, #552]
  401d38:	bl	4017a0 <cplus_demangle_name_to_style@plt>
  401d3c:	cbz	w0, 401f70 <ferror@plt+0x410>
  401d40:	bl	401850 <cplus_demangle_set_style@plt>
  401d44:	b	401cf0 <ferror@plt+0x190>
  401d48:	ldr	w8, [x24, #528]
  401d4c:	and	w8, w8, #0xfffffffe
  401d50:	str	w8, [x24, #528]
  401d54:	b	401cf0 <ferror@plt+0x190>
  401d58:	ldr	w8, [x24, #528]
  401d5c:	orr	w8, w8, #0x40000
  401d60:	str	w8, [x24, #528]
  401d64:	b	401cf0 <ferror@plt+0x190>
  401d68:	strb	w26, [x25, #588]
  401d6c:	b	401cf0 <ferror@plt+0x190>
  401d70:	ldr	w8, [x24, #528]
  401d74:	orr	w8, w8, #0x10
  401d78:	str	w8, [x24, #528]
  401d7c:	b	401cf0 <ferror@plt+0x190>
  401d80:	strb	wzr, [x25, #588]
  401d84:	b	401cf0 <ferror@plt+0x190>
  401d88:	ldr	w8, [x24, #528]
  401d8c:	and	w8, w8, #0xfffffff7
  401d90:	str	w8, [x24, #528]
  401d94:	b	401cf0 <ferror@plt+0x190>
  401d98:	adrp	x0, 403000 <ferror@plt+0x14a0>
  401d9c:	add	x0, x0, #0xedc
  401da0:	bl	40315c <ferror@plt+0x15fc>
  401da4:	b	401f4c <ferror@plt+0x3ec>
  401da8:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401dac:	ldr	w8, [x19, #560]
  401db0:	ldur	w9, [x29, #-4]
  401db4:	cmp	w8, w9
  401db8:	b.ge	401df4 <ferror@plt+0x294>  // b.tcont
  401dbc:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  401dc0:	ldr	x9, [sp]
  401dc4:	ldr	x0, [x9, w8, sxtw #3]
  401dc8:	bl	4020f0 <ferror@plt+0x590>
  401dcc:	ldr	x1, [x20, #568]
  401dd0:	mov	w0, #0xa                   	// #10
  401dd4:	bl	401830 <putc@plt>
  401dd8:	ldr	w8, [x19, #560]
  401ddc:	ldur	w9, [x29, #-4]
  401de0:	add	w8, w8, #0x1
  401de4:	cmp	w8, w9
  401de8:	str	w8, [x19, #560]
  401dec:	b.lt	401dc0 <ferror@plt+0x260>  // b.tstop
  401df0:	b	401f4c <ferror@plt+0x3ec>
  401df4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401df8:	ldr	w8, [x8, #536]
  401dfc:	cmp	w8, #0x8, lsl #12
  401e00:	b.ge	401e20 <ferror@plt+0x2c0>  // b.tcont
  401e04:	cmp	w8, #0x4
  401e08:	b.eq	401e34 <ferror@plt+0x2d4>  // b.none
  401e0c:	cmp	w8, #0x100
  401e10:	b.eq	401e34 <ferror@plt+0x2d4>  // b.none
  401e14:	cmp	w8, #0x4, lsl #12
  401e18:	b.eq	401e34 <ferror@plt+0x2d4>  // b.none
  401e1c:	b	401fb4 <ferror@plt+0x454>
  401e20:	b.eq	401e34 <ferror@plt+0x2d4>  // b.none
  401e24:	cmp	w8, #0x20, lsl #12
  401e28:	b.eq	401e34 <ferror@plt+0x2d4>  // b.none
  401e2c:	cmp	w8, #0x10, lsl #12
  401e30:	b.ne	401fb4 <ferror@plt+0x454>  // b.any
  401e34:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  401e38:	ldr	x0, [x22, #576]
  401e3c:	bl	401910 <getc@plt>
  401e40:	cmn	w0, #0x1
  401e44:	b.eq	401f3c <ferror@plt+0x3dc>  // b.none
  401e48:	adrp	x23, 414000 <ferror@plt+0x124a0>
  401e4c:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  401e50:	mov	w21, w0
  401e54:	mov	x28, xzr
  401e58:	mov	w27, wzr
  401e5c:	add	x23, x23, #0xaf8
  401e60:	mov	w24, #0x8c                  	// #140
  401e64:	mov	w25, #0x7ffd                	// #32765
  401e68:	adrp	x26, 415000 <memcpy@GLIBC_2.17>
  401e6c:	add	x20, x20, #0x24d
  401e70:	b	401e90 <ferror@plt+0x330>
  401e74:	ldr	x0, [x22, #576]
  401e78:	bl	401910 <getc@plt>
  401e7c:	mov	w21, w0
  401e80:	mov	x28, xzr
  401e84:	cmn	w0, #0x1
  401e88:	mov	w27, wzr
  401e8c:	b.eq	401f3c <ferror@plt+0x3dc>  // b.none
  401e90:	and	w8, w21, #0xff
  401e94:	ldrh	w8, [x23, w8, uxtw #1]
  401e98:	tst	w8, w24
  401e9c:	b.eq	401eac <ferror@plt+0x34c>  // b.none
  401ea0:	cmp	x28, x25
  401ea4:	b.ls	401ecc <ferror@plt+0x36c>  // b.plast
  401ea8:	b	401efc <ferror@plt+0x39c>
  401eac:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401eb0:	mov	w2, #0x4                   	// #4
  401eb4:	add	x0, x0, #0x38f
  401eb8:	mov	w1, w21
  401ebc:	bl	401a90 <memchr@plt>
  401ec0:	cmp	x28, x25
  401ec4:	b.hi	401ef8 <ferror@plt+0x398>  // b.pmore
  401ec8:	cbz	x0, 401ef8 <ferror@plt+0x398>
  401ecc:	ldr	x0, [x22, #576]
  401ed0:	add	x19, x28, #0x1
  401ed4:	add	w27, w27, #0x1
  401ed8:	strb	w21, [x20, x28]
  401edc:	bl	401910 <getc@plt>
  401ee0:	mov	w21, w0
  401ee4:	cmn	w0, #0x1
  401ee8:	mov	x28, x19
  401eec:	b.ne	401e90 <ferror@plt+0x330>  // b.any
  401ef0:	mov	w19, #0x1                   	// #1
  401ef4:	b	401f04 <ferror@plt+0x3a4>
  401ef8:	cbz	w28, 401f34 <ferror@plt+0x3d4>
  401efc:	mov	w19, wzr
  401f00:	mov	w27, w28
  401f04:	mov	x0, x20
  401f08:	strb	wzr, [x20, w27, uxtw]
  401f0c:	bl	4020f0 <ferror@plt+0x590>
  401f10:	ldr	x1, [x26, #568]
  401f14:	tbnz	w19, #0, 401f44 <ferror@plt+0x3e4>
  401f18:	mov	w0, w21
  401f1c:	bl	401830 <putc@plt>
  401f20:	cmp	w21, #0xa
  401f24:	b.ne	401e74 <ferror@plt+0x314>  // b.any
  401f28:	ldr	x0, [x26, #568]
  401f2c:	bl	401a70 <fflush@plt>
  401f30:	b	401e74 <ferror@plt+0x314>
  401f34:	ldr	x1, [x26, #568]
  401f38:	b	401f18 <ferror@plt+0x3b8>
  401f3c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f40:	ldr	x1, [x8, #568]
  401f44:	mov	x0, x1
  401f48:	bl	401a70 <fflush@plt>
  401f4c:	mov	w0, wzr
  401f50:	ldp	x20, x19, [sp, #96]
  401f54:	ldp	x22, x21, [sp, #80]
  401f58:	ldp	x24, x23, [sp, #64]
  401f5c:	ldp	x26, x25, [sp, #48]
  401f60:	ldp	x28, x27, [sp, #32]
  401f64:	ldp	x29, x30, [sp, #16]
  401f68:	add	sp, sp, #0x70
  401f6c:	ret
  401f70:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f74:	ldr	x2, [x21, #616]
  401f78:	ldr	x0, [x8, #544]
  401f7c:	ldr	x3, [x22, #552]
  401f80:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401f84:	add	x1, x1, #0xee4
  401f88:	bl	401b50 <fprintf@plt>
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	b	401f50 <ferror@plt+0x3f0>
  401f94:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f98:	ldr	x0, [x8, #544]
  401f9c:	mov	w1, #0x1                   	// #1
  401fa0:	bl	401fc0 <ferror@plt+0x460>
  401fa4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401fa8:	ldr	x0, [x8, #568]
  401fac:	mov	w1, wzr
  401fb0:	bl	401fc0 <ferror@plt+0x460>
  401fb4:	adrp	x0, 403000 <ferror@plt+0x14a0>
  401fb8:	add	x0, x0, #0xf07
  401fbc:	bl	40251c <ferror@plt+0x9bc>
  401fc0:	stp	x29, x30, [sp, #-48]!
  401fc4:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  401fc8:	ldr	x2, [x8, #616]
  401fcc:	stp	x20, x19, [sp, #32]
  401fd0:	mov	w19, w1
  401fd4:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401fd8:	add	x1, x1, #0xfb5
  401fdc:	stp	x22, x21, [sp, #16]
  401fe0:	mov	x29, sp
  401fe4:	mov	x20, x0
  401fe8:	bl	401b50 <fprintf@plt>
  401fec:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401ff0:	adrp	x2, 403000 <ferror@plt+0x14a0>
  401ff4:	add	x1, x1, #0xfda
  401ff8:	add	x2, x2, #0xf06
  401ffc:	mov	x0, x20
  402000:	bl	401b50 <fprintf@plt>
  402004:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402008:	adrp	x2, 404000 <ferror@plt+0x24a0>
  40200c:	add	x1, x1, #0x28
  402010:	add	x2, x2, #0x6c
  402014:	mov	x0, x20
  402018:	bl	401b50 <fprintf@plt>
  40201c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402020:	add	x0, x0, #0x77
  402024:	mov	w1, #0x184                 	// #388
  402028:	mov	w2, #0x1                   	// #1
  40202c:	mov	x3, x20
  402030:	bl	401a50 <fwrite@plt>
  402034:	adrp	x21, 414000 <ferror@plt+0x124a0>
  402038:	add	x21, x21, #0xcf8
  40203c:	ldr	x2, [x21]
  402040:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402044:	add	x1, x1, #0x387
  402048:	mov	x0, x20
  40204c:	bl	401b50 <fprintf@plt>
  402050:	ldr	w8, [x21, #32]
  402054:	cbz	w8, 402080 <ferror@plt+0x520>
  402058:	add	x22, x21, #0x18
  40205c:	adrp	x21, 404000 <ferror@plt+0x24a0>
  402060:	add	x21, x21, #0x38b
  402064:	ldr	x2, [x22]
  402068:	mov	x0, x20
  40206c:	mov	x1, x21
  402070:	bl	401b50 <fprintf@plt>
  402074:	ldr	w8, [x22, #32]
  402078:	add	x22, x22, #0x18
  40207c:	cbnz	w8, 402064 <ferror@plt+0x504>
  402080:	mov	w0, #0x7d                  	// #125
  402084:	mov	x1, x20
  402088:	bl	401840 <fputc@plt>
  40208c:	adrp	x0, 403000 <ferror@plt+0x14a0>
  402090:	add	x0, x0, #0xfd7
  402094:	mov	w1, #0x2                   	// #2
  402098:	mov	w2, #0x1                   	// #1
  40209c:	mov	x3, x20
  4020a0:	bl	401a50 <fwrite@plt>
  4020a4:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4020a8:	add	x0, x0, #0x1fc
  4020ac:	mov	w1, #0x150                 	// #336
  4020b0:	mov	w2, #0x1                   	// #1
  4020b4:	mov	x3, x20
  4020b8:	bl	401a50 <fwrite@plt>
  4020bc:	cbnz	w19, 4020e8 <ferror@plt+0x588>
  4020c0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4020c4:	add	x1, x1, #0x34d
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	mov	x0, xzr
  4020d0:	bl	401ad0 <dcgettext@plt>
  4020d4:	adrp	x2, 404000 <ferror@plt+0x24a0>
  4020d8:	mov	x1, x0
  4020dc:	add	x2, x2, #0x361
  4020e0:	mov	x0, x20
  4020e4:	bl	401b50 <fprintf@plt>
  4020e8:	mov	w0, w19
  4020ec:	bl	4017e0 <exit@plt>
  4020f0:	stp	x29, x30, [sp, #-32]!
  4020f4:	stp	x20, x19, [sp, #16]
  4020f8:	ldrb	w8, [x0]
  4020fc:	mov	x19, x0
  402100:	mov	x29, sp
  402104:	cmp	w8, #0x2e
  402108:	b.eq	402114 <ferror@plt+0x5b4>  // b.none
  40210c:	cmp	w8, #0x24
  402110:	b.ne	40211c <ferror@plt+0x5bc>  // b.any
  402114:	mov	w8, #0x1                   	// #1
  402118:	b	402120 <ferror@plt+0x5c0>
  40211c:	mov	w8, wzr
  402120:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402124:	ldrb	w9, [x9, #588]
  402128:	cmp	w9, #0x1
  40212c:	b.ne	40213c <ferror@plt+0x5dc>  // b.any
  402130:	ldrb	w9, [x19, w8, uxtw]
  402134:	cmp	w9, #0x5f
  402138:	cinc	w8, w8, eq  // eq = none
  40213c:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402140:	ldr	w1, [x9, #528]
  402144:	add	x0, x19, x8
  402148:	bl	401a40 <cplus_demangle@plt>
  40214c:	cbz	x0, 402190 <ferror@plt+0x630>
  402150:	ldrb	w8, [x19]
  402154:	mov	x20, x0
  402158:	cmp	w8, #0x2e
  40215c:	b.ne	402170 <ferror@plt+0x610>  // b.any
  402160:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402164:	ldr	x1, [x8, #568]
  402168:	mov	w0, #0x2e                  	// #46
  40216c:	bl	401830 <putc@plt>
  402170:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402174:	add	x0, x0, #0x404
  402178:	mov	x1, x20
  40217c:	bl	401af0 <printf@plt>
  402180:	mov	x0, x20
  402184:	ldp	x20, x19, [sp, #16]
  402188:	ldp	x29, x30, [sp], #32
  40218c:	b	401a20 <free@plt>
  402190:	mov	x1, x19
  402194:	ldp	x20, x19, [sp, #16]
  402198:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40219c:	add	x0, x0, #0x404
  4021a0:	ldp	x29, x30, [sp], #32
  4021a4:	b	401af0 <printf@plt>
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	stp	x20, x19, [sp, #16]
  4021b0:	mov	x29, sp
  4021b4:	mov	x19, x0
  4021b8:	bl	4018c0 <bfd_get_error@plt>
  4021bc:	cbnz	w0, 4021d8 <ferror@plt+0x678>
  4021c0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4021c4:	add	x1, x1, #0x393
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	401ad0 <dcgettext@plt>
  4021d4:	b	4021dc <ferror@plt+0x67c>
  4021d8:	bl	401ac0 <bfd_errmsg@plt>
  4021dc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4021e0:	mov	x20, x0
  4021e4:	ldr	x0, [x8, #568]
  4021e8:	bl	401a70 <fflush@plt>
  4021ec:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4021f0:	adrp	x9, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4021f4:	ldr	x0, [x8, #544]
  4021f8:	ldr	x2, [x9, #616]
  4021fc:	cbnz	x19, 402218 <ferror@plt+0x6b8>
  402200:	mov	x3, x20
  402204:	ldp	x20, x19, [sp, #16]
  402208:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40220c:	add	x1, x1, #0x3ae
  402210:	ldp	x29, x30, [sp], #32
  402214:	b	401b50 <fprintf@plt>
  402218:	mov	x3, x19
  40221c:	mov	x4, x20
  402220:	ldp	x20, x19, [sp, #16]
  402224:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402228:	add	x1, x1, #0x3aa
  40222c:	ldp	x29, x30, [sp], #32
  402230:	b	401b50 <fprintf@plt>
  402234:	sub	sp, sp, #0x130
  402238:	stp	x29, x30, [sp, #224]
  40223c:	add	x29, sp, #0xe0
  402240:	str	x28, [sp, #240]
  402244:	stp	x24, x23, [sp, #256]
  402248:	stp	x22, x21, [sp, #272]
  40224c:	stp	x20, x19, [sp, #288]
  402250:	mov	x19, x3
  402254:	mov	x22, x2
  402258:	mov	x23, x1
  40225c:	mov	x21, x0
  402260:	stp	x4, x5, [x29, #-96]
  402264:	stp	x6, x7, [x29, #-80]
  402268:	stp	q0, q1, [sp]
  40226c:	stp	q2, q3, [sp, #32]
  402270:	stp	q4, q5, [sp, #64]
  402274:	stp	q6, q7, [sp, #96]
  402278:	bl	4018c0 <bfd_get_error@plt>
  40227c:	cbnz	w0, 402298 <ferror@plt+0x738>
  402280:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402284:	add	x1, x1, #0x393
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	401ad0 <dcgettext@plt>
  402294:	b	40229c <ferror@plt+0x73c>
  402298:	bl	401ac0 <bfd_errmsg@plt>
  40229c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4022a0:	mov	x20, x0
  4022a4:	ldr	x0, [x8, #568]
  4022a8:	bl	401a70 <fflush@plt>
  4022ac:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  4022b0:	adrp	x11, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4022b4:	sub	x9, x29, #0x60
  4022b8:	ldr	x1, [x24, #544]
  4022bc:	ldr	x0, [x11, #616]
  4022c0:	add	x8, x29, #0x50
  4022c4:	add	x9, x9, #0x20
  4022c8:	mov	x10, sp
  4022cc:	stp	x8, x9, [x29, #-32]
  4022d0:	mov	x8, #0xffffffffffffffe0    	// #-32
  4022d4:	add	x10, x10, #0x80
  4022d8:	movk	x8, #0xff80, lsl #32
  4022dc:	stp	x10, x8, [x29, #-16]
  4022e0:	bl	4017c0 <fputs@plt>
  4022e4:	cbz	x23, 4022fc <ferror@plt+0x79c>
  4022e8:	cbnz	x21, 4022f8 <ferror@plt+0x798>
  4022ec:	mov	x0, x23
  4022f0:	bl	402398 <ferror@plt+0x838>
  4022f4:	mov	x21, x0
  4022f8:	cbnz	x22, 402374 <ferror@plt+0x814>
  4022fc:	ldr	x0, [x24, #544]
  402300:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402304:	add	x1, x1, #0x402
  402308:	mov	x2, x21
  40230c:	bl	401b50 <fprintf@plt>
  402310:	cbz	x19, 402344 <ferror@plt+0x7e4>
  402314:	ldr	x3, [x24, #544]
  402318:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40231c:	add	x0, x0, #0x3c1
  402320:	mov	w1, #0x2                   	// #2
  402324:	mov	w2, #0x1                   	// #1
  402328:	bl	401a50 <fwrite@plt>
  40232c:	ldp	q0, q1, [x29, #-32]
  402330:	ldr	x0, [x24, #544]
  402334:	sub	x2, x29, #0x40
  402338:	mov	x1, x19
  40233c:	stp	q0, q1, [x29, #-64]
  402340:	bl	401ae0 <vfprintf@plt>
  402344:	ldr	x0, [x24, #544]
  402348:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40234c:	add	x1, x1, #0x3b0
  402350:	mov	x2, x20
  402354:	bl	401b50 <fprintf@plt>
  402358:	ldp	x20, x19, [sp, #288]
  40235c:	ldp	x22, x21, [sp, #272]
  402360:	ldp	x24, x23, [sp, #256]
  402364:	ldr	x28, [sp, #240]
  402368:	ldp	x29, x30, [sp, #224]
  40236c:	add	sp, sp, #0x130
  402370:	ret
  402374:	ldr	x3, [x22]
  402378:	ldr	x0, [x24, #544]
  40237c:	cbz	x3, 402300 <ferror@plt+0x7a0>
  402380:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402384:	add	x1, x1, #0x3b6
  402388:	mov	x2, x21
  40238c:	bl	401b50 <fprintf@plt>
  402390:	cbnz	x19, 402314 <ferror@plt+0x7b4>
  402394:	b	402344 <ferror@plt+0x7e4>
  402398:	stp	x29, x30, [sp, #-64]!
  40239c:	str	x23, [sp, #16]
  4023a0:	stp	x22, x21, [sp, #32]
  4023a4:	stp	x20, x19, [sp, #48]
  4023a8:	mov	x29, sp
  4023ac:	cbz	x0, 402468 <ferror@plt+0x908>
  4023b0:	ldr	x8, [x0, #208]
  4023b4:	mov	x19, x0
  4023b8:	cbz	x8, 402450 <ferror@plt+0x8f0>
  4023bc:	ldrb	w9, [x8, #76]
  4023c0:	tbnz	w9, #7, 402450 <ferror@plt+0x8f0>
  4023c4:	ldr	x20, [x8]
  4023c8:	mov	x0, x20
  4023cc:	bl	4017b0 <strlen@plt>
  4023d0:	ldr	x21, [x19]
  4023d4:	mov	x22, x0
  4023d8:	mov	x0, x21
  4023dc:	bl	4017b0 <strlen@plt>
  4023e0:	adrp	x23, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4023e4:	ldr	x8, [x23, #592]
  4023e8:	add	x9, x22, x0
  4023ec:	add	x22, x9, #0x3
  4023f0:	cmp	x22, x8
  4023f4:	b.ls	40242c <ferror@plt+0x8cc>  // b.plast
  4023f8:	cbz	x8, 402408 <ferror@plt+0x8a8>
  4023fc:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  402400:	ldr	x0, [x8, #600]
  402404:	bl	401a20 <free@plt>
  402408:	add	x0, x22, x22, lsr #1
  40240c:	str	x0, [x23, #592]
  402410:	bl	4018e0 <xmalloc@plt>
  402414:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  402418:	str	x0, [x8, #600]
  40241c:	ldr	x8, [x19, #208]
  402420:	ldr	x21, [x19]
  402424:	ldr	x20, [x8]
  402428:	b	402434 <ferror@plt+0x8d4>
  40242c:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  402430:	ldr	x0, [x8, #600]
  402434:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402438:	add	x1, x1, #0x60d
  40243c:	mov	x2, x20
  402440:	mov	x3, x21
  402444:	bl	401820 <sprintf@plt>
  402448:	adrp	x19, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  40244c:	add	x19, x19, #0x258
  402450:	ldr	x0, [x19]
  402454:	ldp	x20, x19, [sp, #48]
  402458:	ldp	x22, x21, [sp, #32]
  40245c:	ldr	x23, [sp, #16]
  402460:	ldp	x29, x30, [sp], #64
  402464:	ret
  402468:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40246c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402470:	adrp	x3, 404000 <ferror@plt+0x24a0>
  402474:	add	x0, x0, #0x5b6
  402478:	add	x1, x1, #0x5c3
  40247c:	add	x3, x3, #0x5db
  402480:	mov	w2, #0x281                 	// #641
  402484:	bl	401b00 <__assert_fail@plt>
  402488:	stp	x29, x30, [sp, #-16]!
  40248c:	mov	x29, sp
  402490:	bl	4021a8 <ferror@plt+0x648>
  402494:	mov	w0, #0x1                   	// #1
  402498:	bl	401ab0 <xexit@plt>
  40249c:	sub	sp, sp, #0x50
  4024a0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x8, [x8, #568]
  4024a8:	stp	x20, x19, [sp, #64]
  4024ac:	mov	x20, x0
  4024b0:	stp	x29, x30, [sp, #32]
  4024b4:	mov	x0, x8
  4024b8:	str	x21, [sp, #48]
  4024bc:	add	x29, sp, #0x20
  4024c0:	mov	x19, x1
  4024c4:	bl	401a70 <fflush@plt>
  4024c8:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4024cc:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4024d0:	ldr	x0, [x21, #544]
  4024d4:	ldr	x2, [x8, #616]
  4024d8:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4024dc:	add	x1, x1, #0x3bf
  4024e0:	bl	401b50 <fprintf@plt>
  4024e4:	ldp	q1, q0, [x19]
  4024e8:	ldr	x0, [x21, #544]
  4024ec:	mov	x2, sp
  4024f0:	mov	x1, x20
  4024f4:	stp	q1, q0, [sp]
  4024f8:	bl	401ae0 <vfprintf@plt>
  4024fc:	ldr	x1, [x21, #544]
  402500:	mov	w0, #0xa                   	// #10
  402504:	bl	401830 <putc@plt>
  402508:	ldp	x20, x19, [sp, #64]
  40250c:	ldr	x21, [sp, #48]
  402510:	ldp	x29, x30, [sp, #32]
  402514:	add	sp, sp, #0x50
  402518:	ret
  40251c:	sub	sp, sp, #0x120
  402520:	stp	x29, x30, [sp, #256]
  402524:	add	x29, sp, #0x100
  402528:	mov	x8, #0xffffffffffffffc8    	// #-56
  40252c:	mov	x9, sp
  402530:	sub	x10, x29, #0x78
  402534:	movk	x8, #0xff80, lsl #32
  402538:	add	x11, x29, #0x20
  40253c:	add	x9, x9, #0x80
  402540:	add	x10, x10, #0x38
  402544:	stp	x9, x8, [x29, #-16]
  402548:	stp	x11, x10, [x29, #-32]
  40254c:	stp	x1, x2, [x29, #-120]
  402550:	stp	x3, x4, [x29, #-104]
  402554:	stp	x5, x6, [x29, #-88]
  402558:	stur	x7, [x29, #-72]
  40255c:	stp	q0, q1, [sp]
  402560:	ldp	q0, q1, [x29, #-32]
  402564:	sub	x1, x29, #0x40
  402568:	str	x28, [sp, #272]
  40256c:	stp	q2, q3, [sp, #32]
  402570:	stp	q4, q5, [sp, #64]
  402574:	stp	q6, q7, [sp, #96]
  402578:	stp	q0, q1, [x29, #-64]
  40257c:	bl	40249c <ferror@plt+0x93c>
  402580:	mov	w0, #0x1                   	// #1
  402584:	bl	401ab0 <xexit@plt>
  402588:	sub	sp, sp, #0x150
  40258c:	stp	x29, x30, [sp, #288]
  402590:	add	x29, sp, #0x120
  402594:	mov	x8, #0xffffffffffffffc8    	// #-56
  402598:	mov	x9, sp
  40259c:	add	x10, sp, #0x88
  4025a0:	movk	x8, #0xff80, lsl #32
  4025a4:	add	x11, x29, #0x30
  4025a8:	add	x9, x9, #0x80
  4025ac:	add	x10, x10, #0x38
  4025b0:	adrp	x12, 415000 <memcpy@GLIBC_2.17>
  4025b4:	stp	x9, x8, [x29, #-48]
  4025b8:	stp	x11, x10, [x29, #-64]
  4025bc:	stp	x20, x19, [sp, #320]
  4025c0:	mov	x19, x0
  4025c4:	stp	q0, q1, [sp]
  4025c8:	ldr	x0, [x12, #568]
  4025cc:	ldp	q0, q1, [x29, #-64]
  4025d0:	str	x28, [sp, #304]
  4025d4:	stp	x1, x2, [sp, #136]
  4025d8:	stp	x3, x4, [sp, #152]
  4025dc:	stp	x5, x6, [sp, #168]
  4025e0:	str	x7, [sp, #184]
  4025e4:	stp	q2, q3, [sp, #32]
  4025e8:	stp	q4, q5, [sp, #64]
  4025ec:	stp	q6, q7, [sp, #96]
  4025f0:	stp	q0, q1, [x29, #-96]
  4025f4:	bl	401a70 <fflush@plt>
  4025f8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4025fc:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  402600:	ldr	x0, [x20, #544]
  402604:	ldr	x2, [x8, #616]
  402608:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40260c:	add	x1, x1, #0x3bf
  402610:	bl	401b50 <fprintf@plt>
  402614:	ldp	q0, q1, [x29, #-96]
  402618:	ldr	x0, [x20, #544]
  40261c:	sub	x2, x29, #0x20
  402620:	mov	x1, x19
  402624:	stp	q0, q1, [x29, #-32]
  402628:	bl	401ae0 <vfprintf@plt>
  40262c:	ldr	x1, [x20, #544]
  402630:	mov	w0, #0xa                   	// #10
  402634:	bl	401830 <putc@plt>
  402638:	ldp	x20, x19, [sp, #320]
  40263c:	ldr	x28, [sp, #304]
  402640:	ldp	x29, x30, [sp, #288]
  402644:	add	sp, sp, #0x150
  402648:	ret
  40264c:	stp	x29, x30, [sp, #-32]!
  402650:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402654:	add	x0, x0, #0x3c4
  402658:	str	x19, [sp, #16]
  40265c:	mov	x29, sp
  402660:	bl	401800 <bfd_set_default_target@plt>
  402664:	cbz	w0, 402674 <ferror@plt+0xb14>
  402668:	ldr	x19, [sp, #16]
  40266c:	ldp	x29, x30, [sp], #32
  402670:	ret
  402674:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402678:	add	x1, x1, #0x3de
  40267c:	mov	w2, #0x5                   	// #5
  402680:	mov	x0, xzr
  402684:	bl	401ad0 <dcgettext@plt>
  402688:	mov	x19, x0
  40268c:	bl	4018c0 <bfd_get_error@plt>
  402690:	bl	401ac0 <bfd_errmsg@plt>
  402694:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402698:	mov	x2, x0
  40269c:	add	x1, x1, #0x3c4
  4026a0:	mov	x0, x19
  4026a4:	bl	40251c <ferror@plt+0x9bc>
  4026a8:	stp	x29, x30, [sp, #-48]!
  4026ac:	stp	x20, x19, [sp, #32]
  4026b0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x8, [x8, #568]
  4026b8:	mov	x19, x0
  4026bc:	str	x21, [sp, #16]
  4026c0:	mov	x29, sp
  4026c4:	mov	x0, x8
  4026c8:	bl	401a70 <fflush@plt>
  4026cc:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4026d0:	ldr	x20, [x21, #544]
  4026d4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4026d8:	add	x1, x1, #0x407
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401ad0 <dcgettext@plt>
  4026e8:	adrp	x8, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4026ec:	ldr	x2, [x8, #616]
  4026f0:	mov	x1, x0
  4026f4:	mov	x0, x20
  4026f8:	bl	401b50 <fprintf@plt>
  4026fc:	ldr	x2, [x19]
  402700:	ldr	x1, [x21, #544]
  402704:	cbz	x2, 40272c <ferror@plt+0xbcc>
  402708:	add	x20, x19, #0x8
  40270c:	adrp	x19, 404000 <ferror@plt+0x24a0>
  402710:	add	x19, x19, #0x403
  402714:	mov	x0, x1
  402718:	mov	x1, x19
  40271c:	bl	401b50 <fprintf@plt>
  402720:	ldr	x2, [x20], #8
  402724:	ldr	x1, [x21, #544]
  402728:	cbnz	x2, 402714 <ferror@plt+0xbb4>
  40272c:	ldp	x20, x19, [sp, #32]
  402730:	ldr	x21, [sp, #16]
  402734:	mov	w0, #0xa                   	// #10
  402738:	ldp	x29, x30, [sp], #48
  40273c:	b	401840 <fputc@plt>
  402740:	stp	x29, x30, [sp, #-48]!
  402744:	stp	x20, x19, [sp, #32]
  402748:	mov	x19, x1
  40274c:	stp	x22, x21, [sp, #16]
  402750:	mov	x29, sp
  402754:	cbz	x0, 402784 <ferror@plt+0xc24>
  402758:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40275c:	mov	x20, x0
  402760:	add	x1, x1, #0x430
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	401ad0 <dcgettext@plt>
  402770:	mov	x1, x0
  402774:	mov	x0, x19
  402778:	mov	x2, x20
  40277c:	bl	401b50 <fprintf@plt>
  402780:	b	4027a0 <ferror@plt+0xc40>
  402784:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402788:	add	x1, x1, #0x41d
  40278c:	mov	w2, #0x5                   	// #5
  402790:	bl	401ad0 <dcgettext@plt>
  402794:	mov	x1, x0
  402798:	mov	x0, x19
  40279c:	bl	401b50 <fprintf@plt>
  4027a0:	bl	4018a0 <bfd_target_list@plt>
  4027a4:	ldr	x2, [x0]
  4027a8:	mov	x20, x0
  4027ac:	cbz	x2, 4027d0 <ferror@plt+0xc70>
  4027b0:	adrp	x21, 404000 <ferror@plt+0x24a0>
  4027b4:	add	x22, x20, #0x8
  4027b8:	add	x21, x21, #0x403
  4027bc:	mov	x0, x19
  4027c0:	mov	x1, x21
  4027c4:	bl	401b50 <fprintf@plt>
  4027c8:	ldr	x2, [x22], #8
  4027cc:	cbnz	x2, 4027bc <ferror@plt+0xc5c>
  4027d0:	mov	w0, #0xa                   	// #10
  4027d4:	mov	x1, x19
  4027d8:	bl	401840 <fputc@plt>
  4027dc:	mov	x0, x20
  4027e0:	ldp	x20, x19, [sp, #32]
  4027e4:	ldp	x22, x21, [sp, #16]
  4027e8:	ldp	x29, x30, [sp], #48
  4027ec:	b	401a20 <free@plt>
  4027f0:	stp	x29, x30, [sp, #-48]!
  4027f4:	stp	x20, x19, [sp, #32]
  4027f8:	mov	x19, x1
  4027fc:	stp	x22, x21, [sp, #16]
  402800:	mov	x29, sp
  402804:	cbz	x0, 402834 <ferror@plt+0xcd4>
  402808:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40280c:	mov	x20, x0
  402810:	add	x1, x1, #0x460
  402814:	mov	w2, #0x5                   	// #5
  402818:	mov	x0, xzr
  40281c:	bl	401ad0 <dcgettext@plt>
  402820:	mov	x1, x0
  402824:	mov	x0, x19
  402828:	mov	x2, x20
  40282c:	bl	401b50 <fprintf@plt>
  402830:	b	402850 <ferror@plt+0xcf0>
  402834:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402838:	add	x1, x1, #0x447
  40283c:	mov	w2, #0x5                   	// #5
  402840:	bl	401ad0 <dcgettext@plt>
  402844:	mov	x1, x0
  402848:	mov	x0, x19
  40284c:	bl	401b50 <fprintf@plt>
  402850:	bl	4017f0 <bfd_arch_list@plt>
  402854:	ldr	x2, [x0]
  402858:	mov	x20, x0
  40285c:	cbz	x2, 402880 <ferror@plt+0xd20>
  402860:	adrp	x21, 404000 <ferror@plt+0x24a0>
  402864:	add	x22, x20, #0x8
  402868:	add	x21, x21, #0x403
  40286c:	mov	x0, x19
  402870:	mov	x1, x21
  402874:	bl	401b50 <fprintf@plt>
  402878:	ldr	x2, [x22], #8
  40287c:	cbnz	x2, 40286c <ferror@plt+0xd0c>
  402880:	mov	w0, #0xa                   	// #10
  402884:	mov	x1, x19
  402888:	bl	401840 <fputc@plt>
  40288c:	mov	x0, x20
  402890:	ldp	x20, x19, [sp, #32]
  402894:	ldp	x22, x21, [sp, #16]
  402898:	ldp	x29, x30, [sp], #48
  40289c:	b	401a20 <free@plt>
  4028a0:	sub	sp, sp, #0x90
  4028a4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4028a8:	add	x1, x1, #0x47d
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	mov	x0, xzr
  4028b4:	stp	x29, x30, [sp, #48]
  4028b8:	stp	x28, x27, [sp, #64]
  4028bc:	stp	x26, x25, [sp, #80]
  4028c0:	stp	x24, x23, [sp, #96]
  4028c4:	stp	x22, x21, [sp, #112]
  4028c8:	stp	x20, x19, [sp, #128]
  4028cc:	add	x29, sp, #0x30
  4028d0:	bl	401ad0 <dcgettext@plt>
  4028d4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4028d8:	add	x1, x1, #0x499
  4028dc:	bl	401af0 <printf@plt>
  4028e0:	mov	x0, xzr
  4028e4:	bl	403bf8 <ferror@plt+0x2098>
  4028e8:	stp	x0, xzr, [sp, #16]
  4028ec:	adrp	x0, 402000 <ferror@plt+0x4a0>
  4028f0:	add	x0, x0, #0xf58
  4028f4:	add	x1, sp, #0x10
  4028f8:	stp	xzr, xzr, [sp, #32]
  4028fc:	bl	401a10 <bfd_iterate_over_targets@plt>
  402900:	ldr	x0, [sp, #16]
  402904:	bl	401b40 <unlink@plt>
  402908:	ldr	x0, [sp, #16]
  40290c:	bl	401a20 <free@plt>
  402910:	ldr	w8, [sp, #24]
  402914:	cbz	w8, 40293c <ferror@plt+0xddc>
  402918:	ldr	w0, [sp, #24]
  40291c:	ldp	x20, x19, [sp, #128]
  402920:	ldp	x22, x21, [sp, #112]
  402924:	ldp	x24, x23, [sp, #96]
  402928:	ldp	x26, x25, [sp, #80]
  40292c:	ldp	x28, x27, [sp, #64]
  402930:	ldp	x29, x30, [sp, #48]
  402934:	add	sp, sp, #0x90
  402938:	ret
  40293c:	mov	w19, wzr
  402940:	mov	w20, #0x2                   	// #2
  402944:	mov	w0, w20
  402948:	mov	x1, xzr
  40294c:	bl	4019f0 <bfd_printable_arch_mach@plt>
  402950:	bl	4017b0 <strlen@plt>
  402954:	cmp	w19, w0
  402958:	add	w20, w20, #0x1
  40295c:	csel	w19, w0, w19, lt  // lt = tstop
  402960:	cmp	w20, #0x59
  402964:	b.ne	402944 <ferror@plt+0xde4>  // b.any
  402968:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40296c:	add	x0, x0, #0x660
  402970:	bl	401b20 <getenv@plt>
  402974:	cbz	x0, 402988 <ferror@plt+0xe28>
  402978:	mov	w2, #0xa                   	// #10
  40297c:	mov	x1, xzr
  402980:	bl	401a00 <strtol@plt>
  402984:	cbnz	w0, 40298c <ferror@plt+0xe2c>
  402988:	mov	w0, #0x50                  	// #80
  40298c:	ldr	w8, [sp, #28]
  402990:	cmp	w8, #0x1
  402994:	b.lt	402918 <ferror@plt+0xdb8>  // b.tstop
  402998:	mvn	w9, w19
  40299c:	add	w10, w19, #0x1
  4029a0:	adrp	x23, 404000 <ferror@plt+0x24a0>
  4029a4:	add	w9, w0, w9
  4029a8:	mov	w28, wzr
  4029ac:	mov	w21, #0x60                  	// #96
  4029b0:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  4029b4:	add	x23, x23, #0x66d
  4029b8:	stp	w9, w10, [sp, #8]
  4029bc:	b	4029cc <ferror@plt+0xe6c>
  4029c0:	ldr	w8, [sp, #28]
  4029c4:	cmp	w28, w8
  4029c8:	b.ge	402918 <ferror@plt+0xdb8>  // b.tcont
  4029cc:	ldr	x9, [sp, #40]
  4029d0:	ldr	w26, [sp, #8]
  4029d4:	sxtw	x24, w28
  4029d8:	sxtw	x20, w8
  4029dc:	smaddl	x25, w28, w21, x9
  4029e0:	mov	x28, x24
  4029e4:	ldr	x0, [x25]
  4029e8:	bl	4017b0 <strlen@plt>
  4029ec:	mvn	w8, w0
  4029f0:	adds	w26, w26, w8
  4029f4:	b.mi	402a08 <ferror@plt+0xea8>  // b.first
  4029f8:	add	x28, x28, #0x1
  4029fc:	cmp	x28, x20
  402a00:	add	x25, x25, #0x60
  402a04:	b.lt	4029e4 <ferror@plt+0xe84>  // b.tstop
  402a08:	ldr	w1, [sp, #12]
  402a0c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402a10:	adrp	x2, 404000 <ferror@plt+0x24a0>
  402a14:	add	x0, x0, #0x668
  402a18:	add	x2, x2, #0x3c2
  402a1c:	bl	401af0 <printf@plt>
  402a20:	adrp	x26, 404000 <ferror@plt+0x24a0>
  402a24:	cmp	w24, w28
  402a28:	add	x26, x26, #0x4dc
  402a2c:	b.eq	402a58 <ferror@plt+0xef8>  // b.none
  402a30:	add	x8, x24, x24, lsl #1
  402a34:	lsl	x20, x8, #5
  402a38:	sub	w25, w28, w24
  402a3c:	ldr	x8, [sp, #40]
  402a40:	mov	x0, x26
  402a44:	ldr	x1, [x8, x20]
  402a48:	bl	401af0 <printf@plt>
  402a4c:	subs	w25, w25, #0x1
  402a50:	add	x20, x20, #0x60
  402a54:	b.ne	402a3c <ferror@plt+0xedc>  // b.any
  402a58:	ldr	x1, [x22, #568]
  402a5c:	mov	w0, #0xa                   	// #10
  402a60:	bl	401830 <putc@plt>
  402a64:	mov	w26, #0x2                   	// #2
  402a68:	b	402a84 <ferror@plt+0xf24>
  402a6c:	ldr	x1, [x22, #568]
  402a70:	mov	w0, #0xa                   	// #10
  402a74:	bl	401830 <putc@plt>
  402a78:	add	x26, x26, #0x1
  402a7c:	cmp	x26, #0x59
  402a80:	b.eq	4029c0 <ferror@plt+0xe60>  // b.none
  402a84:	mov	w0, w26
  402a88:	mov	x1, xzr
  402a8c:	bl	4019f0 <bfd_printable_arch_mach@plt>
  402a90:	mov	x1, x23
  402a94:	bl	4019e0 <strcmp@plt>
  402a98:	cbz	w0, 402a78 <ferror@plt+0xf18>
  402a9c:	mov	w0, w26
  402aa0:	mov	x1, xzr
  402aa4:	bl	4019f0 <bfd_printable_arch_mach@plt>
  402aa8:	mov	x2, x0
  402aac:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402ab0:	add	x0, x0, #0x676
  402ab4:	mov	w1, w19
  402ab8:	bl	401af0 <printf@plt>
  402abc:	cmp	w24, w28
  402ac0:	b.eq	402a6c <ferror@plt+0xf0c>  // b.none
  402ac4:	sub	x25, x26, #0x2
  402ac8:	mov	x20, x24
  402acc:	ldr	x8, [sp, #40]
  402ad0:	madd	x8, x20, x21, x8
  402ad4:	add	x9, x8, x25
  402ad8:	ldrb	w9, [x9, #8]
  402adc:	ldr	x0, [x8]
  402ae0:	cbz	w9, 402af0 <ferror@plt+0xf90>
  402ae4:	ldr	x1, [x22, #568]
  402ae8:	bl	4017c0 <fputs@plt>
  402aec:	b	402b10 <ferror@plt+0xfb0>
  402af0:	bl	4017b0 <strlen@plt>
  402af4:	mov	x27, x0
  402af8:	cbz	w27, 402b10 <ferror@plt+0xfb0>
  402afc:	ldr	x1, [x22, #568]
  402b00:	mov	w0, #0x2d                  	// #45
  402b04:	sub	w27, w27, #0x1
  402b08:	bl	401830 <putc@plt>
  402b0c:	cbnz	w27, 402afc <ferror@plt+0xf9c>
  402b10:	add	x20, x20, #0x1
  402b14:	cmp	w28, w20
  402b18:	b.eq	402a6c <ferror@plt+0xf0c>  // b.none
  402b1c:	ldr	x1, [x22, #568]
  402b20:	mov	w0, #0x20                  	// #32
  402b24:	bl	401830 <putc@plt>
  402b28:	b	402acc <ferror@plt+0xf6c>
  402b2c:	sub	sp, sp, #0xf0
  402b30:	stp	x22, x21, [sp, #208]
  402b34:	stp	x20, x19, [sp, #224]
  402b38:	mov	w21, w3
  402b3c:	mov	x20, x1
  402b40:	mov	x19, x0
  402b44:	stp	x29, x30, [sp, #192]
  402b48:	add	x29, sp, #0xc0
  402b4c:	cbz	w2, 402be8 <ferror@plt+0x1088>
  402b50:	ldr	x8, [x20, #8]
  402b54:	add	x1, sp, #0x40
  402b58:	mov	x0, x20
  402b5c:	ldr	x8, [x8, #480]
  402b60:	blr	x8
  402b64:	cbnz	w0, 402be8 <ferror@plt+0x1088>
  402b68:	ldr	x8, [sp, #152]
  402b6c:	mov	x0, sp
  402b70:	str	x8, [sp]
  402b74:	bl	401860 <ctime@plt>
  402b78:	cbz	x0, 402b98 <ferror@plt+0x1038>
  402b7c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402b80:	add	x2, x0, #0x4
  402b84:	add	x3, x0, #0x14
  402b88:	add	x1, x1, #0x4c1
  402b8c:	add	x0, sp, #0xc
  402b90:	bl	401820 <sprintf@plt>
  402b94:	b	402bb4 <ferror@plt+0x1054>
  402b98:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402b9c:	add	x1, x1, #0x4ad
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	bl	401ad0 <dcgettext@plt>
  402ba8:	mov	x1, x0
  402bac:	add	x0, sp, #0xc
  402bb0:	bl	401820 <sprintf@plt>
  402bb4:	ldr	w0, [sp, #80]
  402bb8:	add	x1, sp, #0x34
  402bbc:	add	x22, sp, #0x34
  402bc0:	bl	4031b4 <ferror@plt+0x1654>
  402bc4:	ldr	x5, [sp, #112]
  402bc8:	ldp	w3, w4, [sp, #88]
  402bcc:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402bd0:	orr	x2, x22, #0x1
  402bd4:	add	x1, x1, #0x4cc
  402bd8:	add	x6, sp, #0xc
  402bdc:	mov	x0, x19
  402be0:	strb	wzr, [sp, #62]
  402be4:	bl	401b50 <fprintf@plt>
  402be8:	ldr	x0, [x20]
  402bec:	mov	x1, x19
  402bf0:	bl	4017c0 <fputs@plt>
  402bf4:	cbz	w21, 402c18 <ferror@plt+0x10b8>
  402bf8:	ldrb	w8, [x20, #76]
  402bfc:	tbnz	w8, #7, 402c38 <ferror@plt+0x10d8>
  402c00:	ldr	x2, [x20, #88]
  402c04:	cbz	x2, 402c18 <ferror@plt+0x10b8>
  402c08:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402c0c:	add	x1, x1, #0x4e0
  402c10:	mov	x0, x19
  402c14:	bl	401b50 <fprintf@plt>
  402c18:	mov	w0, #0xa                   	// #10
  402c1c:	mov	x1, x19
  402c20:	bl	401840 <fputc@plt>
  402c24:	ldp	x20, x19, [sp, #224]
  402c28:	ldp	x22, x21, [sp, #208]
  402c2c:	ldp	x29, x30, [sp, #192]
  402c30:	add	sp, sp, #0xf0
  402c34:	ret
  402c38:	ldr	x2, [x20, #96]
  402c3c:	cbnz	x2, 402c08 <ferror@plt+0x10a8>
  402c40:	b	402c18 <ferror@plt+0x10b8>
  402c44:	stp	x29, x30, [sp, #-48]!
  402c48:	mov	w1, #0x2f                  	// #47
  402c4c:	stp	x22, x21, [sp, #16]
  402c50:	stp	x20, x19, [sp, #32]
  402c54:	mov	x29, sp
  402c58:	mov	x20, x0
  402c5c:	mov	w22, #0x2f                  	// #47
  402c60:	bl	401940 <strrchr@plt>
  402c64:	cbz	x0, 402c90 <ferror@plt+0x1130>
  402c68:	sub	x21, x0, x20
  402c6c:	add	x0, x21, #0xb
  402c70:	bl	4018e0 <xmalloc@plt>
  402c74:	mov	x1, x20
  402c78:	mov	x2, x21
  402c7c:	mov	x19, x0
  402c80:	bl	401770 <memcpy@plt>
  402c84:	add	x8, x21, #0x1
  402c88:	strb	w22, [x19, x21]
  402c8c:	b	402ca0 <ferror@plt+0x1140>
  402c90:	mov	w0, #0x9                   	// #9
  402c94:	bl	4018e0 <xmalloc@plt>
  402c98:	mov	x19, x0
  402c9c:	mov	x8, xzr
  402ca0:	adrp	x9, 404000 <ferror@plt+0x24a0>
  402ca4:	add	x9, x9, #0x67b
  402ca8:	ldr	x9, [x9]
  402cac:	add	x8, x19, x8
  402cb0:	mov	x0, x19
  402cb4:	strb	wzr, [x8, #8]
  402cb8:	str	x9, [x8]
  402cbc:	bl	401aa0 <mkstemp@plt>
  402cc0:	cmn	w0, #0x1
  402cc4:	b.eq	402cd0 <ferror@plt+0x1170>  // b.none
  402cc8:	bl	401930 <close@plt>
  402ccc:	b	402cdc <ferror@plt+0x117c>
  402cd0:	mov	x0, x19
  402cd4:	bl	401a20 <free@plt>
  402cd8:	mov	x19, xzr
  402cdc:	mov	x0, x19
  402ce0:	ldp	x20, x19, [sp, #32]
  402ce4:	ldp	x22, x21, [sp, #16]
  402ce8:	ldp	x29, x30, [sp], #48
  402cec:	ret
  402cf0:	stp	x29, x30, [sp, #-48]!
  402cf4:	mov	w1, #0x2f                  	// #47
  402cf8:	stp	x22, x21, [sp, #16]
  402cfc:	stp	x20, x19, [sp, #32]
  402d00:	mov	x29, sp
  402d04:	mov	x20, x0
  402d08:	mov	w22, #0x2f                  	// #47
  402d0c:	bl	401940 <strrchr@plt>
  402d10:	cbz	x0, 402d3c <ferror@plt+0x11dc>
  402d14:	sub	x21, x0, x20
  402d18:	add	x0, x21, #0xb
  402d1c:	bl	4018e0 <xmalloc@plt>
  402d20:	mov	x1, x20
  402d24:	mov	x2, x21
  402d28:	mov	x19, x0
  402d2c:	bl	401770 <memcpy@plt>
  402d30:	add	x8, x21, #0x1
  402d34:	strb	w22, [x19, x21]
  402d38:	b	402d4c <ferror@plt+0x11ec>
  402d3c:	mov	w0, #0x9                   	// #9
  402d40:	bl	4018e0 <xmalloc@plt>
  402d44:	mov	x19, x0
  402d48:	mov	x8, xzr
  402d4c:	adrp	x9, 404000 <ferror@plt+0x24a0>
  402d50:	add	x9, x9, #0x67b
  402d54:	ldr	x9, [x9]
  402d58:	add	x8, x19, x8
  402d5c:	strb	wzr, [x8, #8]
  402d60:	mov	x0, x19
  402d64:	str	x9, [x8]
  402d68:	ldp	x20, x19, [sp, #32]
  402d6c:	ldp	x22, x21, [sp, #16]
  402d70:	ldp	x29, x30, [sp], #48
  402d74:	b	401970 <mkdtemp@plt>
  402d78:	sub	sp, sp, #0x30
  402d7c:	stp	x20, x19, [sp, #32]
  402d80:	mov	x20, x1
  402d84:	add	x1, sp, #0x8
  402d88:	mov	w2, wzr
  402d8c:	stp	x29, x30, [sp, #16]
  402d90:	add	x29, sp, #0x10
  402d94:	mov	x19, x0
  402d98:	bl	4017d0 <bfd_scan_vma@plt>
  402d9c:	ldr	x8, [sp, #8]
  402da0:	ldrb	w8, [x8]
  402da4:	cbnz	w8, 402db8 <ferror@plt+0x1258>
  402da8:	ldp	x20, x19, [sp, #32]
  402dac:	ldp	x29, x30, [sp, #16]
  402db0:	add	sp, sp, #0x30
  402db4:	ret
  402db8:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402dbc:	add	x1, x1, #0x4e7
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	401ad0 <dcgettext@plt>
  402dcc:	mov	x1, x20
  402dd0:	mov	x2, x19
  402dd4:	bl	40251c <ferror@plt+0x9bc>
  402dd8:	sub	sp, sp, #0xa0
  402ddc:	stp	x29, x30, [sp, #128]
  402de0:	stp	x20, x19, [sp, #144]
  402de4:	add	x29, sp, #0x80
  402de8:	cbz	x0, 402eb0 <ferror@plt+0x1350>
  402dec:	mov	x19, x0
  402df0:	mov	x2, sp
  402df4:	mov	w0, wzr
  402df8:	mov	x1, x19
  402dfc:	bl	401b30 <__xstat@plt>
  402e00:	tbnz	w0, #31, 402e28 <ferror@plt+0x12c8>
  402e04:	ldr	w8, [sp, #16]
  402e08:	and	w8, w8, #0xf000
  402e0c:	cmp	w8, #0x8, lsl #12
  402e10:	b.eq	402e44 <ferror@plt+0x12e4>  // b.none
  402e14:	cmp	w8, #0x4, lsl #12
  402e18:	b.ne	402e58 <ferror@plt+0x12f8>  // b.any
  402e1c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402e20:	add	x1, x1, #0x539
  402e24:	b	402e60 <ferror@plt+0x1300>
  402e28:	bl	401b10 <__errno_location@plt>
  402e2c:	ldr	w8, [x0]
  402e30:	cmp	w8, #0x2
  402e34:	b.ne	402e78 <ferror@plt+0x1318>  // b.any
  402e38:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402e3c:	add	x1, x1, #0x4fa
  402e40:	b	402e60 <ferror@plt+0x1300>
  402e44:	ldr	x0, [sp, #48]
  402e48:	tbz	x0, #63, 402eb4 <ferror@plt+0x1354>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402e50:	add	x1, x1, #0x57c
  402e54:	b	402e60 <ferror@plt+0x1300>
  402e58:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402e5c:	add	x1, x1, #0x556
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	bl	401ad0 <dcgettext@plt>
  402e6c:	mov	x1, x19
  402e70:	bl	402588 <ferror@plt+0xa28>
  402e74:	b	402eb0 <ferror@plt+0x1350>
  402e78:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402e7c:	mov	x20, x0
  402e80:	add	x1, x1, #0x50d
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	mov	x0, xzr
  402e8c:	bl	401ad0 <dcgettext@plt>
  402e90:	ldr	w8, [x20]
  402e94:	mov	x20, x0
  402e98:	mov	w0, w8
  402e9c:	bl	401920 <strerror@plt>
  402ea0:	mov	x2, x0
  402ea4:	mov	x0, x20
  402ea8:	mov	x1, x19
  402eac:	bl	402588 <ferror@plt+0xa28>
  402eb0:	mov	x0, #0xffffffffffffffff    	// #-1
  402eb4:	ldp	x20, x19, [sp, #144]
  402eb8:	ldp	x29, x30, [sp, #128]
  402ebc:	add	sp, sp, #0xa0
  402ec0:	ret
  402ec4:	ldrb	w9, [x0]
  402ec8:	cmp	w9, #0x2f
  402ecc:	b.ne	402edc <ferror@plt+0x137c>  // b.any
  402ed0:	mov	w8, wzr
  402ed4:	mov	w0, w8
  402ed8:	ret
  402edc:	and	w8, w9, #0xff
  402ee0:	cmp	w8, #0x2e
  402ee4:	b.eq	402ef0 <ferror@plt+0x1390>  // b.none
  402ee8:	cbnz	w8, 402f1c <ferror@plt+0x13bc>
  402eec:	b	402f50 <ferror@plt+0x13f0>
  402ef0:	mov	x8, x0
  402ef4:	ldrb	w9, [x8, #1]!
  402ef8:	cmp	w9, #0x2e
  402efc:	b.ne	402f18 <ferror@plt+0x13b8>  // b.any
  402f00:	ldrb	w9, [x0, #2]!
  402f04:	mov	w8, wzr
  402f08:	cbz	w9, 402ed4 <ferror@plt+0x1374>
  402f0c:	cmp	w9, #0x2f
  402f10:	b.ne	402f1c <ferror@plt+0x13bc>  // b.any
  402f14:	b	402ed4 <ferror@plt+0x1374>
  402f18:	mov	x0, x8
  402f1c:	mov	x8, x0
  402f20:	sub	x0, x0, #0x1
  402f24:	and	w9, w9, #0xff
  402f28:	cmp	w9, #0x2f
  402f2c:	b.eq	402f40 <ferror@plt+0x13e0>  // b.none
  402f30:	cbz	w9, 402f40 <ferror@plt+0x13e0>
  402f34:	ldrb	w9, [x8, #1]!
  402f38:	add	x0, x0, #0x1
  402f3c:	b	402f24 <ferror@plt+0x13c4>
  402f40:	ldrb	w9, [x0, #1]!
  402f44:	cmp	w9, #0x2f
  402f48:	b.eq	402f40 <ferror@plt+0x13e0>  // b.none
  402f4c:	b	402edc <ferror@plt+0x137c>
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	ret
  402f58:	stp	x29, x30, [sp, #-80]!
  402f5c:	stp	x26, x25, [sp, #16]
  402f60:	stp	x24, x23, [sp, #32]
  402f64:	stp	x22, x21, [sp, #48]
  402f68:	stp	x20, x19, [sp, #64]
  402f6c:	ldrsw	x8, [x1, #12]
  402f70:	ldr	x11, [x1, #16]
  402f74:	mov	x19, x1
  402f78:	mov	x20, x0
  402f7c:	add	x9, x8, #0x1
  402f80:	add	x10, x9, x9, lsl #1
  402f84:	cmp	x11, x10, lsl #5
  402f88:	mov	x29, sp
  402f8c:	str	w9, [x1, #12]
  402f90:	b.cs	402fd0 <ferror@plt+0x1470>  // b.hs, b.nlast
  402f94:	ldr	x0, [x19, #24]
  402f98:	lsl	x9, x10, #6
  402f9c:	cmp	w8, #0x3f
  402fa0:	mov	w8, #0x3000                	// #12288
  402fa4:	csel	x21, x8, x9, lt  // lt = tstop
  402fa8:	mov	x1, x21
  402fac:	bl	401890 <xrealloc@plt>
  402fb0:	ldr	x8, [x19, #16]
  402fb4:	str	x0, [x19, #24]
  402fb8:	mov	w1, wzr
  402fbc:	add	x0, x0, x8
  402fc0:	sub	x2, x21, x8
  402fc4:	bl	4018d0 <memset@plt>
  402fc8:	ldr	w9, [x19, #12]
  402fcc:	str	x21, [x19, #16]
  402fd0:	ldr	x8, [x20]
  402fd4:	ldr	x10, [x19, #24]
  402fd8:	sub	w9, w9, #0x1
  402fdc:	mov	w11, #0x60                  	// #96
  402fe0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402fe4:	smull	x9, w9, w11
  402fe8:	add	x1, x1, #0x614
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	mov	x0, xzr
  402ff4:	str	x8, [x10, x9]
  402ff8:	bl	401ad0 <dcgettext@plt>
  402ffc:	ldr	w8, [x20, #16]
  403000:	adrp	x24, 404000 <ferror@plt+0x24a0>
  403004:	adrp	x25, 404000 <ferror@plt+0x24a0>
  403008:	ldr	x22, [x20]
  40300c:	add	x24, x24, #0x64d
  403010:	add	x25, x25, #0x63f
  403014:	adrp	x26, 404000 <ferror@plt+0x24a0>
  403018:	cmp	w8, #0x1
  40301c:	add	x26, x26, #0x634
  403020:	csel	x9, x25, x24, eq  // eq = none
  403024:	cmp	w8, #0x0
  403028:	mov	x21, x0
  40302c:	csel	x1, x26, x9, eq  // eq = none
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	401ad0 <dcgettext@plt>
  40303c:	ldr	w8, [x20, #12]
  403040:	mov	x23, x0
  403044:	mov	w2, #0x5                   	// #5
  403048:	mov	x0, xzr
  40304c:	cmp	w8, #0x1
  403050:	csel	x9, x25, x24, eq  // eq = none
  403054:	cmp	w8, #0x0
  403058:	csel	x1, x26, x9, eq  // eq = none
  40305c:	bl	401ad0 <dcgettext@plt>
  403060:	mov	x3, x0
  403064:	mov	x0, x21
  403068:	mov	x1, x22
  40306c:	mov	x2, x23
  403070:	bl	401af0 <printf@plt>
  403074:	ldr	x0, [x19]
  403078:	ldr	x1, [x20]
  40307c:	bl	401a30 <bfd_openw@plt>
  403080:	cbz	x0, 403108 <ferror@plt+0x15a8>
  403084:	mov	w1, #0x1                   	// #1
  403088:	mov	x21, x0
  40308c:	mov	w23, #0x1                   	// #1
  403090:	bl	401960 <bfd_set_format@plt>
  403094:	cbz	w0, 40311c <ferror@plt+0x15bc>
  403098:	adrp	x20, 404000 <ferror@plt+0x24a0>
  40309c:	mov	w24, #0x8                   	// #8
  4030a0:	add	x20, x20, #0x62e
  4030a4:	mov	w25, #0x60                  	// #96
  4030a8:	b	4030b8 <ferror@plt+0x1558>
  4030ac:	add	x24, x24, #0x1
  4030b0:	cmp	x24, #0x5f
  4030b4:	b.eq	403138 <ferror@plt+0x15d8>  // b.none
  4030b8:	ldr	x8, [x21, #8]
  4030bc:	sub	x22, x24, #0x6
  4030c0:	mov	x0, x21
  4030c4:	mov	w1, w22
  4030c8:	ldr	x8, [x8, #656]
  4030cc:	mov	x2, xzr
  4030d0:	blr	x8
  4030d4:	cbz	w0, 4030ac <ferror@plt+0x154c>
  4030d8:	mov	w0, w22
  4030dc:	mov	x1, xzr
  4030e0:	bl	4019f0 <bfd_printable_arch_mach@plt>
  4030e4:	mov	x1, x0
  4030e8:	mov	x0, x20
  4030ec:	bl	401af0 <printf@plt>
  4030f0:	ldr	x8, [x19, #24]
  4030f4:	ldrsw	x9, [x19, #12]
  4030f8:	madd	x8, x9, x25, x8
  4030fc:	add	x8, x8, x24
  403100:	sturb	w23, [x8, #-96]
  403104:	b	4030ac <ferror@plt+0x154c>
  403108:	ldr	x0, [x19]
  40310c:	bl	4021a8 <ferror@plt+0x648>
  403110:	mov	w0, #0x1                   	// #1
  403114:	str	w0, [x19, #8]
  403118:	b	403144 <ferror@plt+0x15e4>
  40311c:	bl	4018c0 <bfd_get_error@plt>
  403120:	cmp	w0, #0x5
  403124:	b.eq	403138 <ferror@plt+0x15d8>  // b.none
  403128:	ldr	x0, [x20]
  40312c:	bl	4021a8 <ferror@plt+0x648>
  403130:	mov	w8, #0x1                   	// #1
  403134:	str	w8, [x19, #8]
  403138:	mov	x0, x21
  40313c:	bl	4019b0 <bfd_close_all_done@plt>
  403140:	ldr	w0, [x19, #8]
  403144:	ldp	x20, x19, [sp, #64]
  403148:	ldp	x22, x21, [sp, #48]
  40314c:	ldp	x24, x23, [sp, #32]
  403150:	ldp	x26, x25, [sp, #16]
  403154:	ldp	x29, x30, [sp], #80
  403158:	ret
  40315c:	stp	x29, x30, [sp, #-16]!
  403160:	mov	x1, x0
  403164:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403168:	adrp	x2, 404000 <ferror@plt+0x24a0>
  40316c:	add	x0, x0, #0x684
  403170:	add	x2, x2, #0x499
  403174:	mov	x29, sp
  403178:	bl	401af0 <printf@plt>
  40317c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403180:	add	x1, x1, #0x68f
  403184:	mov	w2, #0x5                   	// #5
  403188:	mov	x0, xzr
  40318c:	bl	401ad0 <dcgettext@plt>
  403190:	bl	401af0 <printf@plt>
  403194:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403198:	add	x1, x1, #0x6c2
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	mov	x0, xzr
  4031a4:	bl	401ad0 <dcgettext@plt>
  4031a8:	bl	401af0 <printf@plt>
  4031ac:	mov	w0, wzr
  4031b0:	bl	4017e0 <exit@plt>
  4031b4:	and	x8, x0, #0xf000
  4031b8:	sub	x8, x8, #0x1, lsl #12
  4031bc:	lsr	x8, x8, #12
  4031c0:	cmp	x8, #0xb
  4031c4:	b.hi	4031f4 <ferror@plt+0x1694>  // b.pmore
  4031c8:	adrp	x9, 404000 <ferror@plt+0x24a0>
  4031cc:	add	x9, x9, #0x786
  4031d0:	adr	x10, 4031e4 <ferror@plt+0x1684>
  4031d4:	ldrb	w11, [x9, x8]
  4031d8:	add	x10, x10, x11, lsl #2
  4031dc:	mov	w8, #0x64                  	// #100
  4031e0:	br	x10
  4031e4:	mov	w8, #0x70                  	// #112
  4031e8:	b	403210 <ferror@plt+0x16b0>
  4031ec:	mov	w8, #0x63                  	// #99
  4031f0:	b	403210 <ferror@plt+0x16b0>
  4031f4:	mov	w8, #0x2d                  	// #45
  4031f8:	b	403210 <ferror@plt+0x16b0>
  4031fc:	mov	w8, #0x62                  	// #98
  403200:	b	403210 <ferror@plt+0x16b0>
  403204:	mov	w8, #0x6c                  	// #108
  403208:	b	403210 <ferror@plt+0x16b0>
  40320c:	mov	w8, #0x73                  	// #115
  403210:	strb	w8, [x1]
  403214:	tst	x0, #0x100
  403218:	mov	w8, #0x72                  	// #114
  40321c:	mov	w9, #0x2d                  	// #45
  403220:	mov	w10, #0x77                  	// #119
  403224:	csel	w12, w9, w8, eq  // eq = none
  403228:	tst	x0, #0x80
  40322c:	mov	w11, #0x78                  	// #120
  403230:	strb	w12, [x1, #1]
  403234:	csel	w12, w9, w10, eq  // eq = none
  403238:	tst	x0, #0x40
  40323c:	strb	w12, [x1, #2]
  403240:	csel	w12, w9, w11, eq  // eq = none
  403244:	tst	x0, #0x20
  403248:	strb	w12, [x1, #3]
  40324c:	csel	w12, w9, w8, eq  // eq = none
  403250:	tst	x0, #0x10
  403254:	strb	w12, [x1, #4]
  403258:	csel	w12, w9, w10, eq  // eq = none
  40325c:	tst	x0, #0x8
  403260:	strb	w12, [x1, #5]
  403264:	csel	w12, w9, w11, eq  // eq = none
  403268:	tst	x0, #0x4
  40326c:	csel	w8, w9, w8, eq  // eq = none
  403270:	tst	x0, #0x2
  403274:	strb	w8, [x1, #7]
  403278:	csel	w8, w9, w10, eq  // eq = none
  40327c:	tst	x0, #0x1
  403280:	strb	w8, [x1, #8]
  403284:	csel	w8, w9, w11, eq  // eq = none
  403288:	strb	w12, [x1, #6]
  40328c:	strb	w8, [x1, #9]
  403290:	tbnz	w0, #11, 4032a0 <ferror@plt+0x1740>
  403294:	tbnz	w0, #10, 4032b8 <ferror@plt+0x1758>
  403298:	tbnz	w0, #9, 4032d0 <ferror@plt+0x1770>
  40329c:	ret
  4032a0:	tst	x0, #0x40
  4032a4:	mov	w8, #0x73                  	// #115
  4032a8:	mov	w9, #0x53                  	// #83
  4032ac:	csel	w8, w9, w8, eq  // eq = none
  4032b0:	strb	w8, [x1, #3]
  4032b4:	tbz	w0, #10, 403298 <ferror@plt+0x1738>
  4032b8:	tst	x0, #0x8
  4032bc:	mov	w8, #0x73                  	// #115
  4032c0:	mov	w9, #0x53                  	// #83
  4032c4:	csel	w8, w9, w8, eq  // eq = none
  4032c8:	strb	w8, [x1, #6]
  4032cc:	tbz	w0, #9, 40329c <ferror@plt+0x173c>
  4032d0:	tst	x0, #0x1
  4032d4:	mov	w8, #0x74                  	// #116
  4032d8:	mov	w9, #0x54                  	// #84
  4032dc:	csel	w8, w9, w8, eq  // eq = none
  4032e0:	strb	w8, [x1, #9]
  4032e4:	ret
  4032e8:	stp	x29, x30, [sp, #-48]!
  4032ec:	str	x21, [sp, #16]
  4032f0:	stp	x20, x19, [sp, #32]
  4032f4:	mov	x29, sp
  4032f8:	cbz	x0, 403354 <ferror@plt+0x17f4>
  4032fc:	mov	x20, x0
  403300:	mov	x8, xzr
  403304:	ldr	x9, [x20, x8]
  403308:	add	x8, x8, #0x8
  40330c:	cbnz	x9, 403304 <ferror@plt+0x17a4>
  403310:	and	x0, x8, #0x7fffffff8
  403314:	bl	4018e0 <xmalloc@plt>
  403318:	ldr	x8, [x20]
  40331c:	mov	x19, x0
  403320:	cbz	x8, 40334c <ferror@plt+0x17ec>
  403324:	mov	x21, xzr
  403328:	add	x20, x20, #0x8
  40332c:	mov	x0, x8
  403330:	bl	401900 <xstrdup@plt>
  403334:	lsl	x8, x21, #3
  403338:	str	x0, [x19, x8]
  40333c:	ldr	x8, [x20, x8]
  403340:	add	x21, x21, #0x1
  403344:	cbnz	x8, 40332c <ferror@plt+0x17cc>
  403348:	and	x8, x21, #0xffffffff
  40334c:	str	xzr, [x19, x8, lsl #3]
  403350:	b	403358 <ferror@plt+0x17f8>
  403354:	mov	x19, xzr
  403358:	mov	x0, x19
  40335c:	ldp	x20, x19, [sp, #32]
  403360:	ldr	x21, [sp, #16]
  403364:	ldp	x29, x30, [sp], #48
  403368:	ret
  40336c:	cbz	x0, 4033a8 <ferror@plt+0x1848>
  403370:	stp	x29, x30, [sp, #-32]!
  403374:	stp	x20, x19, [sp, #16]
  403378:	mov	x19, x0
  40337c:	ldr	x0, [x0]
  403380:	mov	x29, sp
  403384:	cbz	x0, 403398 <ferror@plt+0x1838>
  403388:	add	x20, x19, #0x8
  40338c:	bl	401a20 <free@plt>
  403390:	ldr	x0, [x20], #8
  403394:	cbnz	x0, 40338c <ferror@plt+0x182c>
  403398:	mov	x0, x19
  40339c:	ldp	x20, x19, [sp, #16]
  4033a0:	ldp	x29, x30, [sp], #32
  4033a4:	b	401a20 <free@plt>
  4033a8:	ret
  4033ac:	stp	x29, x30, [sp, #-96]!
  4033b0:	str	x27, [sp, #16]
  4033b4:	stp	x26, x25, [sp, #32]
  4033b8:	stp	x24, x23, [sp, #48]
  4033bc:	stp	x22, x21, [sp, #64]
  4033c0:	stp	x20, x19, [sp, #80]
  4033c4:	mov	x29, sp
  4033c8:	cbz	x0, 403570 <ferror@plt+0x1a10>
  4033cc:	mov	x19, x0
  4033d0:	bl	4017b0 <strlen@plt>
  4033d4:	add	x0, x0, #0x1
  4033d8:	bl	4018e0 <xmalloc@plt>
  4033dc:	adrp	x23, 414000 <ferror@plt+0x124a0>
  4033e0:	ldrb	w8, [x19]
  4033e4:	ldr	x23, [x23, #4056]
  4033e8:	mov	x20, x0
  4033ec:	mov	x22, xzr
  4033f0:	mov	w26, wzr
  4033f4:	mov	w25, wzr
  4033f8:	mov	w27, wzr
  4033fc:	mov	w24, wzr
  403400:	mov	x21, xzr
  403404:	b	40340c <ferror@plt+0x18ac>
  403408:	cbz	w8, 403564 <ferror@plt+0x1a04>
  40340c:	and	x9, x8, #0xff
  403410:	ldrh	w9, [x23, x9, lsl #1]
  403414:	tbz	w9, #6, 403424 <ferror@plt+0x18c4>
  403418:	ldrb	w8, [x19, #1]!
  40341c:	ldrh	w9, [x23, x8, lsl #1]
  403420:	tbnz	w9, #6, 403418 <ferror@plt+0x18b8>
  403424:	subs	w9, w24, #0x1
  403428:	b.cc	403438 <ferror@plt+0x18d8>  // b.lo, b.ul, b.last
  40342c:	sxtw	x9, w9
  403430:	cmp	x22, x9
  403434:	b.lt	40346c <ferror@plt+0x190c>  // b.tstop
  403438:	cbz	x21, 403454 <ferror@plt+0x18f4>
  40343c:	lsl	w24, w24, #1
  403440:	sbfiz	x1, x24, #3, #32
  403444:	mov	x0, x21
  403448:	bl	401890 <xrealloc@plt>
  40344c:	mov	x21, x0
  403450:	b	403464 <ferror@plt+0x1904>
  403454:	mov	w0, #0x40                  	// #64
  403458:	bl	4018e0 <xmalloc@plt>
  40345c:	mov	x21, x0
  403460:	mov	w24, #0x8                   	// #8
  403464:	str	xzr, [x21, x22, lsl #3]
  403468:	ldrb	w8, [x19]
  40346c:	mov	x9, x20
  403470:	tst	w8, #0xff
  403474:	b.ne	4034c4 <ferror@plt+0x1964>  // b.any
  403478:	mov	x0, x20
  40347c:	strb	wzr, [x9]
  403480:	bl	401900 <xstrdup@plt>
  403484:	str	x0, [x21, x22, lsl #3]
  403488:	add	x22, x22, #0x1
  40348c:	str	xzr, [x21, x22, lsl #3]
  403490:	ldrb	w8, [x19]
  403494:	ldrh	w9, [x23, x8, lsl #1]
  403498:	tbz	w9, #6, 403408 <ferror@plt+0x18a8>
  40349c:	ldrb	w8, [x19, #1]!
  4034a0:	ldrh	w9, [x23, x8, lsl #1]
  4034a4:	tbnz	w9, #6, 40349c <ferror@plt+0x193c>
  4034a8:	b	403408 <ferror@plt+0x18a8>
  4034ac:	mov	w26, wzr
  4034b0:	mov	w25, wzr
  4034b4:	mov	w27, wzr
  4034b8:	strb	w8, [x9], #1
  4034bc:	ldrb	w8, [x19, #1]!
  4034c0:	cbz	w8, 403478 <ferror@plt+0x1918>
  4034c4:	orr	w10, w25, w26
  4034c8:	orr	w10, w10, w27
  4034cc:	cbnz	w10, 4034dc <ferror@plt+0x197c>
  4034d0:	and	x10, x8, #0xff
  4034d4:	ldrh	w10, [x23, x10, lsl #1]
  4034d8:	tbnz	w10, #6, 403478 <ferror@plt+0x1918>
  4034dc:	cbnz	w27, 4034b4 <ferror@plt+0x1954>
  4034e0:	and	w10, w8, #0xff
  4034e4:	cmp	w10, #0x5c
  4034e8:	b.ne	4034f4 <ferror@plt+0x1994>  // b.any
  4034ec:	mov	w27, #0x1                   	// #1
  4034f0:	b	4034bc <ferror@plt+0x195c>
  4034f4:	and	w10, w8, #0xff
  4034f8:	cbnz	w26, 403520 <ferror@plt+0x19c0>
  4034fc:	cbnz	w25, 403534 <ferror@plt+0x19d4>
  403500:	cmp	w10, #0x27
  403504:	b.eq	40354c <ferror@plt+0x19ec>  // b.none
  403508:	cmp	w10, #0x22
  40350c:	b.ne	4034ac <ferror@plt+0x194c>  // b.any
  403510:	mov	w26, wzr
  403514:	mov	w27, wzr
  403518:	mov	w25, #0x1                   	// #1
  40351c:	b	4034bc <ferror@plt+0x195c>
  403520:	cmp	w10, #0x27
  403524:	b.ne	4034b4 <ferror@plt+0x1954>  // b.any
  403528:	mov	w26, wzr
  40352c:	mov	w27, wzr
  403530:	b	4034bc <ferror@plt+0x195c>
  403534:	cmp	w10, #0x22
  403538:	b.ne	40355c <ferror@plt+0x19fc>  // b.any
  40353c:	mov	w26, wzr
  403540:	mov	w25, wzr
  403544:	mov	w27, wzr
  403548:	b	4034bc <ferror@plt+0x195c>
  40354c:	mov	w25, wzr
  403550:	mov	w27, wzr
  403554:	mov	w26, #0x1                   	// #1
  403558:	b	4034bc <ferror@plt+0x195c>
  40355c:	mov	w26, wzr
  403560:	b	4034b4 <ferror@plt+0x1954>
  403564:	mov	x0, x20
  403568:	bl	401a20 <free@plt>
  40356c:	b	403574 <ferror@plt+0x1a14>
  403570:	mov	x21, xzr
  403574:	mov	x0, x21
  403578:	ldp	x20, x19, [sp, #80]
  40357c:	ldp	x22, x21, [sp, #64]
  403580:	ldp	x24, x23, [sp, #48]
  403584:	ldp	x26, x25, [sp, #32]
  403588:	ldr	x27, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #96
  403590:	ret
  403594:	stp	x29, x30, [sp, #-80]!
  403598:	str	x25, [sp, #16]
  40359c:	stp	x24, x23, [sp, #32]
  4035a0:	stp	x22, x21, [sp, #48]
  4035a4:	stp	x20, x19, [sp, #64]
  4035a8:	mov	x29, sp
  4035ac:	cbz	x1, 40364c <ferror@plt+0x1aec>
  4035b0:	adrp	x22, 414000 <ferror@plt+0x124a0>
  4035b4:	ldr	x22, [x22, #4056]
  4035b8:	mov	x24, #0x21                  	// #33
  4035bc:	mov	x19, x1
  4035c0:	mov	x20, x0
  4035c4:	mov	w23, #0x1                   	// #1
  4035c8:	movk	x24, #0x400, lsl #48
  4035cc:	ldr	x25, [x20]
  4035d0:	cbz	x25, 403668 <ferror@plt+0x1b08>
  4035d4:	ldrb	w21, [x25]
  4035d8:	cbz	w21, 40362c <ferror@plt+0x1acc>
  4035dc:	ldrh	w8, [x22, x21, lsl #1]
  4035e0:	tbnz	w8, #6, 4035fc <ferror@plt+0x1a9c>
  4035e4:	sub	w8, w21, #0x22
  4035e8:	cmp	w8, #0x3a
  4035ec:	b.hi	403610 <ferror@plt+0x1ab0>  // b.pmore
  4035f0:	lsl	x8, x23, x8
  4035f4:	tst	x8, x24
  4035f8:	b.eq	403610 <ferror@plt+0x1ab0>  // b.none
  4035fc:	mov	w0, #0x5c                  	// #92
  403600:	mov	x1, x19
  403604:	bl	401840 <fputc@plt>
  403608:	cmn	w0, #0x1
  40360c:	b.eq	40364c <ferror@plt+0x1aec>  // b.none
  403610:	mov	w0, w21
  403614:	mov	x1, x19
  403618:	bl	401840 <fputc@plt>
  40361c:	cmn	w0, #0x1
  403620:	add	x25, x25, #0x1
  403624:	b.ne	4035d4 <ferror@plt+0x1a74>  // b.any
  403628:	b	40364c <ferror@plt+0x1aec>
  40362c:	mov	w0, #0xa                   	// #10
  403630:	mov	x1, x19
  403634:	bl	401840 <fputc@plt>
  403638:	add	x20, x20, #0x8
  40363c:	cmn	w0, #0x1
  403640:	mov	w0, #0x1                   	// #1
  403644:	b.ne	4035cc <ferror@plt+0x1a6c>  // b.any
  403648:	b	403650 <ferror@plt+0x1af0>
  40364c:	mov	w0, #0x1                   	// #1
  403650:	ldp	x20, x19, [sp, #64]
  403654:	ldp	x22, x21, [sp, #48]
  403658:	ldp	x24, x23, [sp, #32]
  40365c:	ldr	x25, [sp, #16]
  403660:	ldp	x29, x30, [sp], #80
  403664:	ret
  403668:	mov	w0, wzr
  40366c:	b	403650 <ferror@plt+0x1af0>
  403670:	sub	sp, sp, #0x100
  403674:	stp	x29, x30, [sp, #160]
  403678:	stp	x28, x27, [sp, #176]
  40367c:	stp	x26, x25, [sp, #192]
  403680:	stp	x24, x23, [sp, #208]
  403684:	stp	x22, x21, [sp, #224]
  403688:	stp	x20, x19, [sp, #240]
  40368c:	ldr	w8, [x0]
  403690:	add	x29, sp, #0xa0
  403694:	cmp	w8, #0x2
  403698:	b.lt	403920 <ferror@plt+0x1dc0>  // b.tstop
  40369c:	ldr	x8, [x1]
  4036a0:	adrp	x23, 414000 <ferror@plt+0x124a0>
  4036a4:	ldr	x23, [x23, #4056]
  4036a8:	adrp	x26, 404000 <ferror@plt+0x24a0>
  4036ac:	mov	x20, x0
  4036b0:	mov	x19, x1
  4036b4:	mov	w28, wzr
  4036b8:	mov	w27, #0x7d0                 	// #2000
  4036bc:	mov	w21, #0x1                   	// #1
  4036c0:	add	x26, x26, #0x7e4
  4036c4:	add	x25, x8, #0x8
  4036c8:	stp	x25, x8, [sp, #8]
  4036cc:	ldr	x9, [x8, w21, sxtw #3]
  4036d0:	ldrb	w10, [x9]
  4036d4:	cmp	w10, #0x40
  4036d8:	b.ne	4037a4 <ferror@plt+0x1c44>  // b.any
  4036dc:	subs	w27, w27, #0x1
  4036e0:	b.eq	403940 <ferror@plt+0x1de0>  // b.none
  4036e4:	add	x22, x9, #0x1
  4036e8:	add	x2, sp, #0x20
  4036ec:	mov	w0, wzr
  4036f0:	mov	x1, x22
  4036f4:	bl	401b30 <__xstat@plt>
  4036f8:	tbnz	w0, #31, 4037a4 <ferror@plt+0x1c44>
  4036fc:	ldr	w8, [sp, #48]
  403700:	and	w8, w8, #0xf000
  403704:	cmp	w8, #0x4, lsl #12
  403708:	b.eq	403958 <ferror@plt+0x1df8>  // b.none
  40370c:	mov	x0, x22
  403710:	mov	x1, x26
  403714:	bl	401880 <fopen@plt>
  403718:	cbz	x0, 4037a4 <ferror@plt+0x1c44>
  40371c:	mov	w2, #0x2                   	// #2
  403720:	mov	x1, xzr
  403724:	mov	x22, x0
  403728:	bl	401980 <fseek@plt>
  40372c:	cmn	w0, #0x1
  403730:	b.eq	403794 <ferror@plt+0x1c34>  // b.none
  403734:	mov	x0, x22
  403738:	bl	401810 <ftell@plt>
  40373c:	cmn	x0, #0x1
  403740:	b.eq	403794 <ferror@plt+0x1c34>  // b.none
  403744:	mov	x24, x0
  403748:	mov	x0, x22
  40374c:	mov	x1, xzr
  403750:	mov	w2, wzr
  403754:	bl	401980 <fseek@plt>
  403758:	cmn	w0, #0x1
  40375c:	b.eq	403794 <ferror@plt+0x1c34>  // b.none
  403760:	add	x0, x24, #0x1
  403764:	bl	4018e0 <xmalloc@plt>
  403768:	mov	w1, #0x1                   	// #1
  40376c:	mov	x2, x24
  403770:	mov	x3, x22
  403774:	str	x0, [sp, #24]
  403778:	bl	4019c0 <fread_unlocked@plt>
  40377c:	mov	x25, x0
  403780:	cmp	x0, x24
  403784:	b.eq	4037c0 <ferror@plt+0x1c60>  // b.none
  403788:	mov	x0, x22
  40378c:	bl	401b60 <ferror@plt>
  403790:	cbz	w0, 4037c0 <ferror@plt+0x1c60>
  403794:	mov	w28, w21
  403798:	mov	x0, x22
  40379c:	bl	401870 <fclose@plt>
  4037a0:	b	4037a8 <ferror@plt+0x1c48>
  4037a4:	mov	w28, w21
  4037a8:	ldr	w8, [x20]
  4037ac:	add	w21, w28, #0x1
  4037b0:	cmp	w21, w8
  4037b4:	b.ge	403920 <ferror@plt+0x1dc0>  // b.tcont
  4037b8:	ldr	x8, [x19]
  4037bc:	b	4036cc <ferror@plt+0x1b6c>
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	strb	wzr, [x0, x25]
  4037c8:	ldrb	w8, [x0]
  4037cc:	cbz	w8, 4037ec <ferror@plt+0x1c8c>
  4037d0:	mov	w9, #0x1                   	// #1
  4037d4:	and	x8, x8, #0xff
  4037d8:	ldrh	w8, [x23, x8, lsl #1]
  4037dc:	tbz	w8, #6, 403800 <ferror@plt+0x1ca0>
  4037e0:	ldrb	w8, [x0, x9]
  4037e4:	add	x9, x9, #0x1
  4037e8:	cbnz	w8, 4037d4 <ferror@plt+0x1c74>
  4037ec:	mov	w0, #0x8                   	// #8
  4037f0:	bl	4018e0 <xmalloc@plt>
  4037f4:	mov	x24, x0
  4037f8:	str	xzr, [x0]
  4037fc:	b	403808 <ferror@plt+0x1ca8>
  403800:	bl	4033ac <ferror@plt+0x184c>
  403804:	mov	x24, x0
  403808:	ldr	x25, [x19]
  40380c:	ldr	x23, [sp, #16]
  403810:	cmp	x25, x23
  403814:	b.ne	403878 <ferror@plt+0x1d18>  // b.any
  403818:	cbz	x23, 403870 <ferror@plt+0x1d10>
  40381c:	mov	x8, xzr
  403820:	ldr	x9, [x23, x8]
  403824:	add	x8, x8, #0x8
  403828:	cbnz	x9, 403820 <ferror@plt+0x1cc0>
  40382c:	and	x0, x8, #0x7fffffff8
  403830:	bl	4018e0 <xmalloc@plt>
  403834:	ldr	x8, [x23]
  403838:	mov	x25, x0
  40383c:	cbz	x8, 403868 <ferror@plt+0x1d08>
  403840:	ldr	x23, [sp, #8]
  403844:	mov	x26, xzr
  403848:	mov	x0, x8
  40384c:	bl	401900 <xstrdup@plt>
  403850:	lsl	x8, x26, #3
  403854:	str	x0, [x25, x8]
  403858:	ldr	x8, [x23, x8]
  40385c:	add	x26, x26, #0x1
  403860:	cbnz	x8, 403848 <ferror@plt+0x1ce8>
  403864:	and	x8, x26, #0xffffffff
  403868:	str	xzr, [x25, x8, lsl #3]
  40386c:	b	403874 <ferror@plt+0x1d14>
  403870:	mov	x25, xzr
  403874:	str	x25, [x19]
  403878:	mov	x9, xzr
  40387c:	sxtw	x8, w21
  403880:	ldr	x10, [x24, x9, lsl #3]
  403884:	mov	x26, x9
  403888:	add	x9, x9, #0x1
  40388c:	cbnz	x10, 403880 <ferror@plt+0x1d20>
  403890:	lsl	x23, x8, #3
  403894:	ldr	x0, [x25, x23]
  403898:	bl	401a20 <free@plt>
  40389c:	ldrsw	x8, [x20]
  4038a0:	ldr	x0, [x19]
  4038a4:	add	x8, x26, x8
  4038a8:	lsl	x8, x8, #3
  4038ac:	add	x1, x8, #0x8
  4038b0:	bl	401890 <xrealloc@plt>
  4038b4:	str	x0, [x19]
  4038b8:	ldr	w9, [x20]
  4038bc:	add	x8, x0, x23
  4038c0:	lsl	x25, x26, #3
  4038c4:	add	x0, x8, x25
  4038c8:	add	x1, x8, #0x8
  4038cc:	sub	w8, w9, w21
  4038d0:	sbfiz	x2, x8, #3, #32
  4038d4:	bl	401780 <memmove@plt>
  4038d8:	ldr	x8, [x19]
  4038dc:	mov	x1, x24
  4038e0:	mov	x2, x25
  4038e4:	add	x0, x8, x23
  4038e8:	bl	401770 <memcpy@plt>
  4038ec:	ldr	w8, [x20]
  4038f0:	mov	x0, x24
  4038f4:	add	w8, w26, w8
  4038f8:	sub	w8, w8, #0x1
  4038fc:	str	w8, [x20]
  403900:	bl	401a20 <free@plt>
  403904:	ldr	x0, [sp, #24]
  403908:	bl	401a20 <free@plt>
  40390c:	adrp	x23, 414000 <ferror@plt+0x124a0>
  403910:	ldr	x23, [x23, #4056]
  403914:	adrp	x26, 404000 <ferror@plt+0x24a0>
  403918:	add	x26, x26, #0x7e4
  40391c:	b	403798 <ferror@plt+0x1c38>
  403920:	ldp	x20, x19, [sp, #240]
  403924:	ldp	x22, x21, [sp, #224]
  403928:	ldp	x24, x23, [sp, #208]
  40392c:	ldp	x26, x25, [sp, #192]
  403930:	ldp	x28, x27, [sp, #176]
  403934:	ldp	x29, x30, [sp, #160]
  403938:	add	sp, sp, #0x100
  40393c:	ret
  403940:	adrp	x9, 414000 <ferror@plt+0x124a0>
  403944:	ldr	x9, [x9, #4048]
  403948:	ldr	x2, [x8]
  40394c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403950:	add	x1, x1, #0x792
  403954:	b	403970 <ferror@plt+0x1e10>
  403958:	adrp	x9, 414000 <ferror@plt+0x124a0>
  40395c:	ldr	x8, [x19]
  403960:	ldr	x9, [x9, #4048]
  403964:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403968:	add	x1, x1, #0x7bb
  40396c:	ldr	x2, [x8]
  403970:	ldr	x0, [x9]
  403974:	bl	401b50 <fprintf@plt>
  403978:	mov	w0, #0x1                   	// #1
  40397c:	bl	401ab0 <xexit@plt>
  403980:	cbz	x0, 403998 <ferror@plt+0x1e38>
  403984:	mov	x8, x0
  403988:	mov	w0, #0xffffffff            	// #-1
  40398c:	ldr	x9, [x8], #8
  403990:	add	w0, w0, #0x1
  403994:	cbnz	x9, 40398c <ferror@plt+0x1e2c>
  403998:	ret
  40399c:	stp	x29, x30, [sp, #-48]!
  4039a0:	str	x21, [sp, #16]
  4039a4:	adrp	x21, 41d000 <stdin@@GLIBC_2.17+0x7dc0>
  4039a8:	ldr	x0, [x21, #608]
  4039ac:	stp	x20, x19, [sp, #32]
  4039b0:	mov	x29, sp
  4039b4:	cbnz	x0, 403abc <ferror@plt+0x1f5c>
  4039b8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4039bc:	add	x0, x0, #0x7e6
  4039c0:	bl	401b20 <getenv@plt>
  4039c4:	cbz	x0, 4039d8 <ferror@plt+0x1e78>
  4039c8:	mov	w1, #0x7                   	// #7
  4039cc:	mov	x19, x0
  4039d0:	bl	4019a0 <access@plt>
  4039d4:	cbz	w0, 403a7c <ferror@plt+0x1f1c>
  4039d8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4039dc:	add	x0, x0, #0x7ed
  4039e0:	bl	401b20 <getenv@plt>
  4039e4:	cbz	x0, 4039f8 <ferror@plt+0x1e98>
  4039e8:	mov	w1, #0x7                   	// #7
  4039ec:	mov	x19, x0
  4039f0:	bl	4019a0 <access@plt>
  4039f4:	cbz	w0, 403a7c <ferror@plt+0x1f1c>
  4039f8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4039fc:	add	x0, x0, #0x7f1
  403a00:	bl	401b20 <getenv@plt>
  403a04:	cbz	x0, 403a18 <ferror@plt+0x1eb8>
  403a08:	mov	w1, #0x7                   	// #7
  403a0c:	mov	x19, x0
  403a10:	bl	4019a0 <access@plt>
  403a14:	cbz	w0, 403a7c <ferror@plt+0x1f1c>
  403a18:	adrp	x19, 404000 <ferror@plt+0x24a0>
  403a1c:	add	x19, x19, #0x821
  403a20:	mov	w1, #0x7                   	// #7
  403a24:	mov	x0, x19
  403a28:	bl	4019a0 <access@plt>
  403a2c:	cbz	w0, 403a7c <ferror@plt+0x1f1c>
  403a30:	adrp	x20, 404000 <ferror@plt+0x24a0>
  403a34:	add	x20, x20, #0x826
  403a38:	mov	w1, #0x7                   	// #7
  403a3c:	mov	x0, x20
  403a40:	bl	4019a0 <access@plt>
  403a44:	cbz	w0, 403a78 <ferror@plt+0x1f18>
  403a48:	adrp	x20, 404000 <ferror@plt+0x24a0>
  403a4c:	add	x20, x20, #0x82f
  403a50:	mov	w1, #0x7                   	// #7
  403a54:	mov	x0, x20
  403a58:	bl	4019a0 <access@plt>
  403a5c:	cbz	w0, 403a78 <ferror@plt+0x1f18>
  403a60:	mov	w1, #0x7                   	// #7
  403a64:	mov	x0, x19
  403a68:	bl	4019a0 <access@plt>
  403a6c:	cmp	w0, #0x0
  403a70:	csel	x19, x19, xzr, eq  // eq = none
  403a74:	b	403a7c <ferror@plt+0x1f1c>
  403a78:	mov	x19, x20
  403a7c:	adrp	x8, 404000 <ferror@plt+0x24a0>
  403a80:	add	x8, x8, #0x391
  403a84:	cmp	x19, #0x0
  403a88:	csel	x19, x8, x19, eq  // eq = none
  403a8c:	mov	x0, x19
  403a90:	bl	4017b0 <strlen@plt>
  403a94:	mov	x20, x0
  403a98:	add	w0, w20, #0x2
  403a9c:	bl	4018e0 <xmalloc@plt>
  403aa0:	mov	x1, x19
  403aa4:	bl	401a80 <strcpy@plt>
  403aa8:	mov	w8, #0x2f                  	// #47
  403aac:	add	w9, w20, #0x1
  403ab0:	strb	w8, [x0, w20, uxtw]
  403ab4:	strb	wzr, [x0, w9, uxtw]
  403ab8:	str	x0, [x21, #608]
  403abc:	ldp	x20, x19, [sp, #32]
  403ac0:	ldr	x21, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #48
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-80]!
  403ad0:	str	x25, [sp, #16]
  403ad4:	stp	x24, x23, [sp, #32]
  403ad8:	stp	x22, x21, [sp, #48]
  403adc:	stp	x20, x19, [sp, #64]
  403ae0:	mov	x29, sp
  403ae4:	mov	x20, x1
  403ae8:	mov	x21, x0
  403aec:	bl	40399c <ferror@plt+0x1e3c>
  403af0:	adrp	x8, 404000 <ferror@plt+0x24a0>
  403af4:	add	x8, x8, #0x7f6
  403af8:	cmp	x21, #0x0
  403afc:	adrp	x9, 403000 <ferror@plt+0x14a0>
  403b00:	add	x9, x9, #0xf06
  403b04:	csel	x21, x8, x21, eq  // eq = none
  403b08:	cmp	x20, #0x0
  403b0c:	mov	x19, x0
  403b10:	csel	x22, x9, x20, eq  // eq = none
  403b14:	bl	4017b0 <strlen@plt>
  403b18:	mov	x20, x0
  403b1c:	mov	x0, x21
  403b20:	bl	4017b0 <strlen@plt>
  403b24:	mov	x23, x0
  403b28:	mov	x0, x22
  403b2c:	bl	4017b0 <strlen@plt>
  403b30:	sxtw	x25, w20
  403b34:	sxtw	x23, w23
  403b38:	mov	x24, x0
  403b3c:	add	x8, x25, x23
  403b40:	add	x8, x8, w24, sxtw
  403b44:	add	x0, x8, #0x7
  403b48:	bl	4018e0 <xmalloc@plt>
  403b4c:	mov	x1, x19
  403b50:	mov	x20, x0
  403b54:	bl	401a80 <strcpy@plt>
  403b58:	add	x0, x20, x25
  403b5c:	mov	x1, x21
  403b60:	bl	401a80 <strcpy@plt>
  403b64:	add	x8, x0, x23
  403b68:	mov	w9, #0x5858                	// #22616
  403b6c:	mov	w10, #0x5858                	// #22616
  403b70:	movk	w9, #0x58, lsl #16
  403b74:	movk	w10, #0x5858, lsl #16
  403b78:	add	x0, x8, #0x6
  403b7c:	mov	x1, x22
  403b80:	stur	w9, [x8, #3]
  403b84:	str	w10, [x8]
  403b88:	bl	401a80 <strcpy@plt>
  403b8c:	mov	x0, x20
  403b90:	mov	w1, w24
  403b94:	bl	401790 <mkstemps@plt>
  403b98:	cmn	w0, #0x1
  403b9c:	b.eq	403bc4 <ferror@plt+0x2064>  // b.none
  403ba0:	bl	401930 <close@plt>
  403ba4:	cbnz	w0, 403bf4 <ferror@plt+0x2094>
  403ba8:	mov	x0, x20
  403bac:	ldp	x20, x19, [sp, #64]
  403bb0:	ldp	x22, x21, [sp, #48]
  403bb4:	ldp	x24, x23, [sp, #32]
  403bb8:	ldr	x25, [sp, #16]
  403bbc:	ldp	x29, x30, [sp], #80
  403bc0:	ret
  403bc4:	adrp	x8, 414000 <ferror@plt+0x124a0>
  403bc8:	ldr	x8, [x8, #4048]
  403bcc:	ldr	x20, [x8]
  403bd0:	bl	401b10 <__errno_location@plt>
  403bd4:	ldr	w0, [x0]
  403bd8:	bl	401920 <strerror@plt>
  403bdc:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403be0:	mov	x3, x0
  403be4:	add	x1, x1, #0x7f9
  403be8:	mov	x0, x20
  403bec:	mov	x2, x19
  403bf0:	bl	401b50 <fprintf@plt>
  403bf4:	bl	401990 <abort@plt>
  403bf8:	mov	x1, x0
  403bfc:	mov	x0, xzr
  403c00:	b	403acc <ferror@plt+0x1f6c>
  403c04:	nop
  403c08:	stp	x29, x30, [sp, #-64]!
  403c0c:	mov	x29, sp
  403c10:	stp	x19, x20, [sp, #16]
  403c14:	adrp	x20, 414000 <ferror@plt+0x124a0>
  403c18:	add	x20, x20, #0xaf0
  403c1c:	stp	x21, x22, [sp, #32]
  403c20:	adrp	x21, 414000 <ferror@plt+0x124a0>
  403c24:	add	x21, x21, #0xae8
  403c28:	sub	x20, x20, x21
  403c2c:	mov	w22, w0
  403c30:	stp	x23, x24, [sp, #48]
  403c34:	mov	x23, x1
  403c38:	mov	x24, x2
  403c3c:	bl	401730 <memcpy@plt-0x40>
  403c40:	cmp	xzr, x20, asr #3
  403c44:	b.eq	403c70 <ferror@plt+0x2110>  // b.none
  403c48:	asr	x20, x20, #3
  403c4c:	mov	x19, #0x0                   	// #0
  403c50:	ldr	x3, [x21, x19, lsl #3]
  403c54:	mov	x2, x24
  403c58:	add	x19, x19, #0x1
  403c5c:	mov	x1, x23
  403c60:	mov	w0, w22
  403c64:	blr	x3
  403c68:	cmp	x20, x19
  403c6c:	b.ne	403c50 <ferror@plt+0x20f0>  // b.any
  403c70:	ldp	x19, x20, [sp, #16]
  403c74:	ldp	x21, x22, [sp, #32]
  403c78:	ldp	x23, x24, [sp, #48]
  403c7c:	ldp	x29, x30, [sp], #64
  403c80:	ret
  403c84:	nop
  403c88:	ret

Disassembly of section .fini:

0000000000403c8c <.fini>:
  403c8c:	stp	x29, x30, [sp, #-16]!
  403c90:	mov	x29, sp
  403c94:	ldp	x29, x30, [sp], #16
  403c98:	ret
