#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 29 14:57:28 2019
# Process ID: 7028
# Current directory: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5300 C:\Users\Carmen\Desktop\TFG\Codigo_final\Accelerator\Accelerator.xpr
# Log file: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/vivado.log
# Journal file: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property strategy Flow_AlternateRoutability [get_runs synth_2]
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run impl_2
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run synth_2 -name synth_2
current_design impl_1
open_run impl_2
current_design impl_1
close_design
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run synth_2 -name synth_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {45} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {22.000} CONFIG.CLKOUT1_JITTER {276.887} CONFIG.CLKOUT1_PHASE_ERROR {296.868}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {48.5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {276.342} CONFIG.CLKOUT1_PHASE_ERROR {297.358}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
catch { [ delete_ip_run [get_ips -all clk_72Mhz] ] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
update_compile_order -fileset sources_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {52.5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.000} CONFIG.CLKOUT1_JITTER {266.107} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
open_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {54} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18.750} CONFIG.CLKOUT1_JITTER {147.672} CONFIG.CLKOUT1_PHASE_ERROR {97.646}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {56} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18.125} CONFIG.CLKOUT1_JITTER {257.315} CONFIG.CLKOUT1_PHASE_ERROR {294.830}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {58} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17.500} CONFIG.CLKOUT1_JITTER {256.039}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {63} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {39.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.625} CONFIG.CLKOUT1_JITTER {236.536} CONFIG.CLKOUT1_PHASE_ERROR {237.634}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {68} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {51.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {249.979} CONFIG.CLKOUT1_PHASE_ERROR {300.046}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.250} CONFIG.CLKOUT1_JITTER {253.453} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {53.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {233.934} CONFIG.CLKOUT1_PHASE_ERROR {296.014}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {73} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {145.570} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {76} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.125} CONFIG.CLKOUT1_JITTER {250.502} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {78} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {136.923} CONFIG.CLKOUT1_PHASE_ERROR {99.281}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {79} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.875} CONFIG.CLKOUT1_JITTER {135.316} CONFIG.CLKOUT1_PHASE_ERROR {98.344}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {82} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.250} CONFIG.CLKOUT1_JITTER {133.865} CONFIG.CLKOUT1_PHASE_ERROR {96.739}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {83} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.375} CONFIG.CLKOUT1_JITTER {132.282} CONFIG.CLKOUT1_PHASE_ERROR {95.856}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
reset_run clk_72Mhz_synth_1
launch_runs -jobs 4 clk_72Mhz_synth_1
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {82} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.250} CONFIG.CLKOUT1_JITTER {133.865} CONFIG.CLKOUT1_PHASE_ERROR {96.739}] [get_ips clk_72Mhz]
generate_target all [get_files  C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
catch { config_ip_cache -export [get_ips -all clk_72Mhz] }
catch { [ delete_ip_run [get_ips -all clk_72Mhz] ] }
export_ip_user_files -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci]
export_simulation -of_objects [get_files C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci] -directory C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files -ipstatic_source_dir C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_run impl_2
close_design
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run all
relaunch_sim
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
close_sim
