{"vcs1":{"timestamp_begin":1747640778.805774967, "rt":7.24, "ut":7.38, "st":0.55}}
{"vcselab":{"timestamp_begin":1747640786.119005885, "rt":0.37, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1747640786.546843229, "rt":0.41, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747640778.186838929}
{"VCS_COMP_START_TIME": 1747640778.186838929}
{"VCS_COMP_END_TIME": 1747640787.101803450}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486956}}
{"vcselab": {"peak_mem": 183888}}
