

================================================================
== Vitis HLS Report for 'store_matrix_to_dram'
================================================================
* Date:           Sun Feb 22 21:56:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28  |store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     140|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    4|     185|     550|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      30|    -|
|Register         |        -|    -|     161|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    4|     346|     720|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |mul_31ns_31ns_62_1_1_U143                                                |mul_31ns_31ns_62_1_1                                           |        0|   4|    0|   24|    0|
    |grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28  |store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        0|   0|  185|  526|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                    |                                                               |        0|   4|  185|  550|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |cmp41_fu_64_p2  |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_70_p2  |      icmp|   0|  0|  39|          32|           1|
    |smax1_fu_84_p3  |    select|   0|  0|  31|           1|          31|
    |smax_fu_76_p3   |    select|   0|  0|  31|           1|          31|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0| 140|          66|          64|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |A_dram     |   9|          2|   32|         64|
    |ap_NS_fsm  |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|   33|         69|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |A_dram_reg                                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                                             |   4|   0|    4|          0|
    |bound_reg_113                                                                         |  62|   0|   62|          0|
    |grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28_ap_start_reg  |   1|   0|    1|          0|
    |smax1_reg_108                                                                         |  31|   0|   31|          0|
    |smax_reg_103                                                                          |  31|   0|   31|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 161|   0|  161|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram|  return value|
|A_dram          |  out|   32|      ap_vld|                A_dram|       pointer|
|A_dram_ap_vld   |  out|    1|      ap_vld|                A_dram|       pointer|
|M_rows          |   in|   32|     ap_none|                M_rows|       pointer|
|M_cols          |   in|   32|     ap_none|                M_cols|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|                 M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                 M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                 M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                 M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                 M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                 M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                 M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                 M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                 M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                 M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                 M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                 M_e_3|         array|
+----------------+-----+-----+------------+----------------------+--------------+

