<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P1EJ1a_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P1EJ1a_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="P1EJ1a_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P1EJ1b_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P1EJ1b_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P1EJ2a_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P1EJ2a_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P1EJ2b_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P1EJ2b_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P1EJ3a_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p1ej1a.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="p1ej1a_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p1ej1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p1ej2a.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p1ej2b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="p1ej3a.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1632430430" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1632430430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632568107" xil_pn:in_ck="-4760802231519116212" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1632568107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Testbenches/p1ej1a_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej1b_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej2a_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej2b_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej3a_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1633456575" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6815626004422725821" xil_pn:start_ts="1633456575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633456577" xil_pn:in_ck="-7782224351205936564" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3254169570892905867" xil_pn:start_ts="1633456575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="p1ej1a.vf"/>
      <outfile xil_pn:name="p1ej2a.vf"/>
      <outfile xil_pn:name="p1ej2b.vf"/>
      <outfile xil_pn:name="p1ej3a.vf"/>
    </transform>
    <transform xil_pn:end_ts="1632430432" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2989580672595021399" xil_pn:start_ts="1632430432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632568108" xil_pn:in_ck="-6705561042670959442" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1632568108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Testbenches/p1ej1a_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej1b_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej2a_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej2b_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/p1ej3a_tb.vhd"/>
      <outfile xil_pn:name="p1ej1a.vf"/>
      <outfile xil_pn:name="p1ej1b.vf"/>
      <outfile xil_pn:name="p1ej2a.vf"/>
      <outfile xil_pn:name="p1ej2b.vf"/>
      <outfile xil_pn:name="p1ej3a.vf"/>
    </transform>
    <transform xil_pn:end_ts="1633456581" xil_pn:in_ck="-6705561042670959442" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3795240666808771993" xil_pn:start_ts="1633456577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P1EJ1a_tb_beh.prj"/>
      <outfile xil_pn:name="P1EJ1a_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1633456581" xil_pn:in_ck="9005141179656848885" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6426647987490043382" xil_pn:start_ts="1633456581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P1EJ1a_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
