<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PHMINPOSUW — Packed Horizontal Word Minimum</title>
</head>
<body>
<h1 id="phminposuw-packed-horizontal-word-minimum">PHMINPOSUW — Packed Horizontal Word Minimum</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 38 41 /r PHMINPOSUW <em>xmm1, xmm2/m128</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE4_1</td>
	<td>Find the minimum unsigned word in <em>xmm2/m128 </em>and place its value in the low word of <em>xmm1 </em>and its index in the secondlowest word of <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.128.66.0F38.WIG 41 /r VPHMINPOSUW <em>xmm1, xmm2/m128</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Find the minimum unsigned word in <em>xmm2/m128</em> and place its value in the low word of xmm1 and its index in the secondlowest word of <em>xmm1</em>.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Determine the minimum unsigned word value in the source operand (second operand) and place the unsigned</p>
<table>
<tr>
	<td>word in the low word (bits 0-15) of the destination operand (first operand). is stored in bits 16-18 of the destination operand. 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.</td>
	<td>The word index of the minimum value The remaining upper bits of the destination are set to zero.</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>PHMINPOSUW (128-bit Legacy SSE version)
INDEX ← 0;
MIN ← SRC[15:0]
IF (SRC[31:16] &lt; MIN)
  THEN INDEX ← 1;
IF (SRC[47:32] &lt; MIN)
  THEN INDEX ← 2;
* Repeat operation for words 3 through 6
IF (SRC[127:112] &lt; MIN)
  THEN INDEX ← 7;
DEST[15:0] ← MIN;
DEST[18:16] ← INDEX;
DEST[127:19] ← 0000000000000000000000000000H;
VPHMINPOSUW (VEX.128 encoded version)
INDEX ← 0
MIN ← SRC[15:0]
IF (SRC[31:16] &lt; MIN) THEN INDEX ← 1; MIN ← SRC[31:16]
IF (SRC[47:32] &lt; MIN) THEN INDEX ← 2; MIN ← SRC[47:32]
* Repeat operation for words 3 through 6
IF (SRC[127:112] &lt; MIN) THEN INDEX ← 7; MIN ← SRC[127:112]
DEST[15:0] ← MIN
DEST[18:16] ← INDEX
DEST[127:19] ← 0000000000000000000000000000H
DEST[VLMAX-1:128] ← 0
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PHMINPOSUW:</td>
	<td>__m128i _mm_minpos_epu16( __m128i packed_words);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1. If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
