
*** Running vivado
    with args -log WrapperUser.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WrapperUser.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source WrapperUser.tcl -notrace
Command: synth_design -top WrapperUser -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9040
WARNING: [Synth 8-2292] literal value truncated to fit in 12 bits [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:254]
WARNING: [Synth 8-6901] identifier 'colorAddr' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:188]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:189]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'imgAddress' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:191]
WARNING: [Synth 8-6901] identifier 'colorAddr' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:194]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WrapperUser' [C:/Users/eal63/Desktop/FPGAexchange/WrapperUser.v:27]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/dffe_ref.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (2#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGATimingGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (3#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/Ps2Interface.vhd:180]
WARNING: [Synth 8-6090] variable 'cursor' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:131]
WARNING: [Synth 8-6090] variable 'cursor' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:140]
WARNING: [Synth 8-6090] variable 'ascii' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:154]
INFO: [Synth 8-6157] synthesizing module 'RAMvga' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 1024'b0100001100111010001011110101010101110011011001010111001001110011001011110110010101100001011011000011011000110011001011110100010001100101011100110110101101110100011011110111000000101111010001100101000001000111010000010110010101111000011000110110100001100001011011100110011101100101001011110110011001101001011011100110000101101100010111110111000001110010011011110110101000101110011100110111001001100011011100110010111101110011011011110111010101110010011000110110010101110011010111110011000100101111011010010110110101110000011011110111001001110100011100110010111101000100011011110111011101101110011011000110111101100001011001000111001100101111011011000110000101100010001101100101111101101011011010010111010000101101001100100011000000110010001101000011000000110100001100000011000101010100001100010011100100110011001100000011000000110000010110100010110100110000001100000011000100101111011011000110000101100010001101100101111101101011011010010111010000101111011000010111001101100011011010010110100100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/ascii.mem' is read successfully [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAMvga' (4#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAMvga' is unconnected for instance 'ASCII' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:165]
WARNING: [Synth 8-7023] instance 'ASCII' of module 'RAMvga' has 5 connections declared, but only 4 given [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:165]
INFO: [Synth 8-6157] synthesizing module 'RAMvga__parameterized0' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 235000 - type: integer 
	Parameter MEMFILE bound to: 1040'b01000011001110100010111101010101011100110110010101110010011100110010111101100101011000010110110000110110001100110010111101000100011001010111001101101011011101000110111101110000001011110100011001010000010001110100000101100101011110000110001101101000011000010110111001100111011001010010111101100110011010010110111001100001011011000101111101110000011100100110111101101010001011100111001101110010011000110111001100101111011100110110111101110101011100100110001101100101011100110101111100110001001011110110100101101101011100000110111101110010011101000111001100101111010001000110111101110111011011100110110001101111011000010110010001110011001011110110110001100001011000100011011001011111011010110110100101110100001011010011001000110000001100100011010000110000001101000011000000110001010101000011000100111001001100110011000000110000001100000101101000101101001100000011000000110001001011110110110001100001011000100011011001011111011010110110100101110100001011110111001101110000011100100110100101110100011001010111001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/sprites.mem' is read successfully [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAMvga__parameterized0' (4#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAMvga' is unconnected for instance 'Sprites' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:204]
WARNING: [Synth 8-7023] instance 'Sprites' of module 'RAMvga' has 5 connections declared, but only 4 given [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:204]
INFO: [Synth 8-6157] synthesizing module 'RAMvga__parameterized1' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 1024'b0100001100111010001011110101010101110011011001010111001001110011001011110110010101100001011011000011011000110011001011110100010001100101011100110110101101110100011011110111000000101111010001100101000001000111010000010110010101111000011000110110100001100001011011100110011101100101001011110110011001101001011011100110000101101100010111110111000001110010011011110110101000101110011100110111001001100011011100110010111101110011011011110111010101110010011000110110010101110011010111110011000100101111011010010110110101110000011011110111001001110100011100110010111101000100011011110111011101101110011011000110111101100001011001000111001100101111011011000110000101100010001101100101111101101011011010010111010000101101001100100011000000110010001101000011000000110100001100000011000101010100001100010011100100110011001100000011000000110000010110100010110100110000001100000011000100101111011011000110000101100010001101100101111101101011011010010111010000101111011010010110110101100001011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/image.mem' is read successfully [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAMvga__parameterized1' (4#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/RAMvga.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAMvga' is unconnected for instance 'ImageData' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:234]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAMvga' has 5 connections declared, but only 4 given [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:234]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (5#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/lab6_kit-20240401T193000Z-001/lab6_kit/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'communicate' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/communicate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'communicate' (6#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/communicate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WrapperUser' (7#1) [C:/Users/eal63/Desktop/FPGAexchange/WrapperUser.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1406.836 ; gain = 77.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.836 ; gain = 77.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.836 ; gain = 77.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1406.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]
Finished Parsing XDC File [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WrapperUser_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WrapperUser_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1431.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1431.699 ; gain = 102.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1431.699 ; gain = 102.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1431.699 ; gain = 102.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1431.699 ; gain = 102.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Multipliers : 
	               6x32  Multipliers := 1     
	              12x32  Multipliers := 1     
+---RAMs : 
	            2700K Bit	(307200 X 9 bit)          RAMs := 1     
	             229K Bit	(235000 X 1 bit)          RAMs := 1     
	               2K Bit	(256 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	  17 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP order3, operation Mode is: (D+(A:0x3fffffd0))*(B:0xa).
DSP Report: operator order3 is absorbed into DSP order3.
DSP Report: operator order4 is absorbed into DSP order3.
DSP Report: Generating DSP order1, operation Mode is: C+(D+(A:0x3fffffd0))*(B:0x64).
DSP Report: operator order1 is absorbed into DSP order1.
DSP Report: operator order3 is absorbed into DSP order1.
DSP Report: operator order4 is absorbed into DSP order1.
DSP Report: Generating DSP order1, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffd0).
DSP Report: operator order1 is absorbed into DSP order1.
DSP Report: Generating DSP order3, operation Mode is: (D+(A:0x3fffffd0))*(B:0xa).
DSP Report: operator order3 is absorbed into DSP order3.
DSP Report: operator order4 is absorbed into DSP order3.
DSP Report: Generating DSP order1, operation Mode is: C+(D+(A:0x3fffffd0))*(B:0x64).
DSP Report: operator order1 is absorbed into DSP order1.
DSP Report: operator order3 is absorbed into DSP order1.
DSP Report: operator order4 is absorbed into DSP order1.
DSP Report: Generating DSP order1, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffd0).
DSP Report: operator order1 is absorbed into DSP order1.
DSP Report: Generating DSP address1, operation Mode is: (D+(A:0x3fffffdf))*(B:0x9c4).
DSP Report: operator address1 is absorbed into DSP address1.
DSP Report: operator address2 is absorbed into DSP address1.
DSP Report: Generating DSP address, operation Mode is: C+A*(B:0x32).
DSP Report: operator address is absorbed into DSP address.
DSP Report: operator address0 is absorbed into DSP address.
DSP Report: Generating DSP address, operation Mode is: PCIN+(A:0x0):B+(C:0x1).
DSP Report: operator address is absorbed into DSP address.
DSP Report: Generating DSP address, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator address is absorbed into DSP address.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.699 ; gain = 102.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMvga:                 | MemoryArray_reg | 256 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMvga__parameterized0: | MemoryArray_reg | 229 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|RAMvga__parameterized1: | MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
+------------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | (D+(A:0x3fffffd0))*(B:0xa)        | 12     | 4      | -      | 8      | 16     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|VGAController | C+(D+(A:0x3fffffd0))*(B:0x64)     | 12     | 7      | 12     | 8      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|VGAController | PCIN+(A:0x0):B+(C:0xffffffffffd0) | 30     | 8      | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | (D+(A:0x3fffffd0))*(B:0xa)        | 12     | 4      | -      | 8      | 16     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|VGAController | C+(D+(A:0x3fffffd0))*(B:0x64)     | 12     | 7      | 12     | 8      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|VGAController | PCIN+(A:0x0):B+(C:0xffffffffffd0) | 30     | 8      | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | (D+(A:0x3fffffdf))*(B:0x9c4)      | 18     | 12     | -      | 8      | 30     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|VGAController | C+A*(B:0x32)                      | 18     | 6      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | PCIN+(A:0x0):B+(C:0x1)            | 30     | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | PCIN+(A:0x0):B                    | 30     | 10     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1488.277 ; gain = 158.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "WrapperUser/vga/ASCII/MemoryArray_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "WrapperUser/vga/ASCII/MemoryArray_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1615.148 ; gain = 285.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMvga__parameterized0: | MemoryArray_reg               | 229 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|WrapperUser             | vga/ImageData/MemoryArray_reg | 300 K x 9(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 90     | 
+------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance vga/Sprites/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/Sprites/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/Sprites/MemoryArray_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/Sprites/MemoryArray_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     3|
|3     |DSP48E1   |    10|
|8     |LUT1      |     7|
|9     |LUT2      |    72|
|10    |LUT3      |    15|
|11    |LUT4      |    43|
|12    |LUT5      |    52|
|13    |LUT6      |   113|
|14    |RAM256X1S |     7|
|15    |RAMB36E1  |    26|
|32    |FDCE      |    65|
|33    |FDPE      |     1|
|34    |FDRE      |   141|
|35    |FDSE      |     9|
|36    |IBUF      |     2|
|37    |IOBUF     |     2|
|38    |OBUF      |    32|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1633.348 ; gain = 279.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.348 ; gain = 303.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1642.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 7 instances

Synth Design complete, checksum: dfe87a41
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.906 ; gain = 316.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/eal63/Desktop/FPGAexchange/final_proj.runs/synth_1/WrapperUser.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WrapperUser_utilization_synth.rpt -pb WrapperUser_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 17:42:18 2024...
