// Seed: 2073084875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  output tri id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = {{!id_1{-1}}, 1'b0 - id_1};
  logic id_8;
  ;
  generate
    assign id_1 = id_8;
  endgenerate
endmodule
module module_1 #(
    parameter id_0 = 32'd78
) (
    output tri _id_0,
    input supply1 id_1
);
  assign id_0 = id_1;
  logic [1 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_4;
endmodule
