

================================================================
== Vivado HLS Report for 'jedi_multiply_float_float_mult_2_struct_s'
================================================================
* Date:           Sun Jul 18 14:02:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3786273|  3786273| 18.931 ms | 18.931 ms |  3786273|  3786273|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product1         |  3786272|  3786272|    236642|          -|          -|    16|    no    |
        | + Product1.1      |   236640|   236640|       272|          -|          -|   870|    no    |
        |  ++ Product1.1.1  |      270|      270|         9|          -|          -|    30|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %Product1_end ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i14 [ 0, %0 ], [ %add_ln50, %Product1_end ]" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 15 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.55ns)   --->   "%add_ln50 = add i14 %phi_mul2, 870" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.63ns)   --->   "%icmp_ln50 = icmp eq i5 %i_0, -16" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 17 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%i = add i5 %i_0, 1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %5, label %Product1_begin" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 22 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i10 %tmp_1 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 24 'zext' 'zext_ln61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 25 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i6 %tmp_2 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 26 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%sub_ln61 = sub i11 %zext_ln61, %zext_ln61_1" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 27 'sub' 'sub_ln61' <Predicate = (!icmp_ln50)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "br label %.loopexit" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 28 'br' <Predicate = (!icmp_ln50)> <Delay = 0.60>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:65]   --->   Operation 29 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %Product1_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.60ns)   --->   "%icmp_ln56 = icmp eq i10 %j_0, -154" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 31 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 870, i64 870, i64 870)"   --->   Operation 32 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.54ns)   --->   "%j = add i10 %j_0, 1" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %Product1_end, label %2" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %j_0 to i15" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i10 %j_0 to i14" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 36 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.55ns)   --->   "%add_ln57 = add i14 %phi_mul2, %zext_ln57_1" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 37 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i14 %add_ln57 to i64" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 38 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [13920 x float]* %res, i64 0, i64 %zext_ln57_2" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.60ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 40 'br' <Predicate = (!icmp_ln56)> <Delay = 0.60>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_4)" [../../nnet_utils/nnet_jedi.h:63]   --->   Operation 41 'specregionend' 'empty_15' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 42 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_s, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 43 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 44 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %2 ], [ %add_ln61_2, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.15ns)   --->   "store float %storemerge, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln59 = icmp eq i5 %k_0, -2" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 47 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 48 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.34ns)   --->   "%k = add i5 %k_0, 1" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 49 'add' 'k' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit.loopexit, label %4" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i5 %k_0 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 51 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.53ns)   --->   "%add_ln61 = add i11 %sub_ln61, %zext_ln61_2" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 52 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i11 %add_ln61 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 53 'sext' 'sext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr [900 x float]* %data1, i64 0, i64 %sext_ln61" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 54 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.58ns)   --->   "%add_ln61_2 = add i15 %phi_mul, 870" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 55 'add' 'add_ln61_2' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.58ns)   --->   "%add_ln61_1 = add i15 %phi_mul, %zext_ln57" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 56 'add' 'add_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i15 %add_ln61_1 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 57 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr [26100 x float]* %data2, i64 0, i64 %zext_ln61_3" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 58 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 59 'load' 'data1_load' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 60 [2/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 60 'load' 'data2_load' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 62 [1/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 62 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_5 : Operation 63 [1/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 63 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 64 [3/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 64 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 65 [2/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 65 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 66 [1/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 66 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 67 [4/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 67 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 68 [3/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 68 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 69 [2/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 69 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 70 [1/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 70 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../nnet_utils/nnet_jedi.h:50) [6]  (0.603 ns)

 <State 2>: 0.637ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../nnet_utils/nnet_jedi.h:50) [6]  (0 ns)
	'icmp' operation ('icmp_ln50', ../../nnet_utils/nnet_jedi.h:50) [9]  (0.637 ns)

 <State 3>: 0.605ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../nnet_utils/nnet_jedi.h:56) [23]  (0 ns)
	'icmp' operation ('icmp_ln56', ../../nnet_utils/nnet_jedi.h:56) [24]  (0.605 ns)

 <State 4>: 1.74ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../../nnet_utils/nnet_jedi.h:61) with incoming values : ('add_ln61_2', ../../nnet_utils/nnet_jedi.h:61) [38]  (0 ns)
	'add' operation ('add_ln61_1', ../../nnet_utils/nnet_jedi.h:61) [50]  (0.582 ns)
	'getelementptr' operation ('data2_addr', ../../nnet_utils/nnet_jedi.h:61) [52]  (0 ns)
	'load' operation ('data2_load', ../../nnet_utils/nnet_jedi.h:61) on array 'data2' [54]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'load' operation ('data1_load', ../../nnet_utils/nnet_jedi.h:61) on array 'data1' [53]  (1.16 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../../nnet_utils/nnet_jedi.h:61) [55]  (4.08 ns)

 <State 7>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../../nnet_utils/nnet_jedi.h:61) [55]  (4.08 ns)

 <State 8>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../../nnet_utils/nnet_jedi.h:61) [55]  (4.08 ns)

 <State 9>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../../nnet_utils/nnet_jedi.h:61) [56]  (3.86 ns)

 <State 10>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../../nnet_utils/nnet_jedi.h:61) [56]  (3.86 ns)

 <State 11>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../../nnet_utils/nnet_jedi.h:61) [56]  (3.86 ns)

 <State 12>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ../../nnet_utils/nnet_jedi.h:61) [56]  (3.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
