module dmem(
    input clk,
    input mem_read,
    input mem_write,
    input [31:0] address,
    input [31:0] write_data,
    output [31:0] read_data
);
    reg [31:0] mem [0:63]; // MemÃ³ria com 64 palavras
    integer i;
    
    initial begin
        for (i = 0; i < 63; i = i + 1)
            mem[i] = 32'b0;
    end
    
    assign read_data = (mem_read) ? mem[address[9:2]] : 32'bz;
    
    always @(posedge clk) begin
        if (mem_write)
            mem[address[9:2]] <= write_data;
    end
endmodule