# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# mux.v  mux_tb.v  run.do  top.v  transcript  vsim.wlf  work    
vlog top.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:24:00 on Sep 01,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:24:00 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim top
# vsim top 
# Start time: 13:24:15 on Sep 01,2025
# ** Error: (vsim-7) Failed to open info file "C:/questasim64_10.7c/examples/VERILOG CODES/architecture 2/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "C:/questasim64_10.7c/examples/VERILOG CODES/architecture 2/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory C:/questasim64_10.7c/examples/VERILOG CODES/architecture 2/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 13:24:16 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
quit -sim
