# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../RAM.vhd" \
"../../../../../ROM.vhd" \
"../../../../../ROM_1.vhd" \
"../../../../../controller.vhd" \
"../../../../../counter.vhd" \
"../../../../../reg.vhd" \
"../../../../../divider.vhd" \
"../../../../../datapath.vhd" \
"../../../../../top.vhd" \
"../../../../../top_tb.vhd" \

# Do not sort compile order
nosort
