<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>FIC_3_PERIPHERALS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./FIC_3_PERIPHERALS.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./FIC_3_PERIPHERALS_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./FIC_3_PERIPHERALS.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="FIC_3_ADDRESS_GENERATION::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="GPIO::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="IHC_SUBSYSTEM::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="RECONFIGURATION_INTERFACE::work" state="GOOD" type="1"/><module file="hdl/fabric_sd_emmc_demux_select.v" id_library="Private" id_name="fabric_sd_emmc_demux_select" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="fabric_sd_emmc_demux_select" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>Q0_LANE0_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>Q0_LANE0_DRI_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE1_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>Q0_LANE0_DRI_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE2_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>Q0_LANE0_DRI_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE3_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>Q0_LANE0_DRI_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PLL0_SW_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>Q0_LANE0_DRI_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>APB_MMASTER</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><mirroredMaster/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>APB_MMASTER_in_paddr</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_psel</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_penable</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_pwrite</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_prdata</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_pwdata</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_pready</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>APB_MMASTER_in_pslverr</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_INTERRUPT</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_INTERRUPT</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_INTERRUPT</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_INTERRUPT</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_INTERRUPT</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT_1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT_2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT_3</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IHC_SUBSYSTEM_E51_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IHC_SUBSYSTEM_U54_1_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IHC_SUBSYSTEM_U54_2_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IHC_SUBSYSTEM_U54_3_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>IHC_SUBSYSTEM_U54_4_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_DRI_ARST_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_DRI_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>fabric_sd_emmc_demux_select_out</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_psel</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_penable</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_pwrite</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_pready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_pslverr</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSTRB</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_DRI_WDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_paddr</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_prdata</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_MMASTER_in_pwdata</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>