#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Feb  5 17:31:48 2015
# Process ID: 27622
# Log file: /home/jlgutierrez/Development/zybo-zynq/workspace/vivado.log
# Journal file: /home/jlgutierrez/Development/zybo-zynq/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.xpr
INFO: [Project 1-313] Project file moved from 'C:/sam_work/testruns/zybo_bsd/hw/zybo_bsd' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'zybo_bsd.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5790.594 ; gain = 133.410 ; free physical = 133 ; free virtual = 22352
update_compile_order -fileset sim_1
report_ip_status -name ip_status 
open_bd_design {/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - BTNs_4Bits
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - LEDs_4Bits
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - SWs_4Bits
Adding component instance block -- Digilent:digilent:axi_dispctrl:1.0 - axi_dispctrl_0
Adding component instance block -- Digilent:digilent:axi_dispctrl:1.0 - axi_dispctrl_1
Adding component instance block -- analogdeviceinc.com:adi:axi_i2s_adi:1.0 - axi_i2s_adi_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.1 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.1 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - ground
Adding component instance block -- digilentinc.com:digilent:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vdd
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5811.117 ; gain = 18.520 ; free physical = 158 ; free virtual = 22327
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets LEDs_4Bits_GPIO] [get_bd_cells LEDs_4Bits]
upgrade_ip [get_ips  {system_xlconstant_0_2 system_axi_vdma_1_1 system_BTNs_4Bits_0 system_processing_system7_0_0 system_SWs_4Bits_2 system_axi_protocol_converter_0_0 system_axi_mem_intercon_0 system_ground_0 system_processing_system7_0_axi_periph_2 system_vdd_1 system_axi_vdma_0_0}]
Upgrading '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_BTNs_4Bits_0 (AXI GPIO 2.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_SWs_4Bits_2 (AXI GPIO 2.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 1 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_protocol_converter_0_0 (AXI Protocol Converter 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_axi_vdma_0_0 from AXI Video Direct Memory Access 6.1 to AXI Video Direct Memory Access 6.2
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_axi_vdma_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_axi_vdma_1_1 from AXI Video Direct Memory Access 6.1 to AXI Video Direct Memory Access 6.2
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_axi_vdma_1_1'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_ground_0 from Constant 1.0 to Constant 1.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_ground_0/system_ground_0.upgrade_log'.
INFO: [BD 41-1350] The pin 'const' has been renamed to 'dout' on the upgraded version of the cell '/ground'
WARNING: [IP_Flow 19-3501] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.3 to ZYNQ7 Processing System 5.5, with warnings. Please review the upgrade log '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_processing_system7_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_processing_system7_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_2 (AXI Interconnect 2.1) from revision 1 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_2/system_processing_system7_0_axi_periph_2.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_vdd_1 from Constant 1.0 to Constant 1.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_vdd_1/system_vdd_1.upgrade_log'.
INFO: [BD 41-1350] The pin 'const' has been renamed to 'dout' on the upgraded version of the cell '/vdd'
INFO: [IP_Flow 19-1972] Upgraded system_xlconstant_0_2 from Constant 1.0 to Constant 1.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xlconstant_0_2/system_xlconstant_0_2.upgrade_log'.
INFO: [BD 41-1350] The pin 'const' has been renamed to 'dout' on the upgraded version of the cell '/xlconstant_0'
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_axi_vdma_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_axi_vdma_1_1' has identified issues that may require user intervention. Please review the upgrade log '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.upgrade_log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_processing_system7_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5917.566 ; gain = 84.438 ; free physical = 334 ; free virtual = 22428
ERROR: [Ptgen 51-54] - The vendor "(none)" is not a valid domain name. It should be the domain name of your site.  Example, xilinx.com.
ERROR: [Ptgen 51-55] create_peripheral: integrity check failed !
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/jlgutierrez/Development/zybo-zynq/workspace/vivado_pid27622.debug)
ipx::package_project -root_dir /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs
WARNING: [IP_Flow 19-1834] The constraints file "base.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2228] Inferred bus interface "FIXED_IO_ps_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
set_property vendor (none) [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
ipx::unload_core /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/component.xml
ipx::package_project -root_dir /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs -force
WARNING: [IP_Flow 19-1834] The constraints file "base.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2228] Inferred bus interface "FIXED_IO_ps_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
set_property vendor Digilent [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
ipx::unload_core /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/component.xml
create_peripheral Digilent user myLED 1.0 -dir /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo
add_peripheral_interface S_AXI -interface_mode slave -axi_type lite [ipx::find_open_core Digilent:user:myLED:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core Digilent:user:myLED:1.0]
write_peripheral [ipx::find_open_core Digilent:user:myLED:1.0]
set_property ip_repo_paths  {/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0 /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
ipx::edit_ip_in_project -upgrade true -name edit_myLED_v1_0 -directory /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/hdl/myLED_v1_0.v:18]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/myLED_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/hdl/myLED_v1_0.v'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'myLED_v1_0'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "myLED_v1_0" of HDL file "/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/hdl/myLED_v1_0_S_AXI.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/myLED_v1_0_S_AXI.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'myLED_v1_0'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "myLED_v1_0" of HDL file "/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/hdl/myLED_v1_0_S_AXI.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/myLED_v1_0_S_AXI.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
close_project
ipx::open_ipxact_file /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/component.xml
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/component.xml
create_peripheral Digilent user myLED 1.0 -dir /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo
add_peripheral_interface S_AXI -interface_mode slave -axi_type lite [ipx::find_open_core Digilent:user:myLED:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core Digilent:user:myLED:1.0]
write_peripheral [ipx::find_open_core Digilent:user:myLED:1.0]
set_property ip_repo_paths  {/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0 /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0 /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
ipx::edit_ip_in_project -upgrade true -name edit_myLED_v1_0 -directory /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo /home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/ip_repo/myLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/lib'.
open_bd_design {/home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv Digilent:user:myLED:1.0 myLED_0
endgroup
set_property location {7 2820 1017} [get_bd_cells myLED_0]
save_bd_design
Wrote  : </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/myLED_0/s_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_ports LEDs_4Bits]
save_bd_design
Wrote  : </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd> 
delete_bd_objs [get_bd_cells myLED_0]
save_bd_design
Wrote  : </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd> 
startgroup
create_bd_cell -type ip -vlnv Digilent:user:myLED:1.0 myLED_0
endgroup
set_property location {8 3013 999} [get_bd_cells myLED_0]
set_property location {7 3082 1003} [get_bd_cells myLED_0]
save_bd_design
Wrote  : </home/jlgutierrez/Development/zybo-zynq/workspace/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 18:01:41 2015...
