/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [15:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [38:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_24z & in_data[0]);
  assign celloutsig_0_0z = ~(in_data[94] | in_data[45]);
  assign celloutsig_0_32z = ~(celloutsig_0_26z | celloutsig_0_21z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_24z);
  assign celloutsig_1_19z = ~(celloutsig_1_1z[5] | celloutsig_1_2z[5]);
  assign celloutsig_0_24z = ~celloutsig_0_0z;
  assign celloutsig_1_9z = celloutsig_1_0z[5] ^ celloutsig_1_6z[3];
  assign celloutsig_0_56z = celloutsig_0_47z + { celloutsig_0_23z[18:17], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_31z };
  assign celloutsig_1_3z = in_data[143:140] + celloutsig_1_0z[8:5];
  assign celloutsig_1_5z = { in_data[163:140], celloutsig_1_4z } + { in_data[181:163], celloutsig_1_3z, celloutsig_1_3z };
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_23z[32:30], celloutsig_0_18z, celloutsig_0_2z };
  assign { _01_[4], _00_, _01_[2:0] } = _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= celloutsig_0_1z[19:4];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 9'h000;
    else _03_ <= { celloutsig_0_12z[24:18], celloutsig_0_19z, celloutsig_0_11z };
  assign celloutsig_0_5z = { in_data[68:61], celloutsig_0_0z } & { in_data[21:17], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[180:171] & in_data[157:148];
  assign celloutsig_1_2z = in_data[167:152] & in_data[121:106];
  assign celloutsig_1_6z = celloutsig_1_3z & in_data[122:119];
  assign celloutsig_0_12z = { celloutsig_0_1z[29:2], celloutsig_0_24z } & { celloutsig_0_2z, _02_, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_13z = { in_data[88:84], celloutsig_0_7z } / { 1'h1, celloutsig_0_12z[4:2], celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[36:35], celloutsig_0_9z, celloutsig_0_0z } / { 1'h1, celloutsig_0_13z[3:0], celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_21z = celloutsig_0_16z[11:6] <= { _02_[12:8], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_1z[8], celloutsig_0_2z, celloutsig_0_7z } < celloutsig_0_8z[2:0];
  assign celloutsig_1_1z = celloutsig_1_0z[7] ? celloutsig_1_0z[5:0] : in_data[149:144];
  assign celloutsig_0_30z = celloutsig_0_0z ? celloutsig_0_8z[7:4] : { celloutsig_0_21z, 1'h0, celloutsig_0_11z, 1'h0 };
  assign celloutsig_0_4z = { in_data[58:52], celloutsig_0_3z } !== { in_data[16:5], celloutsig_0_2z };
  assign celloutsig_0_55z = { celloutsig_0_30z, _01_[4], _00_, _01_[2:0] } !== { _01_[1:0], celloutsig_0_32z, celloutsig_0_13z };
  assign celloutsig_0_17z = celloutsig_0_3z !== { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_18z = celloutsig_0_14z[3:1] !== celloutsig_0_5z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_1z[27:20], celloutsig_0_24z, celloutsig_0_2z } !== { celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_2z = celloutsig_0_1z[5:1] !== celloutsig_0_1z[16:12];
  assign celloutsig_0_26z = { _02_[7:5], celloutsig_0_21z, celloutsig_0_7z } !== celloutsig_0_14z[5:1];
  assign celloutsig_0_8z = { in_data[91:90], celloutsig_0_3z } | { celloutsig_0_3z[5], celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_8z[7:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z } >> _02_[15:4];
  assign celloutsig_0_23z = { in_data[48:28], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z } >> { celloutsig_0_5z[7:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[135:133] << celloutsig_1_2z[15:13];
  assign celloutsig_1_18z = { celloutsig_1_4z[2:1], celloutsig_1_15z } >> { celloutsig_1_5z[8:1], celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[31:27], celloutsig_0_4z } >> { celloutsig_0_3z[1:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[49:20] >> { in_data[47:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[13:8] <<< { celloutsig_0_1z[26], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_47z = _03_[6:1] <<< celloutsig_0_23z[18:13];
  assign celloutsig_1_15z = { celloutsig_1_6z[1], celloutsig_1_13z, celloutsig_1_9z } <<< { celloutsig_1_7z[9:8], celloutsig_1_7z[11:10], celloutsig_1_7z[5:1] };
  assign celloutsig_1_13z = { celloutsig_1_0z[8:3], celloutsig_1_9z } ^ celloutsig_1_5z[25:19];
  assign celloutsig_0_15z = { celloutsig_0_9z[3:2], celloutsig_0_11z, celloutsig_0_0z } ^ { celloutsig_0_1z[13:11], celloutsig_0_4z };
  assign { celloutsig_1_7z[9:8], celloutsig_1_7z[11:10], celloutsig_1_7z[5:0] } = ~ { celloutsig_1_3z, celloutsig_1_1z };
  assign _01_[3] = _00_;
  assign celloutsig_1_7z[7:6] = celloutsig_1_7z[11:10];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
