Loading plugins phase: Elapsed time ==> 0s.082ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.979ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.024ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -dcpsoc3 Lab4.v -verilog
======================================================================

======================================================================
Compiling:  Lab4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -dcpsoc3 Lab4.v -verilog
======================================================================

======================================================================
Compiling:  Lab4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -dcpsoc3 -verilog Lab4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Nov 09 23:34:50 2021


======================================================================
Compiling:  Lab4.v
Program  :   vpp
Options  :    -yv2 -q10 Lab4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Nov 09 23:34:50 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab4.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -dcpsoc3 -verilog Lab4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Nov 09 23:34:50 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\codegentemp\Lab4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\codegentemp\Lab4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -dcpsoc3 -verilog Lab4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Nov 09 23:34:50 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\codegentemp\Lab4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\codegentemp\Lab4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_MOTOR:PWMUDB:km_run\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTOR:PWMUDB:capt_rising\
	\PWM_MOTOR:PWMUDB:capt_falling\
	\PWM_MOTOR:PWMUDB:trig_rise\
	\PWM_MOTOR:PWMUDB:trig_fall\
	\PWM_MOTOR:PWMUDB:sc_kill\
	\PWM_MOTOR:PWMUDB:min_kill\
	\PWM_MOTOR:PWMUDB:km_tc\
	\PWM_MOTOR:PWMUDB:db_tc\
	\PWM_MOTOR:PWMUDB:dith_sel\
	\PWM_MOTOR:PWMUDB:compare2\
	\PWM_MOTOR:Net_101\
	Net_905
	Net_906
	\PWM_MOTOR:PWMUDB:MODULE_1:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_901
	Net_908
	\PWM_MOTOR:Net_113\
	\PWM_MOTOR:Net_107\
	\PWM_MOTOR:Net_114\
	\PWM_TACHO:PWMUDB:km_run\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_2\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_1\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_0\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_2\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_1\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_0\
	\PWM_TACHO:PWMUDB:capt_rising\
	\PWM_TACHO:PWMUDB:capt_falling\
	\PWM_TACHO:PWMUDB:trig_rise\
	\PWM_TACHO:PWMUDB:trig_fall\
	\PWM_TACHO:PWMUDB:sc_kill\
	\PWM_TACHO:PWMUDB:min_kill\
	\PWM_TACHO:PWMUDB:km_tc\
	\PWM_TACHO:PWMUDB:db_tc\
	\PWM_TACHO:PWMUDB:dith_sel\
	\PWM_TACHO:PWMUDB:compare2\
	\PWM_TACHO:Net_101\
	Net_379
	Net_380
	\PWM_TACHO:PWMUDB:MODULE_2:b_31\
	\PWM_TACHO:PWMUDB:MODULE_2:b_30\
	\PWM_TACHO:PWMUDB:MODULE_2:b_29\
	\PWM_TACHO:PWMUDB:MODULE_2:b_28\
	\PWM_TACHO:PWMUDB:MODULE_2:b_27\
	\PWM_TACHO:PWMUDB:MODULE_2:b_26\
	\PWM_TACHO:PWMUDB:MODULE_2:b_25\
	\PWM_TACHO:PWMUDB:MODULE_2:b_24\
	\PWM_TACHO:PWMUDB:MODULE_2:b_23\
	\PWM_TACHO:PWMUDB:MODULE_2:b_22\
	\PWM_TACHO:PWMUDB:MODULE_2:b_21\
	\PWM_TACHO:PWMUDB:MODULE_2:b_20\
	\PWM_TACHO:PWMUDB:MODULE_2:b_19\
	\PWM_TACHO:PWMUDB:MODULE_2:b_18\
	\PWM_TACHO:PWMUDB:MODULE_2:b_17\
	\PWM_TACHO:PWMUDB:MODULE_2:b_16\
	\PWM_TACHO:PWMUDB:MODULE_2:b_15\
	\PWM_TACHO:PWMUDB:MODULE_2:b_14\
	\PWM_TACHO:PWMUDB:MODULE_2:b_13\
	\PWM_TACHO:PWMUDB:MODULE_2:b_12\
	\PWM_TACHO:PWMUDB:MODULE_2:b_11\
	\PWM_TACHO:PWMUDB:MODULE_2:b_10\
	\PWM_TACHO:PWMUDB:MODULE_2:b_9\
	\PWM_TACHO:PWMUDB:MODULE_2:b_8\
	\PWM_TACHO:PWMUDB:MODULE_2:b_7\
	\PWM_TACHO:PWMUDB:MODULE_2:b_6\
	\PWM_TACHO:PWMUDB:MODULE_2:b_5\
	\PWM_TACHO:PWMUDB:MODULE_2:b_4\
	\PWM_TACHO:PWMUDB:MODULE_2:b_3\
	\PWM_TACHO:PWMUDB:MODULE_2:b_2\
	\PWM_TACHO:PWMUDB:MODULE_2:b_1\
	\PWM_TACHO:PWMUDB:MODULE_2:b_0\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_382
	\PWM_TACHO:Net_113\
	\PWM_TACHO:Net_107\
	\PWM_TACHO:Net_114\
	Net_412
	Net_409
	\Counter_TACHO:Net_49\
	\Counter_TACHO:Net_82\
	\Counter_TACHO:Net_95\
	\Counter_TACHO:Net_91\
	\Counter_TACHO:Net_102\
	Net_410
	\Counter_TACHO:CounterUDB:reload_tc\
	\UART_1:BUART:reset_sr\
	Net_922
	Net_917
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_913
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 303 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__LED_TOGGLE_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTOR:PWMUDB:trig_out\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:final_kill\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:reset\ to zero
Aliasing \PWM_MOTOR:PWMUDB:status_6\ to zero
Aliasing \PWM_MOTOR:PWMUDB:status_4\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cmp2\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOTOR:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_MOTOR:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_MOTOR:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__MOTOR_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__Direction_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__TACHO_SENSOR_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__LED_TACHO_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_TACHO:PWMUDB:hwCapture\ to zero
Aliasing \PWM_TACHO:PWMUDB:trig_out\ to tmpOE__SW_TOGGLE_net_0
Aliasing Net_381 to zero
Aliasing \PWM_TACHO:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_kill\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_TACHO:PWMUDB:dith_count_1\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:dith_count_0\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:status_6\ to zero
Aliasing \PWM_TACHO:PWMUDB:status_4\ to zero
Aliasing \PWM_TACHO:PWMUDB:cmp2\ to zero
Aliasing \PWM_TACHO:PWMUDB:cmp1_status_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:cmp2_status_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_TACHO:PWMUDB:cs_addr_0\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_TACHO:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing \Counter_TACHO:Net_89\ to tmpOE__SW_TOGGLE_net_0
Aliasing \Counter_TACHO:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_TACHO:CounterUDB:ctrl_capmode_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing Net_764 to zero
Aliasing tmpOE__Tx_1_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__SW_TOGGLE_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\D\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTOR:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_MOTOR:PWMUDB:prevCompare1\\D\ to \PWM_MOTOR:PWMUDB:pwm_temp\
Aliasing \PWM_MOTOR:PWMUDB:tc_i_reg\\D\ to \PWM_MOTOR:PWMUDB:status_2\
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\D\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_TACHO:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_TACHO:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW_TOGGLE_net_0
Aliasing \PWM_TACHO:PWMUDB:prevCompare1\\D\ to \PWM_TACHO:PWMUDB:pwm_temp\
Aliasing \PWM_TACHO:PWMUDB:tc_i_reg\\D\ to \PWM_TACHO:PWMUDB:status_2\
Aliasing \Counter_TACHO:CounterUDB:cmp_out_reg_i\\D\ to \Counter_TACHO:CounterUDB:prevCompare\\D\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire tmpOE__LED_TOGGLE_net_0[10] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ctrl_enable\[39] = \PWM_MOTOR:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwCapture\[49] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwEnable\[50] = \PWM_MOTOR:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_out\[54] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\R\[56] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\S\[57] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_enable\[58] = \PWM_MOTOR:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\[62] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\[63] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\R\[64] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\S\[65] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill\[68] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_1\[72] = \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\[312]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_0\[74] = \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\[313]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\R\[75] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\S\[76] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\R\[77] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\S\[78] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:reset\[81] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:status_6\[82] = zero[2]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_5\[83] = \PWM_MOTOR:PWMUDB:final_kill_reg\[97]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:status_4\[84] = zero[2]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_3\[85] = \PWM_MOTOR:PWMUDB:fifo_full\[104]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_1\[87] = \PWM_MOTOR:PWMUDB:cmp2_status_reg\[96]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_0\[88] = \PWM_MOTOR:PWMUDB:cmp1_status_reg\[95]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status\[93] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2\[94] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\R\[98] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\S\[99] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\R\[100] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\S\[101] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\R\[102] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\S\[103] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_2\[105] = \PWM_MOTOR:PWMUDB:tc_i\[60]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_1\[106] = \PWM_MOTOR:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_0\[107] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:compare1\[140] = \PWM_MOTOR:PWMUDB:cmp1_less\[111]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm1_i\[145] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm2_i\[147] = zero[2]
Removing Rhs of wire \PWM_MOTOR:Net_96\[150] = \PWM_MOTOR:PWMUDB:pwm_i_reg\[142]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_temp\[153] = \PWM_MOTOR:PWMUDB:cmp1\[91]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\[194] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\[195] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\[196] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\[197] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\[198] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\[199] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\[200] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\[201] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\[202] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\[203] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\[204] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\[205] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\[206] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\[207] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\[208] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\[209] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\[210] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\[211] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\[212] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\[213] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\[214] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\[215] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_1\[216] = \PWM_MOTOR:PWMUDB:MODIN1_1\[217]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN1_1\[217] = \PWM_MOTOR:PWMUDB:dith_count_1\[71]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_0\[218] = \PWM_MOTOR:PWMUDB:MODIN1_0\[219]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN1_0\[219] = \PWM_MOTOR:PWMUDB:dith_count_0\[73]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[351] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[352] = tmpOE__SW_TOGGLE_net_0[1]
Removing Rhs of wire Net_83[353] = \PWM_MOTOR:Net_96\[150]
Removing Lhs of wire tmpOE__MOTOR_net_0[361] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire tmpOE__Direction_net_0[367] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire tmpOE__TACHO_SENSOR_net_0[374] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire tmpOE__LED_TACHO_net_0[380] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ctrl_enable\[405] = \PWM_TACHO:PWMUDB:control_7\[397]
Removing Lhs of wire \PWM_TACHO:PWMUDB:hwCapture\[415] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:hwEnable\[416] = \PWM_TACHO:PWMUDB:control_7\[397]
Removing Lhs of wire \PWM_TACHO:PWMUDB:trig_out\[420] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\R\[422] = zero[2]
Removing Lhs of wire Net_381[423] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\S\[424] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_enable\[425] = \PWM_TACHO:PWMUDB:runmode_enable\[421]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\R\[429] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\S\[430] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\R\[431] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\S\[432] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill\[435] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_1\[439] = \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_1\[726]
Removing Lhs of wire \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_2_0\[441] = \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_0\[727]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_1\\R\[442] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_1\\S\[443] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_0\\R\[444] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_0\\S\[445] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:status_6\[448] = zero[2]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_5\[449] = \PWM_TACHO:PWMUDB:final_kill_reg\[463]
Removing Lhs of wire \PWM_TACHO:PWMUDB:status_4\[450] = zero[2]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_3\[451] = \PWM_TACHO:PWMUDB:fifo_full\[470]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_1\[453] = \PWM_TACHO:PWMUDB:cmp2_status_reg\[462]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_0\[454] = \PWM_TACHO:PWMUDB:cmp1_status_reg\[461]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status\[459] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2\[460] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\R\[464] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\S\[465] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\R\[466] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\S\[467] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\R\[468] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\S\[469] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_2\[471] = \PWM_TACHO:PWMUDB:tc_i\[427]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_1\[472] = \PWM_TACHO:PWMUDB:runmode_enable\[421]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_0\[473] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm1_i\[559] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm2_i\[561] = zero[2]
Removing Rhs of wire \PWM_TACHO:Net_96\[564] = \PWM_TACHO:PWMUDB:pwm_i_reg\[556]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm_temp\[567] = \PWM_TACHO:PWMUDB:cmp1\[457]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_23\[608] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_22\[609] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_21\[610] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_20\[611] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_19\[612] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_18\[613] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_17\[614] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_16\[615] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_15\[616] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_14\[617] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_13\[618] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_12\[619] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_11\[620] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_10\[621] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_9\[622] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_8\[623] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_7\[624] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_6\[625] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_5\[626] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_4\[627] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_3\[628] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_2\[629] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_1\[630] = \PWM_TACHO:PWMUDB:MODIN2_1\[631]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODIN2_1\[631] = \PWM_TACHO:PWMUDB:dith_count_1\[438]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:a_0\[632] = \PWM_TACHO:PWMUDB:MODIN2_0\[633]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODIN2_0\[633] = \PWM_TACHO:PWMUDB:dith_count_0\[440]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[765] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[766] = tmpOE__SW_TOGGLE_net_0[1]
Removing Rhs of wire Net_414[767] = \PWM_TACHO:Net_96\[564]
Removing Rhs of wire Net_594[768] = \PWM_TACHO:Net_55\[455]
Removing Lhs of wire \Counter_TACHO:Net_89\[779] = tmpOE__SW_TOGGLE_net_0[1]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_2\[786] = \Counter_TACHO:CounterUDB:control_2\[787]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_1\[788] = \Counter_TACHO:CounterUDB:control_1\[789]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_0\[790] = \Counter_TACHO:CounterUDB:control_0\[791]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_capmode_1\[792] = zero[2]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_capmode_0\[793] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_enable\[802] = \Counter_TACHO:CounterUDB:control_7\[797]
Removing Lhs of wire Net_764[809] = zero[2]
Removing Lhs of wire \Counter_TACHO:CounterUDB:final_enable\[810] = \Counter_TACHO:CounterUDB:control_7\[797]
Removing Lhs of wire \Counter_TACHO:CounterUDB:counter_enable\[811] = \Counter_TACHO:CounterUDB:control_7\[797]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_0\[812] = \Counter_TACHO:CounterUDB:cmp_out_status\[813]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_1\[814] = \Counter_TACHO:CounterUDB:per_zero\[815]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_2\[816] = \Counter_TACHO:CounterUDB:overflow_status\[817]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_3\[818] = \Counter_TACHO:CounterUDB:underflow_status\[819]
Removing Lhs of wire \Counter_TACHO:CounterUDB:status_4\[820] = \Counter_TACHO:CounterUDB:hwCapture\[807]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_5\[821] = \Counter_TACHO:CounterUDB:fifo_full\[822]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_6\[823] = \Counter_TACHO:CounterUDB:fifo_nempty\[824]
Removing Lhs of wire \Counter_TACHO:CounterUDB:dp_dir\[827] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_2\[843] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_1\[844] = \Counter_TACHO:CounterUDB:count_enable\[841]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_0\[845] = \Counter_TACHO:CounterUDB:reload\[808]
Removing Lhs of wire tmpOE__Tx_1_net_0[1020] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[1027] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[1034] = \UART_1:Net_9\[1033]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[1038] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[1039] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1040] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1041] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[1042] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[1043] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[1044] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1045] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1056] = \UART_1:BUART:tx_bitclk_dp\[1092]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1102] = \UART_1:BUART:tx_counter_dp\[1093]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1103] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1104] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1105] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1107] = \UART_1:BUART:tx_fifo_empty\[1070]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1109] = \UART_1:BUART:tx_fifo_notfull\[1069]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1169] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1176] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1187]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1178] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1188]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1179] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1204]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1180] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1218]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1181] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1182] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1183] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1184]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1184] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1190] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1191] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1192] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[1193] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1194] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[1195] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1196] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1197] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1198] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1199] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1200] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1201] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1206] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[1207] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1208] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[1209] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1210] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1211] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1212] = \UART_1:BUART:pollcount_1\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1213] = \UART_1:BUART:pollcount_0\[1177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1214] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1215] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1222] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1223] = \UART_1:BUART:rx_parity_error_status\[1224]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1225] = \UART_1:BUART:rx_stop_bit_error\[1226]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[1236] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[1285]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[1240] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[1307]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[1241] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[1242] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[1243] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[1244] = \UART_1:BUART:sRX:MODIN6_6\[1245]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[1245] = \UART_1:BUART:rx_count_6\[1164]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[1246] = \UART_1:BUART:sRX:MODIN6_5\[1247]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[1247] = \UART_1:BUART:rx_count_5\[1165]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[1248] = \UART_1:BUART:sRX:MODIN6_4\[1249]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[1249] = \UART_1:BUART:rx_count_4\[1166]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[1250] = \UART_1:BUART:sRX:MODIN6_3\[1251]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[1251] = \UART_1:BUART:rx_count_3\[1167]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[1252] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[1253] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[1254] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[1255] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[1256] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[1257] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[1258] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1259] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1260] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1261] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1262] = \UART_1:BUART:rx_count_6\[1164]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1263] = \UART_1:BUART:rx_count_5\[1165]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1264] = \UART_1:BUART:rx_count_4\[1166]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1265] = \UART_1:BUART:rx_count_3\[1167]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[1266] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[1267] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[1268] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[1269] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[1270] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[1271] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[1272] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[1287] = \UART_1:BUART:rx_postpoll\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[1288] = \UART_1:BUART:rx_parity_bit\[1239]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1289] = \UART_1:BUART:rx_postpoll\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[1290] = \UART_1:BUART:rx_parity_bit\[1239]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1291] = \UART_1:BUART:rx_postpoll\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1292] = \UART_1:BUART:rx_parity_bit\[1239]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1294] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1295] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1293]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1296] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1293]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\D\[1317] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCapture\\D\[1318] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_last\\D\[1319] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\[1322] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCompare1\\D\[1325] = \PWM_MOTOR:PWMUDB:cmp1\[91]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\D\[1326] = \PWM_MOTOR:PWMUDB:cmp1_status\[92]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\D\[1327] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_i_reg\\D\[1329] = \PWM_MOTOR:PWMUDB:pwm_i\[143]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm1_i_reg\\D\[1330] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm2_i_reg\\D\[1331] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:tc_i_reg\\D\[1332] = \PWM_MOTOR:PWMUDB:status_2\[86]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\D\[1333] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:prevCapture\\D\[1334] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:trig_last\\D\[1335] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\D\[1338] = tmpOE__SW_TOGGLE_net_0[1]
Removing Lhs of wire \PWM_TACHO:PWMUDB:prevCompare1\\D\[1341] = \PWM_TACHO:PWMUDB:cmp1\[457]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\D\[1342] = \PWM_TACHO:PWMUDB:cmp1_status\[458]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\D\[1343] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm_i_reg\\D\[1345] = \PWM_TACHO:PWMUDB:pwm_i\[557]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm1_i_reg\\D\[1346] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm2_i_reg\\D\[1347] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:tc_i_reg\\D\[1348] = \PWM_TACHO:PWMUDB:status_2\[452]
Removing Lhs of wire \Counter_TACHO:CounterUDB:prevCapture\\D\[1349] = Net_414[767]
Removing Lhs of wire \Counter_TACHO:CounterUDB:overflow_reg_i\\D\[1350] = \Counter_TACHO:CounterUDB:overflow\[826]
Removing Lhs of wire \Counter_TACHO:CounterUDB:underflow_reg_i\\D\[1351] = \Counter_TACHO:CounterUDB:underflow\[829]
Removing Lhs of wire \Counter_TACHO:CounterUDB:tc_reg_i\\D\[1352] = \Counter_TACHO:CounterUDB:tc_i\[832]
Removing Lhs of wire \Counter_TACHO:CounterUDB:prevCompare\\D\[1353] = \Counter_TACHO:CounterUDB:cmp_out_i\[834]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cmp_out_reg_i\\D\[1354] = \Counter_TACHO:CounterUDB:cmp_out_i\[834]
Removing Lhs of wire \Counter_TACHO:CounterUDB:count_stored_i\\D\[1355] = Net_99[375]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1356] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1371] = \UART_1:BUART:rx_bitclk_pre\[1158]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1380] = \UART_1:BUART:rx_parity_error_pre\[1234]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1381] = zero[2]

------------------------------------------------------
Aliased 0 equations, 295 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW_TOGGLE_net_0' (cost = 0):
tmpOE__SW_TOGGLE_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:cmp1\' (cost = 0):
\PWM_MOTOR:PWMUDB:cmp1\ <= (\PWM_MOTOR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:compare1\' (cost = 2):
\PWM_TACHO:PWMUDB:compare1\ <= (\PWM_TACHO:PWMUDB:cmp1_less\
	OR \PWM_TACHO:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_TACHO:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_TACHO:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_TACHO:PWMUDB:dith_count_1\ and \PWM_TACHO:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_rising\' (cost = 2):
\Counter_TACHO:CounterUDB:capt_rising\ <= ((not \Counter_TACHO:CounterUDB:prevCapture\ and Net_414));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_falling\' (cost = 1):
\Counter_TACHO:CounterUDB:capt_falling\ <= ((not Net_414 and \Counter_TACHO:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_TACHO:CounterUDB:capt_either_edge\ <= ((not Net_414 and \Counter_TACHO:CounterUDB:prevCapture\)
	OR (not \Counter_TACHO:CounterUDB:prevCapture\ and Net_414));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:hwCapture\' (cost = 1):
\Counter_TACHO:CounterUDB:hwCapture\ <= ((not \Counter_TACHO:CounterUDB:prevCapture\ and Net_414));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:cmp_out_i\' (cost = 5):
\Counter_TACHO:CounterUDB:cmp_out_i\ <= ((not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_equal\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and not \Counter_TACHO:CounterUDB:cmp_equal\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and \Counter_TACHO:CounterUDB:ctrl_cmod_2\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:overflow\' (cost = 0):
\Counter_TACHO:CounterUDB:overflow\ <= (\Counter_TACHO:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:underflow\' (cost = 0):
\Counter_TACHO:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_MOTOR:PWMUDB:dith_count_0\ and \PWM_MOTOR:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:cmp1\' (cost = 4):
\PWM_TACHO:PWMUDB:cmp1\ <= (\PWM_TACHO:PWMUDB:cmp1_less\
	OR \PWM_TACHO:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_TACHO:PWMUDB:dith_count_0\ and \PWM_TACHO:PWMUDB:dith_count_1\)
	OR (not \PWM_TACHO:PWMUDB:dith_count_1\ and \PWM_TACHO:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_914 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_914 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_914 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_914 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_914 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 89 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOTOR:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_capture\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_TACHO:CounterUDB:reload\ to \Counter_TACHO:CounterUDB:hwCapture\
Aliasing \Counter_TACHO:CounterUDB:status_3\ to zero
Aliasing \Counter_TACHO:CounterUDB:underflow\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_capture\[109] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[322] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[332] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[342] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_capture\[475] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[736] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[746] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[756] = zero[2]
Removing Lhs of wire \Counter_TACHO:CounterUDB:reload\[808] = \Counter_TACHO:CounterUDB:hwCapture\[807]
Removing Lhs of wire \Counter_TACHO:CounterUDB:status_3\[818] = zero[2]
Removing Lhs of wire \Counter_TACHO:CounterUDB:underflow\[829] = zero[2]
Removing Lhs of wire \Counter_TACHO:CounterUDB:tc_i\[832] = \Counter_TACHO:CounterUDB:per_equal\[828]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1122] = \UART_1:BUART:rx_bitclk\[1170]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1220] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1229] = zero[2]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\D\[1320] = \PWM_MOTOR:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\D\[1328] = zero[2]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\D\[1336] = \PWM_TACHO:PWMUDB:control_7\[397]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\D\[1344] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1363] = \UART_1:BUART:tx_ctrl_mark_last\[1113]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1375] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1376] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1378] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1379] = \UART_1:BUART:rx_markspace_pre\[1233]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1384] = \UART_1:BUART:rx_parity_bit\[1239]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_914 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_914 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj" -dcpsoc3 Lab4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.185ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 09 November 2021 23:34:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystem2\Lab4.cydsn\Lab4.cyprj -d CY8C5888LTI-LP097 Lab4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_TACHO:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLK_CNT'. Fanout=2, Signal=Net_411
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'CLK_PWM'. Fanout=1, Signal=Net_269
    Digital Clock 3: Automatic-assigning  clock 'CLK'. Fanout=1, Signal=Net_48
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOTOR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_TACHO:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \Counter_TACHO:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_CNT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT, EnableOut: Constant 1
    UDB Clk/Enable \Counter_TACHO:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLK_CNT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW_TOGGLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_TOGGLE(0)__PA ,
            annotation => Net_14 ,
            pad => SW_TOGGLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_TOGGLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_TOGGLE(0)__PA ,
            annotation => Net_8 ,
            pad => LED_TOGGLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR(0)__PA ,
            pin_input => Net_83 ,
            pad => MOTOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction(0)__PA ,
            pad => Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TACHO_SENSOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TACHO_SENSOR(0)__PA ,
            fb => Net_99 ,
            pad => TACHO_SENSOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_TACHO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_TACHO(0)__PA ,
            pin_input => Net_99 ,
            annotation => Net_103 ,
            pad => LED_TACHO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_918 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_914 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * \PWM_MOTOR:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:tc_i\
        );
        Output = \PWM_TACHO:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_414 * !\Counter_TACHO:CounterUDB:prevCapture\
        );
        Output = \Counter_TACHO:CounterUDB:hwCapture\ (fanout=9)

    MacroCell: Name=\Counter_TACHO:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
        );
        Output = \Counter_TACHO:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\ * 
              !\Counter_TACHO:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_TACHO:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99 * \Counter_TACHO:CounterUDB:control_7\ * 
              !\Counter_TACHO:CounterUDB:count_stored_i\
        );
        Output = \Counter_TACHO:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_918, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_918 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_914 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare1\ * \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_83, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_83 (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:control_7\
        );
        Output = \PWM_TACHO:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_TACHO:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_TACHO:PWMUDB:cmp1_eq\ * !\PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_414, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + \PWM_TACHO:PWMUDB:runmode_enable\ * 
              \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = Net_414 (fanout=2)

    MacroCell: Name=\Counter_TACHO:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_414
        );
        Output = \Counter_TACHO:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\
        );
        Output = \Counter_TACHO:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\
        );
        Output = \Counter_TACHO:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = \Counter_TACHO:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOTOR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_MOTOR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_269 ,
            cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_269 ,
            cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_TACHO:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_TACHO:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_TACHO:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_TACHO:PWMUDB:status_3\ ,
            chain_in => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_411 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_411 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_411 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_411 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_TACHO:CounterUDB:per_equal\ ,
            z0_comb => \Counter_TACHO:CounterUDB:status_1\ ,
            ce1_comb => \Counter_TACHO:CounterUDB:cmp_equal\ ,
            cl1_comb => \Counter_TACHO:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Counter_TACHO:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_TACHO:CounterUDB:status_5\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_MOTOR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_48 ,
            status_3 => \PWM_MOTOR:PWMUDB:status_3\ ,
            status_2 => \PWM_MOTOR:PWMUDB:status_2\ ,
            status_0 => \PWM_MOTOR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_TACHO:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_269 ,
            status_3 => \PWM_TACHO:PWMUDB:status_3\ ,
            status_2 => \PWM_TACHO:PWMUDB:status_2\ ,
            status_0 => \PWM_TACHO:PWMUDB:status_0\ ,
            interrupt => Net_594 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_TACHO:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_411 ,
            status_6 => \Counter_TACHO:CounterUDB:status_6\ ,
            status_5 => \Counter_TACHO:CounterUDB:status_5\ ,
            status_4 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            status_2 => \Counter_TACHO:CounterUDB:status_2\ ,
            status_1 => \Counter_TACHO:CounterUDB:status_1\ ,
            status_0 => \Counter_TACHO:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_48 ,
            control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_TACHO:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_269 ,
            control_7 => \PWM_TACHO:PWMUDB:control_7\ ,
            control_6 => \PWM_TACHO:PWMUDB:control_6\ ,
            control_5 => \PWM_TACHO:PWMUDB:control_5\ ,
            control_4 => \PWM_TACHO:PWMUDB:control_4\ ,
            control_3 => \PWM_TACHO:PWMUDB:control_3\ ,
            control_2 => \PWM_TACHO:PWMUDB:control_2\ ,
            control_1 => \PWM_TACHO:PWMUDB:control_1\ ,
            control_0 => \PWM_TACHO:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_411 ,
            control_7 => \Counter_TACHO:CounterUDB:control_7\ ,
            control_6 => \Counter_TACHO:CounterUDB:control_6\ ,
            control_5 => \Counter_TACHO:CounterUDB:control_5\ ,
            control_4 => \Counter_TACHO:CounterUDB:control_4\ ,
            control_3 => \Counter_TACHO:CounterUDB:control_3\ ,
            control_2 => \Counter_TACHO:CounterUDB:ctrl_cmod_2\ ,
            control_1 => \Counter_TACHO:CounterUDB:ctrl_cmod_1\ ,
            control_0 => \Counter_TACHO:CounterUDB:ctrl_cmod_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IRQ_PRESS
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IRQ_TACHO
        PORT MAP (
            interrupt => Net_594 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   43 :  149 :  192 : 22.40 %
  Unique P-terms              :   72 :  312 :  384 : 18.75 %
  Total P-terms               :   81 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.090ms
Tech Mapping phase: Elapsed time ==> 0s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Direction(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_TACHO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_TOGGLE(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MOTOR(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW_TOGGLE(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : TACHO_SENSOR(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.139ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.91
                   Pterms :            3.43
               Macrocells :            1.87
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       7.77 :       3.31
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * \PWM_MOTOR:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_83, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_83 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTOR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_MOTOR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_48 ,
        control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare1\ * \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_MOTOR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_48 ,
        status_3 => \PWM_MOTOR:PWMUDB:status_3\ ,
        status_2 => \PWM_MOTOR:PWMUDB:status_2\ ,
        status_0 => \PWM_MOTOR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_918, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_918 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_411 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Counter_TACHO:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\
        );
        Output = \Counter_TACHO:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_TACHO:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\
        );
        Output = \Counter_TACHO:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_TACHO:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\ * 
              !\Counter_TACHO:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_TACHO:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_TACHO:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99 * \Counter_TACHO:CounterUDB:control_7\ * 
              !\Counter_TACHO:CounterUDB:count_stored_i\
        );
        Output = \Counter_TACHO:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_TACHO:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = \Counter_TACHO:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_TACHO:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
        );
        Output = \Counter_TACHO:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_411 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_TACHO:CounterUDB:per_equal\ ,
        z0_comb => \Counter_TACHO:CounterUDB:status_1\ ,
        ce1_comb => \Counter_TACHO:CounterUDB:cmp_equal\ ,
        cl1_comb => \Counter_TACHO:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Counter_TACHO:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_TACHO:CounterUDB:status_5\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_TACHO:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_411 ,
        status_6 => \Counter_TACHO:CounterUDB:status_6\ ,
        status_5 => \Counter_TACHO:CounterUDB:status_5\ ,
        status_4 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        status_2 => \Counter_TACHO:CounterUDB:status_2\ ,
        status_1 => \Counter_TACHO:CounterUDB:status_1\ ,
        status_0 => \Counter_TACHO:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_411 ,
        control_7 => \Counter_TACHO:CounterUDB:control_7\ ,
        control_6 => \Counter_TACHO:CounterUDB:control_6\ ,
        control_5 => \Counter_TACHO:CounterUDB:control_5\ ,
        control_4 => \Counter_TACHO:CounterUDB:control_4\ ,
        control_3 => \Counter_TACHO:CounterUDB:control_3\ ,
        control_2 => \Counter_TACHO:CounterUDB:ctrl_cmod_2\ ,
        control_1 => \Counter_TACHO:CounterUDB:ctrl_cmod_1\ ,
        control_0 => \Counter_TACHO:CounterUDB:ctrl_cmod_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_TACHO:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_414 * !\Counter_TACHO:CounterUDB:prevCapture\
        );
        Output = \Counter_TACHO:CounterUDB:hwCapture\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_TACHO:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_411) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_414
        );
        Output = \Counter_TACHO:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_TACHO:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:control_7\
        );
        Output = \PWM_TACHO:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_414, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + \PWM_TACHO:PWMUDB:runmode_enable\ * 
              \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = Net_414 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_269 ,
        cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_TACHO:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_269 ,
        control_7 => \PWM_TACHO:PWMUDB:control_7\ ,
        control_6 => \PWM_TACHO:PWMUDB:control_6\ ,
        control_5 => \PWM_TACHO:PWMUDB:control_5\ ,
        control_4 => \PWM_TACHO:PWMUDB:control_4\ ,
        control_3 => \PWM_TACHO:PWMUDB:control_3\ ,
        control_2 => \PWM_TACHO:PWMUDB:control_2\ ,
        control_1 => \PWM_TACHO:PWMUDB:control_1\ ,
        control_0 => \PWM_TACHO:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_914 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_914 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_914 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_411 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_411 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_TACHO:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_TACHO:PWMUDB:cmp1_eq\ * !\PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_TACHO:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:tc_i\
        );
        Output = \PWM_TACHO:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_TACHO:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_269 ,
        cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_TACHO:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_TACHO:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_TACHO:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_TACHO:PWMUDB:status_3\ ,
        chain_in => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_TACHO:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_269 ,
        status_3 => \PWM_TACHO:PWMUDB:status_3\ ,
        status_2 => \PWM_TACHO:PWMUDB:status_2\ ,
        status_0 => \PWM_TACHO:PWMUDB:status_0\ ,
        interrupt => Net_594 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IRQ_TACHO
        PORT MAP (
            interrupt => Net_594 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =IRQ_PRESS
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =SW_TOGGLE
        PORT MAP (
            in_clock_en => tmpOE__SW_TOGGLE_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW_TOGGLE_net_0 ,
            out_reset => zero ,
            interrupt => Net_15 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = TACHO_SENSOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TACHO_SENSOR(0)__PA ,
        fb => Net_99 ,
        pad => TACHO_SENSOR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_TACHO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_TACHO(0)__PA ,
        pin_input => Net_99 ,
        annotation => Net_103 ,
        pad => LED_TACHO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_TOGGLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_TOGGLE(0)__PA ,
        annotation => Net_8 ,
        pad => LED_TOGGLE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW_TOGGLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_TOGGLE(0)__PA ,
        annotation => Net_14 ,
        pad => SW_TOGGLE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR(0)__PA ,
        pin_input => Net_83 ,
        pad => MOTOR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction(0)__PA ,
        pad => Direction(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_914 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_918 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_411 ,
            dclk_0 => Net_411_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_269 ,
            dclk_2 => Net_269_local ,
            dclk_glb_3 => Net_48 ,
            dclk_3 => Net_48_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | TACHO_SENSOR(0) | FB(Net_99)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_TACHO(0) | In(Net_99)
     |   4 |     * |      NONE |      RES_PULL_UP |   LED_TOGGLE(0) | 
     |   5 |     * |   FALLING |      RES_PULL_UP |    SW_TOGGLE(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        MOTOR(0) | In(Net_83)
     |   7 |     * |      NONE |         CMOS_OUT |    Direction(0) | 
-----+-----+-------+-----------+------------------+-----------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_914)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_918)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.042ms
Digital Placement phase: Elapsed time ==> 0s.898ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Lab4_r.vh2" --pcf-path "Lab4.pco" --des-name "Lab4" --dsf-path "Lab4.dsf" --sdc-path "Lab4.sdc" --lib-path "Lab4_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.246ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.141ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.825ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.826ms
API generation phase: Elapsed time ==> 0s.657ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
