{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port HDMI_CLK_P -pg 1 -y 550 -defaultsOSRD
preplace port DDR -pg 1 -y 270 -defaultsOSRD
preplace port HDMI_D2_N -pg 1 -y 610 -defaultsOSRD
preplace port HDMI_D2_P -pg 1 -y 590 -defaultsOSRD
preplace port HDMI_D0_N -pg 1 -y 690 -defaultsOSRD
preplace port HDMI_D1_N -pg 1 -y 650 -defaultsOSRD
preplace port HDMI_D0_P -pg 1 -y 670 -defaultsOSRD
preplace port HDMI_D1_P -pg 1 -y 630 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 290 -defaultsOSRD
preplace port HDMI_CLK_N -pg 1 -y 570 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -y 550 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 4 -y 170 -defaultsOSRD
preplace inst hls_fast_corner_0 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -y 810 -defaultsOSRD
preplace inst rst_processing_system7_0_50M -pg 1 -lvl 1 -y 420 -defaultsOSRD
preplace inst HDMI_FPGA_ML_0 -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 730 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 200 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 310 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 6 1 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 5 1 1980
preplace netloc axi_vdma_1_M_AXI_S2MM 1 4 1 1600
preplace netloc clk_wiz_0_locked 1 3 3 1210 750 1630 710 1980
preplace netloc hls_fast_corner_0_OUTPUT_STREAM 1 3 1 1210
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 2 730 120 1200J
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 5 1 1960
preplace netloc rst_processing_system7_0_50M_interconnect_aresetn 1 1 4 370 340 740J 20 NJ 20 1620
preplace netloc axi_vdma_1_M_AXI_MM2S 1 4 1 1580
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 400 360 NJ 360 NJ 360 1620J 390 1950J 410 2460
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1590
preplace netloc HDMI_FPGA_ML_0_HDMI_CLK_N 1 6 1 NJ
preplace netloc HDMI_FPGA_ML_0_HDMI_D2_N 1 6 1 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1580
preplace netloc util_vector_logic_0_Res 1 4 1 1650
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 30 320 NJ 320 710J 10 NJ 10 NJ 10 NJ 10 2470
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1990
preplace netloc HDMI_FPGA_ML_0_HDMI_D2_P 1 6 1 NJ
preplace netloc HDMI_FPGA_ML_0_HDMI_CLK_P 1 6 1 NJ
preplace netloc HDMI_FPGA_ML_0_HDMI_D1_N 1 6 1 NJ
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 5 1 1990
preplace netloc rst_processing_system7_0_50M_peripheral_aresetn 1 1 4 390 370 760 310 1230 300 1580
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 1 N
preplace netloc HDMI_FPGA_ML_0_HDMI_D0_N 1 6 1 NJ
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 2 3 760 30 NJ 30 1570
preplace netloc HDMI_FPGA_ML_0_HDMI_D1_P 1 6 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 3 1230 740 NJ 740 1950
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ
preplace netloc HDMI_FPGA_ML_0_HDMI_D0_P 1 6 1 NJ
preplace netloc clk_wiz_0_clk_out1 1 3 3 1200 720 1640 720 1960J
preplace netloc clk_wiz_0_clk_out2 1 3 3 NJ 730 NJ 730 1990
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 310 380 330 750 300 1220 40 1610 380 1990 420 2450
preplace netloc v_tc_0_vtiming_out 1 4 1 1620
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 5 1 1970
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 2 720 100 NJ
levelinfo -pg 1 0 200 560 980 1400 1800 2220 2490 -top 0 -bot 870
"
}
{
   "da_axi4_cnt":"13",
   "da_ps7_cnt":"1"
}
