
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_ID.Out=>FU.IR_ID                                    Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S40= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F38)
	S41= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F39)
	S42= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F40)
	S43= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F41)
	S44= GPR.Rdata1=>FU.InID1                                   Premise(F42)
	S45= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F43)
	S46= GPR.Rdata2=>FU.InID2                                   Premise(F44)
	S47= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F45)
	S48= ALUOut_MEM.Out=>FU.InMEM                               Premise(F46)
	S49= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F47)
	S50= ALUOut_WB.Out=>FU.InWB                                 Premise(F48)
	S51= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F49)
	S52= IR_ID.Out25_21=>GPR.RReg1                              Premise(F50)
	S53= IR_ID.Out20_16=>GPR.RReg2                              Premise(F51)
	S54= ALUOut_WB.Out=>GPR.WData                               Premise(F52)
	S55= IR_WB.Out15_11=>GPR.WReg                               Premise(F53)
	S56= IMMU.Addr=>IAddrReg.In                                 Premise(F54)
	S57= PC.Out=>ICache.IEA                                     Premise(F55)
	S58= ICache.IEA=addr                                        Path(S5,S57)
	S59= ICache.Hit=ICacheHit(addr)                             ICache-Search(S58)
	S60= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S58,S3)
	S61= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S59,S26)
	S62= FU.ICacheHit=ICacheHit(addr)                           Path(S59,S34)
	S63= ICache.Out=>ICacheReg.In                               Premise(F56)
	S64= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S60,S63)
	S65= PC.Out=>IMMU.IEA                                       Premise(F57)
	S66= IMMU.IEA=addr                                          Path(S5,S65)
	S67= CP0.ASID=>IMMU.PID                                     Premise(F58)
	S68= IMMU.PID=pid                                           Path(S4,S67)
	S69= IMMU.Addr={pid,addr}                                   IMMU-Search(S68,S66)
	S70= IAddrReg.In={pid,addr}                                 Path(S69,S56)
	S71= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S68,S66)
	S72= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S71,S27)
	S73= IR_MEM.Out=>IR_DMMU1.In                                Premise(F59)
	S74= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F60)
	S75= IR_ID.Out=>IR_EX.In                                    Premise(F61)
	S76= ICache.Out=>IR_ID.In                                   Premise(F62)
	S77= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S60,S76)
	S78= ICache.Out=>IR_IMMU.In                                 Premise(F63)
	S79= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S60,S78)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F64)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F65)
	S82= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F66)
	S83= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F67)
	S84= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F68)
	S85= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F69)
	S86= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F70)
	S87= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F71)
	S88= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F72)
	S89= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F73)
	S90= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F74)
	S91= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F75)
	S92= IR_EX.Out31_26=>CU_EX.Op                               Premise(F76)
	S93= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F77)
	S94= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F78)
	S95= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F79)
	S96= IR_ID.Out31_26=>CU_ID.Op                               Premise(F80)
	S97= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F81)
	S98= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F82)
	S99= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F83)
	S100= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F84)
	S101= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F85)
	S102= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F86)
	S103= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F87)
	S104= IR_WB.Out31_26=>CU_WB.Op                              Premise(F88)
	S105= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F89)
	S106= CtrlA_EX=0                                            Premise(F90)
	S107= CtrlB_EX=0                                            Premise(F91)
	S108= CtrlALUOut_MEM=0                                      Premise(F92)
	S109= CtrlALUOut_DMMU1=0                                    Premise(F93)
	S110= CtrlALUOut_DMMU2=0                                    Premise(F94)
	S111= CtrlALUOut_WB=0                                       Premise(F95)
	S112= CtrlA_MEM=0                                           Premise(F96)
	S113= CtrlA_WB=0                                            Premise(F97)
	S114= CtrlB_MEM=0                                           Premise(F98)
	S115= CtrlB_WB=0                                            Premise(F99)
	S116= CtrlICache=0                                          Premise(F100)
	S117= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S116)
	S118= CtrlIMMU=0                                            Premise(F101)
	S119= CtrlIR_DMMU1=0                                        Premise(F102)
	S120= CtrlIR_DMMU2=0                                        Premise(F103)
	S121= CtrlIR_EX=0                                           Premise(F104)
	S122= CtrlIR_ID=1                                           Premise(F105)
	S123= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S77,S122)
	S124= CtrlIR_IMMU=0                                         Premise(F106)
	S125= CtrlIR_MEM=0                                          Premise(F107)
	S126= CtrlIR_WB=0                                           Premise(F108)
	S127= CtrlGPR=0                                             Premise(F109)
	S128= CtrlIAddrReg=0                                        Premise(F110)
	S129= CtrlPC=0                                              Premise(F111)
	S130= CtrlPCInc=1                                           Premise(F112)
	S131= PC[Out]=addr+4                                        PC-Inc(S1,S129,S130)
	S132= PC[CIA]=addr                                          PC-Inc(S1,S129,S130)
	S133= CtrlIMem=0                                            Premise(F113)
	S134= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S133)
	S135= CtrlICacheReg=0                                       Premise(F114)
	S136= CtrlASIDIn=0                                          Premise(F115)
	S137= CtrlCP0=0                                             Premise(F116)
	S138= CP0[ASID]=pid                                         CP0-Hold(S0,S137)
	S139= CtrlEPCIn=0                                           Premise(F117)
	S140= CtrlExCodeIn=0                                        Premise(F118)
	S141= CtrlIRMux=0                                           Premise(F119)
	S142= GPR[rS]=a                                             Premise(F120)
	S143= GPR[rT]=b                                             Premise(F121)

ID	S144= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S123)
	S145= IR_ID.Out31_26=0                                      IR-Out(S123)
	S146= IR_ID.Out25_21=rS                                     IR-Out(S123)
	S147= IR_ID.Out20_16=rT                                     IR-Out(S123)
	S148= IR_ID.Out15_11=rD                                     IR-Out(S123)
	S149= IR_ID.Out10_6=0                                       IR-Out(S123)
	S150= IR_ID.Out5_0=37                                       IR-Out(S123)
	S151= PC.Out=addr+4                                         PC-Out(S131)
	S152= PC.CIA=addr                                           PC-Out(S132)
	S153= PC.CIA31_28=addr[31:28]                               PC-Out(S132)
	S154= CP0.ASID=pid                                          CP0-Read-ASID(S138)
	S155= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F238)
	S156= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F239)
	S157= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F240)
	S158= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F241)
	S159= FU.OutID1=>A_EX.In                                    Premise(F242)
	S160= A_MEM.Out=>A_WB.In                                    Premise(F243)
	S161= FU.OutID2=>B_EX.In                                    Premise(F244)
	S162= B_MEM.Out=>B_WB.In                                    Premise(F245)
	S163= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F246)
	S164= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F247)
	S165= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F248)
	S166= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F249)
	S167= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F250)
	S168= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F251)
	S169= FU.Bub_ID=>CU_ID.Bub                                  Premise(F252)
	S170= FU.Halt_ID=>CU_ID.Halt                                Premise(F253)
	S171= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F254)
	S172= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F255)
	S173= FU.Bub_IF=>CU_IF.Bub                                  Premise(F256)
	S174= FU.Halt_IF=>CU_IF.Halt                                Premise(F257)
	S175= ICache.Hit=>CU_IF.ICacheHit                           Premise(F258)
	S176= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F259)
	S177= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F260)
	S178= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F261)
	S179= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F262)
	S180= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F263)
	S181= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F264)
	S182= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F265)
	S183= ICache.Hit=>FU.ICacheHit                              Premise(F266)
	S184= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F267)
	S185= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F268)
	S186= IR_ID.Out=>FU.IR_ID                                   Premise(F269)
	S187= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S144,S186)
	S188= IR_MEM.Out=>FU.IR_MEM                                 Premise(F270)
	S189= IR_WB.Out=>FU.IR_WB                                   Premise(F271)
	S190= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F272)
	S191= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F273)
	S192= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F274)
	S193= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F275)
	S194= GPR.Rdata1=>FU.InID1                                  Premise(F276)
	S195= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F277)
	S196= FU.InID1_RReg=rS                                      Path(S146,S195)
	S197= GPR.Rdata2=>FU.InID2                                  Premise(F278)
	S198= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F279)
	S199= FU.InID2_RReg=rT                                      Path(S147,S198)
	S200= ALUOut_MEM.Out=>FU.InMEM                              Premise(F280)
	S201= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F281)
	S202= ALUOut_WB.Out=>FU.InWB                                Premise(F282)
	S203= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F283)
	S204= IR_ID.Out25_21=>GPR.RReg1                             Premise(F284)
	S205= GPR.RReg1=rS                                          Path(S146,S204)
	S206= GPR.Rdata1=a                                          GPR-Read(S205,S142)
	S207= FU.InID1=a                                            Path(S206,S194)
	S208= FU.OutID1=FU(a)                                       FU-Forward(S207)
	S209= A_EX.In=FU(a)                                         Path(S208,S159)
	S210= IR_ID.Out20_16=>GPR.RReg2                             Premise(F285)
	S211= GPR.RReg2=rT                                          Path(S147,S210)
	S212= GPR.Rdata2=b                                          GPR-Read(S211,S143)
	S213= FU.InID2=b                                            Path(S212,S197)
	S214= FU.OutID2=FU(b)                                       FU-Forward(S213)
	S215= B_EX.In=FU(b)                                         Path(S214,S161)
	S216= ALUOut_WB.Out=>GPR.WData                              Premise(F286)
	S217= IR_WB.Out15_11=>GPR.WReg                              Premise(F287)
	S218= IMMU.Addr=>IAddrReg.In                                Premise(F288)
	S219= PC.Out=>ICache.IEA                                    Premise(F289)
	S220= ICache.IEA=addr+4                                     Path(S151,S219)
	S221= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S220)
	S222= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S221,S175)
	S223= FU.ICacheHit=ICacheHit(addr+4)                        Path(S221,S183)
	S224= ICache.Out=>ICacheReg.In                              Premise(F290)
	S225= PC.Out=>IMMU.IEA                                      Premise(F291)
	S226= IMMU.IEA=addr+4                                       Path(S151,S225)
	S227= CP0.ASID=>IMMU.PID                                    Premise(F292)
	S228= IMMU.PID=pid                                          Path(S154,S227)
	S229= IMMU.Addr={pid,addr+4}                                IMMU-Search(S228,S226)
	S230= IAddrReg.In={pid,addr+4}                              Path(S229,S218)
	S231= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S228,S226)
	S232= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S231,S176)
	S233= IR_MEM.Out=>IR_DMMU1.In                               Premise(F293)
	S234= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F294)
	S235= IR_ID.Out=>IR_EX.In                                   Premise(F295)
	S236= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S144,S235)
	S237= ICache.Out=>IR_ID.In                                  Premise(F296)
	S238= ICache.Out=>IR_IMMU.In                                Premise(F297)
	S239= IR_DMMU2.Out=>IR_WB.In                                Premise(F298)
	S240= IR_MEM.Out=>IR_WB.In                                  Premise(F299)
	S241= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F300)
	S242= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F301)
	S243= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F302)
	S244= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F303)
	S245= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F304)
	S246= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F305)
	S247= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F306)
	S248= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F307)
	S249= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F308)
	S250= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F309)
	S251= IR_EX.Out31_26=>CU_EX.Op                              Premise(F310)
	S252= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F311)
	S253= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F312)
	S254= CU_ID.IRFunc1=rT                                      Path(S147,S253)
	S255= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F313)
	S256= CU_ID.IRFunc2=rS                                      Path(S146,S255)
	S257= IR_ID.Out31_26=>CU_ID.Op                              Premise(F314)
	S258= CU_ID.Op=0                                            Path(S145,S257)
	S259= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F315)
	S260= CU_ID.IRFunc=37                                       Path(S150,S259)
	S261= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F316)
	S262= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F317)
	S263= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F318)
	S264= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F319)
	S265= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F320)
	S266= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F321)
	S267= IR_WB.Out31_26=>CU_WB.Op                              Premise(F322)
	S268= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F323)
	S269= CtrlA_EX=1                                            Premise(F324)
	S270= [A_EX]=FU(a)                                          A_EX-Write(S209,S269)
	S271= CtrlB_EX=1                                            Premise(F325)
	S272= [B_EX]=FU(b)                                          B_EX-Write(S215,S271)
	S273= CtrlALUOut_MEM=0                                      Premise(F326)
	S274= CtrlALUOut_DMMU1=0                                    Premise(F327)
	S275= CtrlALUOut_DMMU2=0                                    Premise(F328)
	S276= CtrlALUOut_WB=0                                       Premise(F329)
	S277= CtrlA_MEM=0                                           Premise(F330)
	S278= CtrlA_WB=0                                            Premise(F331)
	S279= CtrlB_MEM=0                                           Premise(F332)
	S280= CtrlB_WB=0                                            Premise(F333)
	S281= CtrlICache=0                                          Premise(F334)
	S282= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S117,S281)
	S283= CtrlIMMU=0                                            Premise(F335)
	S284= CtrlIR_DMMU1=0                                        Premise(F336)
	S285= CtrlIR_DMMU2=0                                        Premise(F337)
	S286= CtrlIR_EX=1                                           Premise(F338)
	S287= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S236,S286)
	S288= CtrlIR_ID=0                                           Premise(F339)
	S289= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S123,S288)
	S290= CtrlIR_IMMU=0                                         Premise(F340)
	S291= CtrlIR_MEM=0                                          Premise(F341)
	S292= CtrlIR_WB=0                                           Premise(F342)
	S293= CtrlGPR=0                                             Premise(F343)
	S294= GPR[rS]=a                                             GPR-Hold(S142,S293)
	S295= GPR[rT]=b                                             GPR-Hold(S143,S293)
	S296= CtrlIAddrReg=0                                        Premise(F344)
	S297= CtrlPC=0                                              Premise(F345)
	S298= CtrlPCInc=0                                           Premise(F346)
	S299= PC[CIA]=addr                                          PC-Hold(S132,S298)
	S300= PC[Out]=addr+4                                        PC-Hold(S131,S297,S298)
	S301= CtrlIMem=0                                            Premise(F347)
	S302= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S134,S301)
	S303= CtrlICacheReg=0                                       Premise(F348)
	S304= CtrlASIDIn=0                                          Premise(F349)
	S305= CtrlCP0=0                                             Premise(F350)
	S306= CP0[ASID]=pid                                         CP0-Hold(S138,S305)
	S307= CtrlEPCIn=0                                           Premise(F351)
	S308= CtrlExCodeIn=0                                        Premise(F352)
	S309= CtrlIRMux=0                                           Premise(F353)

EX	S310= A_EX.Out=FU(a)                                        A_EX-Out(S270)
	S311= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S270)
	S312= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S270)
	S313= B_EX.Out=FU(b)                                        B_EX-Out(S272)
	S314= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S272)
	S315= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S272)
	S316= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S287)
	S317= IR_EX.Out31_26=0                                      IR_EX-Out(S287)
	S318= IR_EX.Out25_21=rS                                     IR_EX-Out(S287)
	S319= IR_EX.Out20_16=rT                                     IR_EX-Out(S287)
	S320= IR_EX.Out15_11=rD                                     IR_EX-Out(S287)
	S321= IR_EX.Out10_6=0                                       IR_EX-Out(S287)
	S322= IR_EX.Out5_0=37                                       IR_EX-Out(S287)
	S323= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S289)
	S324= IR_ID.Out31_26=0                                      IR-Out(S289)
	S325= IR_ID.Out25_21=rS                                     IR-Out(S289)
	S326= IR_ID.Out20_16=rT                                     IR-Out(S289)
	S327= IR_ID.Out15_11=rD                                     IR-Out(S289)
	S328= IR_ID.Out10_6=0                                       IR-Out(S289)
	S329= IR_ID.Out5_0=37                                       IR-Out(S289)
	S330= PC.CIA=addr                                           PC-Out(S299)
	S331= PC.CIA31_28=addr[31:28]                               PC-Out(S299)
	S332= PC.Out=addr+4                                         PC-Out(S300)
	S333= CP0.ASID=pid                                          CP0-Read-ASID(S306)
	S334= ALU.Func=6'b000001                                    Premise(F354)
	S335= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F355)
	S336= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F356)
	S337= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F357)
	S338= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F358)
	S339= FU.OutID1=>A_EX.In                                    Premise(F359)
	S340= A_MEM.Out=>A_WB.In                                    Premise(F360)
	S341= FU.OutID2=>B_EX.In                                    Premise(F361)
	S342= B_MEM.Out=>B_WB.In                                    Premise(F362)
	S343= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F363)
	S344= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F364)
	S345= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F365)
	S346= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F366)
	S347= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F367)
	S348= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F368)
	S349= FU.Bub_ID=>CU_ID.Bub                                  Premise(F369)
	S350= FU.Halt_ID=>CU_ID.Halt                                Premise(F370)
	S351= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F371)
	S352= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F372)
	S353= FU.Bub_IF=>CU_IF.Bub                                  Premise(F373)
	S354= FU.Halt_IF=>CU_IF.Halt                                Premise(F374)
	S355= ICache.Hit=>CU_IF.ICacheHit                           Premise(F375)
	S356= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F376)
	S357= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F377)
	S358= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F378)
	S359= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F379)
	S360= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F380)
	S361= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F381)
	S362= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F382)
	S363= ICache.Hit=>FU.ICacheHit                              Premise(F383)
	S364= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F384)
	S365= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F385)
	S366= IR_ID.Out=>FU.IR_ID                                   Premise(F386)
	S367= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S323,S366)
	S368= IR_MEM.Out=>FU.IR_MEM                                 Premise(F387)
	S369= IR_WB.Out=>FU.IR_WB                                   Premise(F388)
	S370= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F389)
	S371= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F390)
	S372= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F391)
	S373= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F392)
	S374= GPR.Rdata1=>FU.InID1                                  Premise(F393)
	S375= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F394)
	S376= FU.InID1_RReg=rS                                      Path(S325,S375)
	S377= GPR.Rdata2=>FU.InID2                                  Premise(F395)
	S378= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F396)
	S379= FU.InID2_RReg=rT                                      Path(S326,S378)
	S380= ALUOut_MEM.Out=>FU.InMEM                              Premise(F397)
	S381= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F398)
	S382= ALUOut_WB.Out=>FU.InWB                                Premise(F399)
	S383= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F400)
	S384= IR_ID.Out25_21=>GPR.RReg1                             Premise(F401)
	S385= GPR.RReg1=rS                                          Path(S325,S384)
	S386= GPR.Rdata1=a                                          GPR-Read(S385,S294)
	S387= FU.InID1=a                                            Path(S386,S374)
	S388= FU.OutID1=FU(a)                                       FU-Forward(S387)
	S389= A_EX.In=FU(a)                                         Path(S388,S339)
	S390= IR_ID.Out20_16=>GPR.RReg2                             Premise(F402)
	S391= GPR.RReg2=rT                                          Path(S326,S390)
	S392= GPR.Rdata2=b                                          GPR-Read(S391,S295)
	S393= FU.InID2=b                                            Path(S392,S377)
	S394= FU.OutID2=FU(b)                                       FU-Forward(S393)
	S395= B_EX.In=FU(b)                                         Path(S394,S341)
	S396= ALUOut_WB.Out=>GPR.WData                              Premise(F403)
	S397= IR_WB.Out15_11=>GPR.WReg                              Premise(F404)
	S398= IMMU.Addr=>IAddrReg.In                                Premise(F405)
	S399= PC.Out=>ICache.IEA                                    Premise(F406)
	S400= ICache.IEA=addr+4                                     Path(S332,S399)
	S401= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S400)
	S402= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S401,S355)
	S403= FU.ICacheHit=ICacheHit(addr+4)                        Path(S401,S363)
	S404= ICache.Out=>ICacheReg.In                              Premise(F407)
	S405= PC.Out=>IMMU.IEA                                      Premise(F408)
	S406= IMMU.IEA=addr+4                                       Path(S332,S405)
	S407= CP0.ASID=>IMMU.PID                                    Premise(F409)
	S408= IMMU.PID=pid                                          Path(S333,S407)
	S409= IMMU.Addr={pid,addr+4}                                IMMU-Search(S408,S406)
	S410= IAddrReg.In={pid,addr+4}                              Path(S409,S398)
	S411= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S408,S406)
	S412= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S411,S356)
	S413= IR_MEM.Out=>IR_DMMU1.In                               Premise(F410)
	S414= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F411)
	S415= IR_ID.Out=>IR_EX.In                                   Premise(F412)
	S416= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S323,S415)
	S417= ICache.Out=>IR_ID.In                                  Premise(F413)
	S418= ICache.Out=>IR_IMMU.In                                Premise(F414)
	S419= IR_DMMU2.Out=>IR_WB.In                                Premise(F415)
	S420= IR_MEM.Out=>IR_WB.In                                  Premise(F416)
	S421= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F417)
	S422= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F418)
	S423= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F419)
	S424= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F420)
	S425= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F421)
	S426= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F422)
	S427= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F423)
	S428= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F424)
	S429= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F425)
	S430= CU_EX.IRFunc1=rT                                      Path(S319,S429)
	S431= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F426)
	S432= CU_EX.IRFunc2=rS                                      Path(S318,S431)
	S433= IR_EX.Out31_26=>CU_EX.Op                              Premise(F427)
	S434= CU_EX.Op=0                                            Path(S317,S433)
	S435= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F428)
	S436= CU_EX.IRFunc=37                                       Path(S322,S435)
	S437= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F429)
	S438= CU_ID.IRFunc1=rT                                      Path(S326,S437)
	S439= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F430)
	S440= CU_ID.IRFunc2=rS                                      Path(S325,S439)
	S441= IR_ID.Out31_26=>CU_ID.Op                              Premise(F431)
	S442= CU_ID.Op=0                                            Path(S324,S441)
	S443= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F432)
	S444= CU_ID.IRFunc=37                                       Path(S329,S443)
	S445= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F433)
	S446= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F434)
	S447= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F435)
	S448= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F436)
	S449= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F437)
	S450= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F438)
	S451= IR_WB.Out31_26=>CU_WB.Op                              Premise(F439)
	S452= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F440)
	S453= CtrlA_EX=0                                            Premise(F441)
	S454= [A_EX]=FU(a)                                          A_EX-Hold(S270,S453)
	S455= CtrlB_EX=0                                            Premise(F442)
	S456= [B_EX]=FU(b)                                          B_EX-Hold(S272,S455)
	S457= CtrlALUOut_MEM=1                                      Premise(F443)
	S458= CtrlALUOut_DMMU1=0                                    Premise(F444)
	S459= CtrlALUOut_DMMU2=0                                    Premise(F445)
	S460= CtrlALUOut_WB=0                                       Premise(F446)
	S461= CtrlA_MEM=0                                           Premise(F447)
	S462= CtrlA_WB=0                                            Premise(F448)
	S463= CtrlB_MEM=0                                           Premise(F449)
	S464= CtrlB_WB=0                                            Premise(F450)
	S465= CtrlICache=0                                          Premise(F451)
	S466= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S282,S465)
	S467= CtrlIMMU=0                                            Premise(F452)
	S468= CtrlIR_DMMU1=0                                        Premise(F453)
	S469= CtrlIR_DMMU2=0                                        Premise(F454)
	S470= CtrlIR_EX=0                                           Premise(F455)
	S471= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S287,S470)
	S472= CtrlIR_ID=0                                           Premise(F456)
	S473= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S289,S472)
	S474= CtrlIR_IMMU=0                                         Premise(F457)
	S475= CtrlIR_MEM=1                                          Premise(F458)
	S476= CtrlIR_WB=0                                           Premise(F459)
	S477= CtrlGPR=0                                             Premise(F460)
	S478= GPR[rS]=a                                             GPR-Hold(S294,S477)
	S479= GPR[rT]=b                                             GPR-Hold(S295,S477)
	S480= CtrlIAddrReg=0                                        Premise(F461)
	S481= CtrlPC=0                                              Premise(F462)
	S482= CtrlPCInc=0                                           Premise(F463)
	S483= PC[CIA]=addr                                          PC-Hold(S299,S482)
	S484= PC[Out]=addr+4                                        PC-Hold(S300,S481,S482)
	S485= CtrlIMem=0                                            Premise(F464)
	S486= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S302,S485)
	S487= CtrlICacheReg=0                                       Premise(F465)
	S488= CtrlASIDIn=0                                          Premise(F466)
	S489= CtrlCP0=0                                             Premise(F467)
	S490= CP0[ASID]=pid                                         CP0-Hold(S306,S489)
	S491= CtrlEPCIn=0                                           Premise(F468)
	S492= CtrlExCodeIn=0                                        Premise(F469)
	S493= CtrlIRMux=0                                           Premise(F470)

MEM	S494= A_EX.Out=FU(a)                                        A_EX-Out(S454)
	S495= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S454)
	S496= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S454)
	S497= B_EX.Out=FU(b)                                        B_EX-Out(S456)
	S498= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S456)
	S499= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S456)
	S500= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S471)
	S501= IR_EX.Out31_26=0                                      IR_EX-Out(S471)
	S502= IR_EX.Out25_21=rS                                     IR_EX-Out(S471)
	S503= IR_EX.Out20_16=rT                                     IR_EX-Out(S471)
	S504= IR_EX.Out15_11=rD                                     IR_EX-Out(S471)
	S505= IR_EX.Out10_6=0                                       IR_EX-Out(S471)
	S506= IR_EX.Out5_0=37                                       IR_EX-Out(S471)
	S507= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S473)
	S508= IR_ID.Out31_26=0                                      IR-Out(S473)
	S509= IR_ID.Out25_21=rS                                     IR-Out(S473)
	S510= IR_ID.Out20_16=rT                                     IR-Out(S473)
	S511= IR_ID.Out15_11=rD                                     IR-Out(S473)
	S512= IR_ID.Out10_6=0                                       IR-Out(S473)
	S513= IR_ID.Out5_0=37                                       IR-Out(S473)
	S514= PC.CIA=addr                                           PC-Out(S483)
	S515= PC.CIA31_28=addr[31:28]                               PC-Out(S483)
	S516= PC.Out=addr+4                                         PC-Out(S484)
	S517= CP0.ASID=pid                                          CP0-Read-ASID(S490)
	S518= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F471)
	S519= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F472)
	S520= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F473)
	S521= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F474)
	S522= FU.OutID1=>A_EX.In                                    Premise(F475)
	S523= A_MEM.Out=>A_WB.In                                    Premise(F476)
	S524= FU.OutID2=>B_EX.In                                    Premise(F477)
	S525= B_MEM.Out=>B_WB.In                                    Premise(F478)
	S526= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F479)
	S527= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F480)
	S528= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F481)
	S529= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F482)
	S530= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F483)
	S531= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F484)
	S532= FU.Bub_ID=>CU_ID.Bub                                  Premise(F485)
	S533= FU.Halt_ID=>CU_ID.Halt                                Premise(F486)
	S534= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F487)
	S535= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F488)
	S536= FU.Bub_IF=>CU_IF.Bub                                  Premise(F489)
	S537= FU.Halt_IF=>CU_IF.Halt                                Premise(F490)
	S538= ICache.Hit=>CU_IF.ICacheHit                           Premise(F491)
	S539= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F492)
	S540= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F493)
	S541= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F494)
	S542= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F495)
	S543= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F496)
	S544= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F497)
	S545= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F498)
	S546= ICache.Hit=>FU.ICacheHit                              Premise(F499)
	S547= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F500)
	S548= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F501)
	S549= IR_ID.Out=>FU.IR_ID                                   Premise(F502)
	S550= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S507,S549)
	S551= IR_MEM.Out=>FU.IR_MEM                                 Premise(F503)
	S552= IR_WB.Out=>FU.IR_WB                                   Premise(F504)
	S553= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F505)
	S554= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F506)
	S555= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F507)
	S556= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F508)
	S557= GPR.Rdata1=>FU.InID1                                  Premise(F509)
	S558= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F510)
	S559= FU.InID1_RReg=rS                                      Path(S509,S558)
	S560= GPR.Rdata2=>FU.InID2                                  Premise(F511)
	S561= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F512)
	S562= FU.InID2_RReg=rT                                      Path(S510,S561)
	S563= ALUOut_MEM.Out=>FU.InMEM                              Premise(F513)
	S564= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F514)
	S565= ALUOut_WB.Out=>FU.InWB                                Premise(F515)
	S566= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F516)
	S567= IR_ID.Out25_21=>GPR.RReg1                             Premise(F517)
	S568= GPR.RReg1=rS                                          Path(S509,S567)
	S569= GPR.Rdata1=a                                          GPR-Read(S568,S478)
	S570= FU.InID1=a                                            Path(S569,S557)
	S571= FU.OutID1=FU(a)                                       FU-Forward(S570)
	S572= A_EX.In=FU(a)                                         Path(S571,S522)
	S573= IR_ID.Out20_16=>GPR.RReg2                             Premise(F518)
	S574= GPR.RReg2=rT                                          Path(S510,S573)
	S575= GPR.Rdata2=b                                          GPR-Read(S574,S479)
	S576= FU.InID2=b                                            Path(S575,S560)
	S577= FU.OutID2=FU(b)                                       FU-Forward(S576)
	S578= B_EX.In=FU(b)                                         Path(S577,S524)
	S579= ALUOut_WB.Out=>GPR.WData                              Premise(F519)
	S580= IR_WB.Out15_11=>GPR.WReg                              Premise(F520)
	S581= IMMU.Addr=>IAddrReg.In                                Premise(F521)
	S582= PC.Out=>ICache.IEA                                    Premise(F522)
	S583= ICache.IEA=addr+4                                     Path(S516,S582)
	S584= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S583)
	S585= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S584,S538)
	S586= FU.ICacheHit=ICacheHit(addr+4)                        Path(S584,S546)
	S587= ICache.Out=>ICacheReg.In                              Premise(F523)
	S588= PC.Out=>IMMU.IEA                                      Premise(F524)
	S589= IMMU.IEA=addr+4                                       Path(S516,S588)
	S590= CP0.ASID=>IMMU.PID                                    Premise(F525)
	S591= IMMU.PID=pid                                          Path(S517,S590)
	S592= IMMU.Addr={pid,addr+4}                                IMMU-Search(S591,S589)
	S593= IAddrReg.In={pid,addr+4}                              Path(S592,S581)
	S594= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S591,S589)
	S595= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S594,S539)
	S596= IR_MEM.Out=>IR_DMMU1.In                               Premise(F526)
	S597= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F527)
	S598= IR_ID.Out=>IR_EX.In                                   Premise(F528)
	S599= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S507,S598)
	S600= ICache.Out=>IR_ID.In                                  Premise(F529)
	S601= ICache.Out=>IR_IMMU.In                                Premise(F530)
	S602= IR_DMMU2.Out=>IR_WB.In                                Premise(F531)
	S603= IR_MEM.Out=>IR_WB.In                                  Premise(F532)
	S604= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F533)
	S605= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F534)
	S606= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F535)
	S607= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F536)
	S608= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F537)
	S609= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F538)
	S610= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F539)
	S611= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F540)
	S612= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F541)
	S613= CU_EX.IRFunc1=rT                                      Path(S503,S612)
	S614= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F542)
	S615= CU_EX.IRFunc2=rS                                      Path(S502,S614)
	S616= IR_EX.Out31_26=>CU_EX.Op                              Premise(F543)
	S617= CU_EX.Op=0                                            Path(S501,S616)
	S618= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F544)
	S619= CU_EX.IRFunc=37                                       Path(S506,S618)
	S620= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F545)
	S621= CU_ID.IRFunc1=rT                                      Path(S510,S620)
	S622= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F546)
	S623= CU_ID.IRFunc2=rS                                      Path(S509,S622)
	S624= IR_ID.Out31_26=>CU_ID.Op                              Premise(F547)
	S625= CU_ID.Op=0                                            Path(S508,S624)
	S626= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F548)
	S627= CU_ID.IRFunc=37                                       Path(S513,S626)
	S628= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F549)
	S629= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F550)
	S630= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F551)
	S631= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F552)
	S632= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F553)
	S633= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F554)
	S634= IR_WB.Out31_26=>CU_WB.Op                              Premise(F555)
	S635= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F556)
	S636= CtrlA_EX=0                                            Premise(F557)
	S637= [A_EX]=FU(a)                                          A_EX-Hold(S454,S636)
	S638= CtrlB_EX=0                                            Premise(F558)
	S639= [B_EX]=FU(b)                                          B_EX-Hold(S456,S638)
	S640= CtrlALUOut_MEM=0                                      Premise(F559)
	S641= CtrlALUOut_DMMU1=1                                    Premise(F560)
	S642= CtrlALUOut_DMMU2=0                                    Premise(F561)
	S643= CtrlALUOut_WB=1                                       Premise(F562)
	S644= CtrlA_MEM=0                                           Premise(F563)
	S645= CtrlA_WB=1                                            Premise(F564)
	S646= CtrlB_MEM=0                                           Premise(F565)
	S647= CtrlB_WB=1                                            Premise(F566)
	S648= CtrlICache=0                                          Premise(F567)
	S649= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S466,S648)
	S650= CtrlIMMU=0                                            Premise(F568)
	S651= CtrlIR_DMMU1=1                                        Premise(F569)
	S652= CtrlIR_DMMU2=0                                        Premise(F570)
	S653= CtrlIR_EX=0                                           Premise(F571)
	S654= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S471,S653)
	S655= CtrlIR_ID=0                                           Premise(F572)
	S656= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S473,S655)
	S657= CtrlIR_IMMU=0                                         Premise(F573)
	S658= CtrlIR_MEM=0                                          Premise(F574)
	S659= CtrlIR_WB=1                                           Premise(F575)
	S660= CtrlGPR=0                                             Premise(F576)
	S661= GPR[rS]=a                                             GPR-Hold(S478,S660)
	S662= GPR[rT]=b                                             GPR-Hold(S479,S660)
	S663= CtrlIAddrReg=0                                        Premise(F577)
	S664= CtrlPC=0                                              Premise(F578)
	S665= CtrlPCInc=0                                           Premise(F579)
	S666= PC[CIA]=addr                                          PC-Hold(S483,S665)
	S667= PC[Out]=addr+4                                        PC-Hold(S484,S664,S665)
	S668= CtrlIMem=0                                            Premise(F580)
	S669= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S486,S668)
	S670= CtrlICacheReg=0                                       Premise(F581)
	S671= CtrlASIDIn=0                                          Premise(F582)
	S672= CtrlCP0=0                                             Premise(F583)
	S673= CP0[ASID]=pid                                         CP0-Hold(S490,S672)
	S674= CtrlEPCIn=0                                           Premise(F584)
	S675= CtrlExCodeIn=0                                        Premise(F585)
	S676= CtrlIRMux=0                                           Premise(F586)

WB	S677= A_EX.Out=FU(a)                                        A_EX-Out(S637)
	S678= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S637)
	S679= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S637)
	S680= B_EX.Out=FU(b)                                        B_EX-Out(S639)
	S681= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S639)
	S682= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S639)
	S683= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S654)
	S684= IR_EX.Out31_26=0                                      IR_EX-Out(S654)
	S685= IR_EX.Out25_21=rS                                     IR_EX-Out(S654)
	S686= IR_EX.Out20_16=rT                                     IR_EX-Out(S654)
	S687= IR_EX.Out15_11=rD                                     IR_EX-Out(S654)
	S688= IR_EX.Out10_6=0                                       IR_EX-Out(S654)
	S689= IR_EX.Out5_0=37                                       IR_EX-Out(S654)
	S690= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S656)
	S691= IR_ID.Out31_26=0                                      IR-Out(S656)
	S692= IR_ID.Out25_21=rS                                     IR-Out(S656)
	S693= IR_ID.Out20_16=rT                                     IR-Out(S656)
	S694= IR_ID.Out15_11=rD                                     IR-Out(S656)
	S695= IR_ID.Out10_6=0                                       IR-Out(S656)
	S696= IR_ID.Out5_0=37                                       IR-Out(S656)
	S697= PC.CIA=addr                                           PC-Out(S666)
	S698= PC.CIA31_28=addr[31:28]                               PC-Out(S666)
	S699= PC.Out=addr+4                                         PC-Out(S667)
	S700= CP0.ASID=pid                                          CP0-Read-ASID(S673)
	S701= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F819)
	S702= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F820)
	S703= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F821)
	S704= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F822)
	S705= FU.OutID1=>A_EX.In                                    Premise(F823)
	S706= A_MEM.Out=>A_WB.In                                    Premise(F824)
	S707= FU.OutID2=>B_EX.In                                    Premise(F825)
	S708= B_MEM.Out=>B_WB.In                                    Premise(F826)
	S709= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F827)
	S710= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F828)
	S711= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F829)
	S712= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F830)
	S713= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F831)
	S714= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F832)
	S715= FU.Bub_ID=>CU_ID.Bub                                  Premise(F833)
	S716= FU.Halt_ID=>CU_ID.Halt                                Premise(F834)
	S717= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F835)
	S718= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F836)
	S719= FU.Bub_IF=>CU_IF.Bub                                  Premise(F837)
	S720= FU.Halt_IF=>CU_IF.Halt                                Premise(F838)
	S721= ICache.Hit=>CU_IF.ICacheHit                           Premise(F839)
	S722= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F840)
	S723= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F841)
	S724= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F842)
	S725= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F843)
	S726= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F844)
	S727= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F845)
	S728= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F846)
	S729= ICache.Hit=>FU.ICacheHit                              Premise(F847)
	S730= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F848)
	S731= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F849)
	S732= IR_ID.Out=>FU.IR_ID                                   Premise(F850)
	S733= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S690,S732)
	S734= IR_MEM.Out=>FU.IR_MEM                                 Premise(F851)
	S735= IR_WB.Out=>FU.IR_WB                                   Premise(F852)
	S736= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F853)
	S737= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F854)
	S738= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F855)
	S739= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F856)
	S740= GPR.Rdata1=>FU.InID1                                  Premise(F857)
	S741= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F858)
	S742= FU.InID1_RReg=rS                                      Path(S692,S741)
	S743= GPR.Rdata2=>FU.InID2                                  Premise(F859)
	S744= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F860)
	S745= FU.InID2_RReg=rT                                      Path(S693,S744)
	S746= ALUOut_MEM.Out=>FU.InMEM                              Premise(F861)
	S747= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F862)
	S748= ALUOut_WB.Out=>FU.InWB                                Premise(F863)
	S749= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F864)
	S750= IR_ID.Out25_21=>GPR.RReg1                             Premise(F865)
	S751= GPR.RReg1=rS                                          Path(S692,S750)
	S752= GPR.Rdata1=a                                          GPR-Read(S751,S661)
	S753= FU.InID1=a                                            Path(S752,S740)
	S754= FU.OutID1=FU(a)                                       FU-Forward(S753)
	S755= A_EX.In=FU(a)                                         Path(S754,S705)
	S756= IR_ID.Out20_16=>GPR.RReg2                             Premise(F866)
	S757= GPR.RReg2=rT                                          Path(S693,S756)
	S758= GPR.Rdata2=b                                          GPR-Read(S757,S662)
	S759= FU.InID2=b                                            Path(S758,S743)
	S760= FU.OutID2=FU(b)                                       FU-Forward(S759)
	S761= B_EX.In=FU(b)                                         Path(S760,S707)
	S762= ALUOut_WB.Out=>GPR.WData                              Premise(F867)
	S763= IR_WB.Out15_11=>GPR.WReg                              Premise(F868)
	S764= IMMU.Addr=>IAddrReg.In                                Premise(F869)
	S765= PC.Out=>ICache.IEA                                    Premise(F870)
	S766= ICache.IEA=addr+4                                     Path(S699,S765)
	S767= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S766)
	S768= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S767,S721)
	S769= FU.ICacheHit=ICacheHit(addr+4)                        Path(S767,S729)
	S770= ICache.Out=>ICacheReg.In                              Premise(F871)
	S771= PC.Out=>IMMU.IEA                                      Premise(F872)
	S772= IMMU.IEA=addr+4                                       Path(S699,S771)
	S773= CP0.ASID=>IMMU.PID                                    Premise(F873)
	S774= IMMU.PID=pid                                          Path(S700,S773)
	S775= IMMU.Addr={pid,addr+4}                                IMMU-Search(S774,S772)
	S776= IAddrReg.In={pid,addr+4}                              Path(S775,S764)
	S777= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S774,S772)
	S778= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S777,S722)
	S779= IR_MEM.Out=>IR_DMMU1.In                               Premise(F874)
	S780= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F875)
	S781= IR_ID.Out=>IR_EX.In                                   Premise(F876)
	S782= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S690,S781)
	S783= ICache.Out=>IR_ID.In                                  Premise(F877)
	S784= ICache.Out=>IR_IMMU.In                                Premise(F878)
	S785= IR_DMMU2.Out=>IR_WB.In                                Premise(F879)
	S786= IR_MEM.Out=>IR_WB.In                                  Premise(F880)
	S787= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F881)
	S788= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F882)
	S789= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F883)
	S790= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F884)
	S791= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F885)
	S792= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F886)
	S793= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F887)
	S794= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F888)
	S795= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F889)
	S796= CU_EX.IRFunc1=rT                                      Path(S686,S795)
	S797= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F890)
	S798= CU_EX.IRFunc2=rS                                      Path(S685,S797)
	S799= IR_EX.Out31_26=>CU_EX.Op                              Premise(F891)
	S800= CU_EX.Op=0                                            Path(S684,S799)
	S801= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F892)
	S802= CU_EX.IRFunc=37                                       Path(S689,S801)
	S803= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F893)
	S804= CU_ID.IRFunc1=rT                                      Path(S693,S803)
	S805= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F894)
	S806= CU_ID.IRFunc2=rS                                      Path(S692,S805)
	S807= IR_ID.Out31_26=>CU_ID.Op                              Premise(F895)
	S808= CU_ID.Op=0                                            Path(S691,S807)
	S809= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F896)
	S810= CU_ID.IRFunc=37                                       Path(S696,S809)
	S811= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F897)
	S812= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F898)
	S813= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F899)
	S814= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F900)
	S815= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F901)
	S816= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F902)
	S817= IR_WB.Out31_26=>CU_WB.Op                              Premise(F903)
	S818= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F904)
	S819= CtrlA_EX=0                                            Premise(F905)
	S820= [A_EX]=FU(a)                                          A_EX-Hold(S637,S819)
	S821= CtrlB_EX=0                                            Premise(F906)
	S822= [B_EX]=FU(b)                                          B_EX-Hold(S639,S821)
	S823= CtrlALUOut_MEM=0                                      Premise(F907)
	S824= CtrlALUOut_DMMU1=0                                    Premise(F908)
	S825= CtrlALUOut_DMMU2=0                                    Premise(F909)
	S826= CtrlALUOut_WB=0                                       Premise(F910)
	S827= CtrlA_MEM=0                                           Premise(F911)
	S828= CtrlA_WB=0                                            Premise(F912)
	S829= CtrlB_MEM=0                                           Premise(F913)
	S830= CtrlB_WB=0                                            Premise(F914)
	S831= CtrlICache=0                                          Premise(F915)
	S832= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S649,S831)
	S833= CtrlIMMU=0                                            Premise(F916)
	S834= CtrlIR_DMMU1=0                                        Premise(F917)
	S835= CtrlIR_DMMU2=0                                        Premise(F918)
	S836= CtrlIR_EX=0                                           Premise(F919)
	S837= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S654,S836)
	S838= CtrlIR_ID=0                                           Premise(F920)
	S839= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S656,S838)
	S840= CtrlIR_IMMU=0                                         Premise(F921)
	S841= CtrlIR_MEM=0                                          Premise(F922)
	S842= CtrlIR_WB=0                                           Premise(F923)
	S843= CtrlGPR=1                                             Premise(F924)
	S844= CtrlIAddrReg=0                                        Premise(F925)
	S845= CtrlPC=0                                              Premise(F926)
	S846= CtrlPCInc=0                                           Premise(F927)
	S847= PC[CIA]=addr                                          PC-Hold(S666,S846)
	S848= PC[Out]=addr+4                                        PC-Hold(S667,S845,S846)
	S849= CtrlIMem=0                                            Premise(F928)
	S850= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S669,S849)
	S851= CtrlICacheReg=0                                       Premise(F929)
	S852= CtrlASIDIn=0                                          Premise(F930)
	S853= CtrlCP0=0                                             Premise(F931)
	S854= CP0[ASID]=pid                                         CP0-Hold(S673,S853)
	S855= CtrlEPCIn=0                                           Premise(F932)
	S856= CtrlExCodeIn=0                                        Premise(F933)
	S857= CtrlIRMux=0                                           Premise(F934)

POST	S820= [A_EX]=FU(a)                                          A_EX-Hold(S637,S819)
	S822= [B_EX]=FU(b)                                          B_EX-Hold(S639,S821)
	S832= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S649,S831)
	S837= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S654,S836)
	S839= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S656,S838)
	S847= PC[CIA]=addr                                          PC-Hold(S666,S846)
	S848= PC[Out]=addr+4                                        PC-Hold(S667,S845,S846)
	S850= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S669,S849)
	S854= CP0[ASID]=pid                                         CP0-Hold(S673,S853)

