$date
	Mon Sep 15 15:44:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_machine_tb $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 192 % name [191:0] $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 %
0$
0#
0"
x!
$end
#5
0!
1$
#10
0$
#15
0&
1$
#20
0$
#25
1#
1$
#30
0$
#35
0#
1"
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1#
0"
1$
#70
0$
#75
1!
1"
1$
#80
0$
#85
0!
1$
#90
0$
#95
1$
#100
0$
#105
1!
1$
