{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750448201257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750448201257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 16:36:41 2025 " "Processing started: Fri Jun 20 16:36:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750448201257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750448201257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_Din -c MUX_Din " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_Din -c MUX_Din" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750448201257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750448201476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_din.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_din.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_Din-Behaviour " "Found design unit 1: tb_MUX_Din-Behaviour" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750448201810 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_Din " "Found entity 1: tb_MUX_Din" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750448201810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750448201810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_din.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_din.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Din-Behavioral " "Found design unit 1: MUX_Din-Behavioral" {  } { { "MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/MUX_Din.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750448201812 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Din " "Found entity 1: MUX_Din" {  } { { "MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/MUX_Din.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750448201812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I0 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I0\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I0 tb_MUX_Din.vhd(19) " "HDL error at tb_MUX_Din.vhd(19): see declaration for object \"I0\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I1 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I1\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I1 tb_MUX_Din.vhd(20) " "HDL error at tb_MUX_Din.vhd(20): see declaration for object \"I1\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I2 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I2\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I2 tb_MUX_Din.vhd(21) " "HDL error at tb_MUX_Din.vhd(21): see declaration for object \"I2\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I3 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I3\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I3 tb_MUX_Din.vhd(22) " "HDL error at tb_MUX_Din.vhd(22): see declaration for object \"I3\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I4 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I4\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I4 tb_MUX_Din.vhd(23) " "HDL error at tb_MUX_Din.vhd(23): see declaration for object \"I4\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 23 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201812 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I5 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I5\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I5 tb_MUX_Din.vhd(24) " "HDL error at tb_MUX_Din.vhd(24): see declaration for object \"I5\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I6 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I6\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I6 tb_MUX_Din.vhd(25) " "HDL error at tb_MUX_Din.vhd(25): see declaration for object \"I6\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 25 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I7 tb_MUX_Din.vhd(36) " "VHDL error at tb_MUX_Din.vhd(36): formal port or parameter \"I7\" must have actual or default value" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 36 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I7 tb_MUX_Din.vhd(26) " "HDL error at tb_MUX_Din.vhd(26): see declaration for object \"I7\"" {  } { { "tb_MUX_Din.vhd" "" { Text "Z:/labsd/Projeto RTL/Source/MUX_Din/tb_MUX_Din.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750448201813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750448201907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 20 16:36:41 2025 " "Processing ended: Fri Jun 20 16:36:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750448201907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750448201907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750448201907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750448201907 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus II Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750448202477 ""}
