 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 10
        -capacitance
Design : arbiter_dbus
Version: M-2016.12-SP2
Date   : Wed Jul  4 09:43:25 2018
****************************************

Operating Conditions: ss_nominal_max_1p08v_125c   Library: sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c
Wire Load Model Mode: top

  Startpoint: wbm1_adr_o[26]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[26] (in)                                               0.00       0.00 r
  wbm1_adr_o[26] (net)                          1         0.00      0.00       0.00 r
  U1139/A (NOR2_X1M_A9TH)                                           0.00       0.00 r
  U1139/Y (NOR2_X1M_A9TH)                                           0.05       0.05 f
  n903 (net)                                    2         0.00      0.00       0.05 f
  U1185/B0 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.07       0.12 r
  n902 (net)                                    1         0.00      0.00       0.12 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.12 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.19 f
  N119 (net)                                    2         0.00      0.00       0.19 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.19 f
  data arrival time                                                            0.19

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.19
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: wbm1_adr_o[26]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[26] (in)                                               0.00       0.00 r
  wbm1_adr_o[26] (net)                          1         0.00      0.00       0.00 r
  U1139/A (NOR2_X1M_A9TH)                                           0.00       0.00 r
  U1139/Y (NOR2_X1M_A9TH)                                           0.05       0.05 f
  n903 (net)                                    2         0.00      0.00       0.05 f
  U1185/B0 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.08       0.13 r
  n902 (net)                                    1         0.00      0.00       0.13 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.13 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.20 f
  N119 (net)                                    2         0.00      0.00       0.20 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.20 f
  data arrival time                                                            0.20

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.20
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: wbm1_adr_o[27]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[27] (in)                                               0.00       0.00 r
  wbm1_adr_o[27] (net)                          2         0.00      0.00       0.00 r
  U1184/A (NOR3_X1M_A9TH)                                           0.00       0.00 r
  U1184/Y (NOR3_X1M_A9TH)                                           0.05       0.05 f
  n900 (net)                                    1         0.00      0.00       0.05 f
  U1185/B1 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.08       0.14 r
  n902 (net)                                    1         0.00      0.00       0.14 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.14 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.21 f
  N119 (net)                                    2         0.00      0.00       0.21 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.21 f
  data arrival time                                                            0.21

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: wbm1_cyc_o (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_cyc_o (in)                                                   0.00       0.00 r
  wbm1_cyc_o (net)                             77         0.08      0.00       0.00 r
  U1181/A (NOR2_X1A_A9TH)                                           0.00       0.00 r
  U1181/Y (NOR2_X1A_A9TH)                                           0.04       0.04 f
  n904 (net)                                    2         0.00      0.00       0.04 f
  U1185/A0 (AOI22_X1M_A9TH)                                         0.00       0.04 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.10       0.14 r
  n902 (net)                                    1         0.00      0.00       0.14 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.14 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.21 f
  N119 (net)                                    2         0.00      0.00       0.21 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.21 f
  data arrival time                                                            0.21

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: wbm1_adr_o[26]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[26] (in)                                               0.00       0.00 r
  wbm1_adr_o[26] (net)                          1         0.00      0.00       0.00 r
  U1139/A (NOR2_X1M_A9TH)                                           0.00       0.00 r
  U1139/Y (NOR2_X1M_A9TH)                                           0.05       0.05 f
  n903 (net)                                    2         0.00      0.00       0.05 f
  U1185/B0 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.10       0.14 r
  n902 (net)                                    1         0.00      0.00       0.14 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.14 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.21 f
  N119 (net)                                    2         0.00      0.00       0.21 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.21 f
  data arrival time                                                            0.21

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: wbm1_adr_o[25]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[25] (in)                                               0.00       0.00 r
  wbm1_adr_o[25] (net)                          2         0.00      0.00       0.00 r
  U1184/B (NOR3_X1M_A9TH)                                           0.00       0.00 r
  U1184/Y (NOR3_X1M_A9TH)                                           0.06       0.06 f
  n900 (net)                                    1         0.00      0.00       0.06 f
  U1185/B1 (AOI22_X1M_A9TH)                                         0.00       0.06 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.08       0.14 r
  n902 (net)                                    1         0.00      0.00       0.14 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.14 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.21 f
  N119 (net)                                    2         0.00      0.00       0.21 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.21 f
  data arrival time                                                            0.21

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.21
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.20


  Startpoint: wbm0_adr_o[26]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm0_adr_o[26] (in)                                               0.00       0.00 r
  wbm0_adr_o[26] (net)                          1         0.00      0.00       0.00 r
  U1181/B (NOR2_X1A_A9TH)                                           0.00       0.00 r
  U1181/Y (NOR2_X1A_A9TH)                                           0.05       0.05 f
  n904 (net)                                    2         0.00      0.00       0.05 f
  U1185/A0 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.10       0.15 r
  n902 (net)                                    1         0.00      0.00       0.15 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.15 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.22 f
  N119 (net)                                    2         0.00      0.00       0.22 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.22 f
  data arrival time                                                            0.22

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.21


  Startpoint: wbm1_adr_o[27]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[27] (in)                                               0.00       0.00 r
  wbm1_adr_o[27] (net)                          2         0.00      0.00       0.00 r
  U1184/A (NOR3_X1M_A9TH)                                           0.00       0.00 r
  U1184/Y (NOR3_X1M_A9TH)                                           0.05       0.05 f
  n900 (net)                                    1         0.00      0.00       0.05 f
  U1185/B1 (AOI22_X1M_A9TH)                                         0.00       0.05 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.09       0.15 r
  n902 (net)                                    1         0.00      0.00       0.15 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.15 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.22 f
  N119 (net)                                    2         0.00      0.00       0.22 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.22 f
  data arrival time                                                            0.22

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.21


  Startpoint: wbm1_adr_o[24]
              (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_adr_o[24] (in)                                               0.00       0.00 r
  wbm1_adr_o[24] (net)                          2         0.00      0.00       0.00 r
  U1184/C (NOR3_X1M_A9TH)                                           0.00       0.00 r
  U1184/Y (NOR3_X1M_A9TH)                                           0.07       0.07 f
  n900 (net)                                    1         0.00      0.00       0.07 f
  U1185/B1 (AOI22_X1M_A9TH)                                         0.00       0.07 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.08       0.15 r
  n902 (net)                                    1         0.00      0.00       0.15 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.15 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.22 f
  N119 (net)                                    2         0.00      0.00       0.22 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.22 f
  data arrival time                                                            0.22

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.21


  Startpoint: wbm1_cyc_o (input port clocked by CLK)
  Endpoint: wb_slave_sel_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wbm1_cyc_o (in)                                                   0.00       0.00 r
  wbm1_cyc_o (net)                             77         0.08      0.00       0.00 r
  U1181/A (NOR2_X1A_A9TH)                                           0.00       0.00 r
  U1181/Y (NOR2_X1A_A9TH)                                           0.04       0.04 f
  n904 (net)                                    2         0.00      0.00       0.04 f
  U1185/A0 (AOI22_X1M_A9TH)                                         0.00       0.04 f
  U1185/Y (AOI22_X1M_A9TH)                                          0.11       0.15 r
  n902 (net)                                    1         0.00      0.00       0.15 r
  U1186/A (NOR2_X1A_A9TH)                                           0.00       0.15 r
  U1186/Y (NOR2_X1A_A9TH)                                           0.07       0.22 f
  N119 (net)                                    2         0.00      0.00       0.22 f
  wb_slave_sel_r_reg_3_/D (DFFQ_X1M_A9TH)                           0.00       0.22 f
  data arrival time                                                            0.22

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  wb_slave_sel_r_reg_3_/CK (DFFQ_X1M_A9TH)                          0.00       0.00 r
  library hold time                                                 0.01       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.21


1
