// Seed: 1525078638
module module_0 #(
    parameter id_10 = 32'd2,
    parameter id_11 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 ? id_3++ / 1 : {1, id_1, id_1, 1'h0, 1'd0};
  always disable id_6;
  wire id_7;
  assign id_3 = 1;
  wire id_8;
  tri0 id_9;
  assign id_9 = id_1;
  generate
    defparam id_10.id_11 = 1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  always @(id_5) begin
    disable id_6;
    id_1 = 1 & 1;
    id_6 = id_6;
  end
  module_0(
      id_5, id_5, id_5, id_4, id_4
  );
endmodule
