Info: Start Nativelink Simulation process
Info: NativeLink has detected Verilog design -- Verilog simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/17.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/17.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Error: Can't create directory C:/Users/haozhe/Desktop/MSC/ELEC5566M/Github/ELEC5566M-Assignment2-haozhe1/C:/Users/84674/Desktop/MSC/ELEC5566M/Github/ELEC5566M-Assignment2-haozhe1/simulation
Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
