
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.3 EDK_MS3.70d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "sg_i2c_controller_s6_plbw.h"

/*
* The configuration table for devices
*/

SG_I2C_CONTROLLER_S6_PLBW_Config SG_I2C_CONTROLLER_S6_PLBW_ConfigTable[] =
{
	{
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_VERSION,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_CREATE,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_RELEASE,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_OPEN,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_CLOSE,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_READ,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_WRITE,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_XC_GET_SHMEM,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8_N_BITS,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_GPIO_OUT8_BIN_PT,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_PERCENTFULL,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_EMPTY,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_N_BITS,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_BIN_PT,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_RESPONSE_DEPTH,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_PERCENTFULL,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_FULL,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_N_BITS,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_BIN_PT,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_MEMMAP_CMD_REQUEST_DEPTH,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_DEVICE_ID,
		XPAR_SG_I2C_CONTROLLER_PLBW_0_BASEADDR
	}
};


