<stg><name>read_markers.1_Pipeline_VITIS_LOOP_1135_1</name>


<trans_list>

<trans id="640" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %length = alloca i32 1

]]></Node>
<StgValue><ssdm name="length"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %num = alloca i32 1

]]></Node>
<StgValue><ssdm name="num"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:2 %sext_ln1125_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sext_ln1125_1

]]></Node>
<StgValue><ssdm name="sext_ln1125_1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %add_ln886_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln886_4

]]></Node>
<StgValue><ssdm name="add_ln886_4_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="17">
<![CDATA[
newFuncRoot:4 %sext_ln1125_1_cast = sext i17 %sext_ln1125_1_read

]]></Node>
<StgValue><ssdm name="sext_ln1125_1_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln1126 = store i8 %add_ln886_4_read, i8 %num

]]></Node>
<StgValue><ssdm name="store_ln1126"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln1125 = store i32 %sext_ln1125_1_cast, i32 %length

]]></Node>
<StgValue><ssdm name="store_ln1125"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %while.cond.i55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond.i55:0 %length_1 = load i32 %length

]]></Node>
<StgValue><ssdm name="length_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.cond.i55:1 %num_1 = load i8 %num

]]></Node>
<StgValue><ssdm name="num_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.i55:2 %icmp_ln1135 = icmp_sgt  i32 %length_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1135"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i55:3 %br_ln1135 = br i1 %icmp_ln1135, void %sw.epilog.loopexit.exitStub, void %VITIS_LOOP_1148_2.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1135"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:2 %add_ln878 = add i8 %num_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:3 %i_get_dqt_load = load i32 %i_get_dqt

]]></Node>
<StgValue><ssdm name="i_get_dqt_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:4 %add_ln1145 = add i32 %i_get_dqt_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1145"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:5 %store_ln1145 = store i32 %add_ln1145, i32 %i_get_dqt

]]></Node>
<StgValue><ssdm name="store_ln1145"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:6 %shl_ln1153 = shl i8 %num_1, i8 6

]]></Node>
<StgValue><ssdm name="shl_ln1153"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:7 %add_ln1153 = add i8 %shl_ln1153, i8 64

]]></Node>
<StgValue><ssdm name="add_ln1153"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:8 %zext_ln1153_64 = zext i8 %add_ln1153

]]></Node>
<StgValue><ssdm name="zext_ln1153_64"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:9 %p_jinfo_quant_tbl_quantval_addr = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_64

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:10 %add_ln1153_1 = add i8 %shl_ln1153, i8 65

]]></Node>
<StgValue><ssdm name="add_ln1153_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:11 %zext_ln1153_65 = zext i8 %add_ln1153_1

]]></Node>
<StgValue><ssdm name="zext_ln1153_65"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:12 %p_jinfo_quant_tbl_quantval_addr_1 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_65

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:199 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %num_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:200 %icmp = icmp_ne  i4 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:201 %add_ln885 = add i8 %num_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:202 %zext_ln1153 = zext i8 %add_ln878

]]></Node>
<StgValue><ssdm name="zext_ln1153"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:203 %add_ln886 = add i8 %num_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:204 %zext_ln1153_1 = zext i8 %add_ln885

]]></Node>
<StgValue><ssdm name="zext_ln1153_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:205 %add_ln885_1 = add i8 %num_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:329 %c = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln878, i8 %add_ln885

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:330 %c_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886, i8 %add_ln885_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:488 %phi_ln1153_31 = select i1 %icmp, i16 %c, i16 %zext_ln1153

]]></Node>
<StgValue><ssdm name="phi_ln1153_31"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:489 %phi_ln1153_32 = select i1 %icmp, i16 %c_1, i16 %zext_ln1153_1

]]></Node>
<StgValue><ssdm name="phi_ln1153_32"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:522 %store_ln1153 = store i16 %phi_ln1153_31, i8 %p_jinfo_quant_tbl_quantval_addr

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:523 %store_ln1153 = store i16 %phi_ln1153_32, i8 %p_jinfo_quant_tbl_quantval_addr_1

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %write_ln1153 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %num_out, i8 %num_1

]]></Node>
<StgValue><ssdm name="write_ln1153"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:13 %add_ln1153_2 = add i8 %shl_ln1153, i8 72

]]></Node>
<StgValue><ssdm name="add_ln1153_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:14 %zext_ln1153_66 = zext i8 %add_ln1153_2

]]></Node>
<StgValue><ssdm name="zext_ln1153_66"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:15 %p_jinfo_quant_tbl_quantval_addr_2 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_66

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:16 %add_ln1153_3 = add i8 %shl_ln1153, i8 80

]]></Node>
<StgValue><ssdm name="add_ln1153_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:17 %zext_ln1153_67 = zext i8 %add_ln1153_3

]]></Node>
<StgValue><ssdm name="zext_ln1153_67"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:18 %p_jinfo_quant_tbl_quantval_addr_3 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_67

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:206 %zext_ln1153_2 = zext i8 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln1153_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:207 %add_ln886_1 = add i8 %num_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:208 %zext_ln1153_3 = zext i8 %add_ln885_1

]]></Node>
<StgValue><ssdm name="zext_ln1153_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:209 %add_ln885_2 = add i8 %num_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:211 %add_ln886_2 = add i8 %num_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:213 %add_ln885_3 = add i8 %num_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln885_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:331 %c_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_1, i8 %add_ln885_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:332 %c_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_2, i8 %add_ln885_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:487 %phi_ln1153_30 = select i1 %icmp, i16 %c_2, i16 %zext_ln1153_2

]]></Node>
<StgValue><ssdm name="phi_ln1153_30"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:490 %phi_ln1153_33 = select i1 %icmp, i16 %c_3, i16 %zext_ln1153_3

]]></Node>
<StgValue><ssdm name="phi_ln1153_33"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:524 %store_ln1153 = store i16 %phi_ln1153_30, i8 %p_jinfo_quant_tbl_quantval_addr_2

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:525 %store_ln1153 = store i16 %phi_ln1153_33, i8 %p_jinfo_quant_tbl_quantval_addr_3

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:19 %add_ln1153_4 = add i8 %shl_ln1153, i8 73

]]></Node>
<StgValue><ssdm name="add_ln1153_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:20 %zext_ln1153_68 = zext i8 %add_ln1153_4

]]></Node>
<StgValue><ssdm name="zext_ln1153_68"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:21 %p_jinfo_quant_tbl_quantval_addr_4 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_68

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:22 %add_ln1153_5 = add i8 %shl_ln1153, i8 66

]]></Node>
<StgValue><ssdm name="add_ln1153_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:23 %zext_ln1153_69 = zext i8 %add_ln1153_5

]]></Node>
<StgValue><ssdm name="zext_ln1153_69"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:24 %p_jinfo_quant_tbl_quantval_addr_5 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_69

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:210 %zext_ln1153_4 = zext i8 %add_ln886_1

]]></Node>
<StgValue><ssdm name="zext_ln1153_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:212 %zext_ln1153_5 = zext i8 %add_ln885_2

]]></Node>
<StgValue><ssdm name="zext_ln1153_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:215 %add_ln886_3 = add i8 %num_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:217 %add_ln885_4 = add i8 %num_1, i8 10

]]></Node>
<StgValue><ssdm name="add_ln885_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:219 %add_ln886_5 = add i8 %num_1, i8 11

]]></Node>
<StgValue><ssdm name="add_ln886_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:221 %add_ln885_5 = add i8 %num_1, i8 12

]]></Node>
<StgValue><ssdm name="add_ln885_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:333 %c_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_3, i8 %add_ln885_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:334 %c_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_5, i8 %add_ln885_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:486 %phi_ln1153_29 = select i1 %icmp, i16 %c_4, i16 %zext_ln1153_4

]]></Node>
<StgValue><ssdm name="phi_ln1153_29"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:491 %phi_ln1153_34 = select i1 %icmp, i16 %c_5, i16 %zext_ln1153_5

]]></Node>
<StgValue><ssdm name="phi_ln1153_34"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:526 %store_ln1153 = store i16 %phi_ln1153_29, i8 %p_jinfo_quant_tbl_quantval_addr_4

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:527 %store_ln1153 = store i16 %phi_ln1153_34, i8 %p_jinfo_quant_tbl_quantval_addr_5

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:25 %add_ln1153_6 = add i8 %shl_ln1153, i8 67

]]></Node>
<StgValue><ssdm name="add_ln1153_6"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:26 %zext_ln1153_70 = zext i8 %add_ln1153_6

]]></Node>
<StgValue><ssdm name="zext_ln1153_70"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:27 %p_jinfo_quant_tbl_quantval_addr_6 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_70

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:28 %add_ln1153_7 = add i8 %shl_ln1153, i8 74

]]></Node>
<StgValue><ssdm name="add_ln1153_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:29 %zext_ln1153_71 = zext i8 %add_ln1153_7

]]></Node>
<StgValue><ssdm name="zext_ln1153_71"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:30 %p_jinfo_quant_tbl_quantval_addr_7 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_71

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:214 %zext_ln1153_6 = zext i8 %add_ln886_2

]]></Node>
<StgValue><ssdm name="zext_ln1153_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:216 %zext_ln1153_7 = zext i8 %add_ln885_3

]]></Node>
<StgValue><ssdm name="zext_ln1153_7"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:223 %add_ln886_6 = add i8 %num_1, i8 13

]]></Node>
<StgValue><ssdm name="add_ln886_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:225 %add_ln885_6 = add i8 %num_1, i8 14

]]></Node>
<StgValue><ssdm name="add_ln885_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:227 %add_ln886_7 = add i8 %num_1, i8 15

]]></Node>
<StgValue><ssdm name="add_ln886_7"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:229 %add_ln885_7 = add i8 %num_1, i8 16

]]></Node>
<StgValue><ssdm name="add_ln885_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:335 %c_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_6, i8 %add_ln885_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:336 %c_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_7, i8 %add_ln885_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:485 %phi_ln1153_28 = select i1 %icmp, i16 %c_6, i16 %zext_ln1153_6

]]></Node>
<StgValue><ssdm name="phi_ln1153_28"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:492 %phi_ln1153_35 = select i1 %icmp, i16 %c_7, i16 %zext_ln1153_7

]]></Node>
<StgValue><ssdm name="phi_ln1153_35"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:528 %store_ln1153 = store i16 %phi_ln1153_28, i8 %p_jinfo_quant_tbl_quantval_addr_6

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:529 %store_ln1153 = store i16 %phi_ln1153_35, i8 %p_jinfo_quant_tbl_quantval_addr_7

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:31 %add_ln1153_8 = add i8 %shl_ln1153, i8 81

]]></Node>
<StgValue><ssdm name="add_ln1153_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:32 %zext_ln1153_72 = zext i8 %add_ln1153_8

]]></Node>
<StgValue><ssdm name="zext_ln1153_72"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:33 %p_jinfo_quant_tbl_quantval_addr_8 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_72

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_8"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:34 %add_ln1153_9 = add i8 %shl_ln1153, i8 88

]]></Node>
<StgValue><ssdm name="add_ln1153_9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:35 %zext_ln1153_73 = zext i8 %add_ln1153_9

]]></Node>
<StgValue><ssdm name="zext_ln1153_73"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:36 %p_jinfo_quant_tbl_quantval_addr_9 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_73

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_9"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:218 %zext_ln1153_8 = zext i8 %add_ln886_3

]]></Node>
<StgValue><ssdm name="zext_ln1153_8"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:220 %zext_ln1153_9 = zext i8 %add_ln885_4

]]></Node>
<StgValue><ssdm name="zext_ln1153_9"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:231 %add_ln886_8 = add i8 %num_1, i8 17

]]></Node>
<StgValue><ssdm name="add_ln886_8"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:233 %add_ln885_8 = add i8 %num_1, i8 18

]]></Node>
<StgValue><ssdm name="add_ln885_8"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:235 %add_ln886_9 = add i8 %num_1, i8 19

]]></Node>
<StgValue><ssdm name="add_ln886_9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:237 %add_ln885_9 = add i8 %num_1, i8 20

]]></Node>
<StgValue><ssdm name="add_ln885_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:337 %c_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_8, i8 %add_ln885_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:338 %c_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_9, i8 %add_ln885_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:484 %phi_ln1153_27 = select i1 %icmp, i16 %c_8, i16 %zext_ln1153_8

]]></Node>
<StgValue><ssdm name="phi_ln1153_27"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:493 %phi_ln1153_36 = select i1 %icmp, i16 %c_9, i16 %zext_ln1153_9

]]></Node>
<StgValue><ssdm name="phi_ln1153_36"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:530 %store_ln1153 = store i16 %phi_ln1153_27, i8 %p_jinfo_quant_tbl_quantval_addr_8

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:531 %store_ln1153 = store i16 %phi_ln1153_36, i8 %p_jinfo_quant_tbl_quantval_addr_9

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:37 %add_ln1153_10 = add i8 %shl_ln1153, i8 96

]]></Node>
<StgValue><ssdm name="add_ln1153_10"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:38 %zext_ln1153_74 = zext i8 %add_ln1153_10

]]></Node>
<StgValue><ssdm name="zext_ln1153_74"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:39 %p_jinfo_quant_tbl_quantval_addr_10 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_74

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_10"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:40 %add_ln1153_11 = add i8 %shl_ln1153, i8 89

]]></Node>
<StgValue><ssdm name="add_ln1153_11"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:41 %zext_ln1153_75 = zext i8 %add_ln1153_11

]]></Node>
<StgValue><ssdm name="zext_ln1153_75"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:42 %p_jinfo_quant_tbl_quantval_addr_11 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_75

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_11"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:222 %zext_ln1153_10 = zext i8 %add_ln886_5

]]></Node>
<StgValue><ssdm name="zext_ln1153_10"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:224 %zext_ln1153_11 = zext i8 %add_ln885_5

]]></Node>
<StgValue><ssdm name="zext_ln1153_11"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:239 %add_ln886_10 = add i8 %num_1, i8 21

]]></Node>
<StgValue><ssdm name="add_ln886_10"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:241 %add_ln885_10 = add i8 %num_1, i8 22

]]></Node>
<StgValue><ssdm name="add_ln885_10"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:243 %add_ln886_11 = add i8 %num_1, i8 23

]]></Node>
<StgValue><ssdm name="add_ln886_11"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:245 %add_ln885_11 = add i8 %num_1, i8 24

]]></Node>
<StgValue><ssdm name="add_ln885_11"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:339 %c_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_10, i8 %add_ln885_10

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:340 %c_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_11, i8 %add_ln885_11

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:483 %phi_ln1153_26 = select i1 %icmp, i16 %c_10, i16 %zext_ln1153_10

]]></Node>
<StgValue><ssdm name="phi_ln1153_26"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:494 %phi_ln1153_37 = select i1 %icmp, i16 %c_11, i16 %zext_ln1153_11

]]></Node>
<StgValue><ssdm name="phi_ln1153_37"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:532 %store_ln1153 = store i16 %phi_ln1153_26, i8 %p_jinfo_quant_tbl_quantval_addr_10

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:533 %store_ln1153 = store i16 %phi_ln1153_37, i8 %p_jinfo_quant_tbl_quantval_addr_11

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:43 %add_ln1153_12 = add i8 %shl_ln1153, i8 82

]]></Node>
<StgValue><ssdm name="add_ln1153_12"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:44 %zext_ln1153_76 = zext i8 %add_ln1153_12

]]></Node>
<StgValue><ssdm name="zext_ln1153_76"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:45 %p_jinfo_quant_tbl_quantval_addr_12 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_76

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_12"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:46 %add_ln1153_13 = add i8 %shl_ln1153, i8 75

]]></Node>
<StgValue><ssdm name="add_ln1153_13"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:47 %zext_ln1153_77 = zext i8 %add_ln1153_13

]]></Node>
<StgValue><ssdm name="zext_ln1153_77"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:48 %p_jinfo_quant_tbl_quantval_addr_13 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_77

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_13"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:226 %zext_ln1153_12 = zext i8 %add_ln886_6

]]></Node>
<StgValue><ssdm name="zext_ln1153_12"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:228 %zext_ln1153_13 = zext i8 %add_ln885_6

]]></Node>
<StgValue><ssdm name="zext_ln1153_13"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:247 %add_ln886_12 = add i8 %num_1, i8 25

]]></Node>
<StgValue><ssdm name="add_ln886_12"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:249 %add_ln885_12 = add i8 %num_1, i8 26

]]></Node>
<StgValue><ssdm name="add_ln885_12"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:251 %add_ln886_13 = add i8 %num_1, i8 27

]]></Node>
<StgValue><ssdm name="add_ln886_13"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:253 %add_ln885_13 = add i8 %num_1, i8 28

]]></Node>
<StgValue><ssdm name="add_ln885_13"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:341 %c_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_12, i8 %add_ln885_12

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:342 %c_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_13, i8 %add_ln885_13

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:482 %phi_ln1153_25 = select i1 %icmp, i16 %c_12, i16 %zext_ln1153_12

]]></Node>
<StgValue><ssdm name="phi_ln1153_25"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:495 %phi_ln1153_38 = select i1 %icmp, i16 %c_13, i16 %zext_ln1153_13

]]></Node>
<StgValue><ssdm name="phi_ln1153_38"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:534 %store_ln1153 = store i16 %phi_ln1153_25, i8 %p_jinfo_quant_tbl_quantval_addr_12

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:535 %store_ln1153 = store i16 %phi_ln1153_38, i8 %p_jinfo_quant_tbl_quantval_addr_13

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:49 %add_ln1153_14 = add i8 %shl_ln1153, i8 68

]]></Node>
<StgValue><ssdm name="add_ln1153_14"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:50 %zext_ln1153_78 = zext i8 %add_ln1153_14

]]></Node>
<StgValue><ssdm name="zext_ln1153_78"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:51 %p_jinfo_quant_tbl_quantval_addr_14 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_78

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_14"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:52 %add_ln1153_15 = add i8 %shl_ln1153, i8 69

]]></Node>
<StgValue><ssdm name="add_ln1153_15"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:53 %zext_ln1153_79 = zext i8 %add_ln1153_15

]]></Node>
<StgValue><ssdm name="zext_ln1153_79"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:54 %p_jinfo_quant_tbl_quantval_addr_15 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_79

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_15"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:230 %zext_ln1153_14 = zext i8 %add_ln886_7

]]></Node>
<StgValue><ssdm name="zext_ln1153_14"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:232 %zext_ln1153_15 = zext i8 %add_ln885_7

]]></Node>
<StgValue><ssdm name="zext_ln1153_15"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:255 %add_ln886_14 = add i8 %num_1, i8 29

]]></Node>
<StgValue><ssdm name="add_ln886_14"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:257 %add_ln885_14 = add i8 %num_1, i8 30

]]></Node>
<StgValue><ssdm name="add_ln885_14"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:259 %add_ln886_15 = add i8 %num_1, i8 31

]]></Node>
<StgValue><ssdm name="add_ln886_15"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:261 %add_ln885_15 = add i8 %num_1, i8 32

]]></Node>
<StgValue><ssdm name="add_ln885_15"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:343 %c_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_14, i8 %add_ln885_14

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:344 %c_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_15, i8 %add_ln885_15

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:481 %phi_ln1153_24 = select i1 %icmp, i16 %c_14, i16 %zext_ln1153_14

]]></Node>
<StgValue><ssdm name="phi_ln1153_24"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:496 %phi_ln1153_39 = select i1 %icmp, i16 %c_15, i16 %zext_ln1153_15

]]></Node>
<StgValue><ssdm name="phi_ln1153_39"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:536 %store_ln1153 = store i16 %phi_ln1153_24, i8 %p_jinfo_quant_tbl_quantval_addr_14

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:537 %store_ln1153 = store i16 %phi_ln1153_39, i8 %p_jinfo_quant_tbl_quantval_addr_15

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:55 %add_ln1153_16 = add i8 %shl_ln1153, i8 76

]]></Node>
<StgValue><ssdm name="add_ln1153_16"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:56 %zext_ln1153_80 = zext i8 %add_ln1153_16

]]></Node>
<StgValue><ssdm name="zext_ln1153_80"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:57 %p_jinfo_quant_tbl_quantval_addr_16 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_80

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_16"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:58 %add_ln1153_17 = add i8 %shl_ln1153, i8 83

]]></Node>
<StgValue><ssdm name="add_ln1153_17"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:59 %zext_ln1153_81 = zext i8 %add_ln1153_17

]]></Node>
<StgValue><ssdm name="zext_ln1153_81"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:60 %p_jinfo_quant_tbl_quantval_addr_17 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_81

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_17"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:234 %zext_ln1153_16 = zext i8 %add_ln886_8

]]></Node>
<StgValue><ssdm name="zext_ln1153_16"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:236 %zext_ln1153_17 = zext i8 %add_ln885_8

]]></Node>
<StgValue><ssdm name="zext_ln1153_17"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:263 %add_ln886_16 = add i8 %num_1, i8 33

]]></Node>
<StgValue><ssdm name="add_ln886_16"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:265 %add_ln885_16 = add i8 %num_1, i8 34

]]></Node>
<StgValue><ssdm name="add_ln885_16"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:267 %add_ln886_17 = add i8 %num_1, i8 35

]]></Node>
<StgValue><ssdm name="add_ln886_17"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:269 %add_ln885_17 = add i8 %num_1, i8 36

]]></Node>
<StgValue><ssdm name="add_ln885_17"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:345 %c_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_16, i8 %add_ln885_16

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:346 %c_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_17, i8 %add_ln885_17

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:480 %phi_ln1153_23 = select i1 %icmp, i16 %c_16, i16 %zext_ln1153_16

]]></Node>
<StgValue><ssdm name="phi_ln1153_23"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:497 %phi_ln1153_40 = select i1 %icmp, i16 %c_17, i16 %zext_ln1153_17

]]></Node>
<StgValue><ssdm name="phi_ln1153_40"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:538 %store_ln1153 = store i16 %phi_ln1153_23, i8 %p_jinfo_quant_tbl_quantval_addr_16

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:539 %store_ln1153 = store i16 %phi_ln1153_40, i8 %p_jinfo_quant_tbl_quantval_addr_17

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="215" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:61 %add_ln1153_18 = add i8 %shl_ln1153, i8 90

]]></Node>
<StgValue><ssdm name="add_ln1153_18"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:62 %zext_ln1153_82 = zext i8 %add_ln1153_18

]]></Node>
<StgValue><ssdm name="zext_ln1153_82"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:63 %p_jinfo_quant_tbl_quantval_addr_18 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_82

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_18"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:64 %add_ln1153_19 = add i8 %shl_ln1153, i8 97

]]></Node>
<StgValue><ssdm name="add_ln1153_19"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:65 %zext_ln1153_83 = zext i8 %add_ln1153_19

]]></Node>
<StgValue><ssdm name="zext_ln1153_83"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:66 %p_jinfo_quant_tbl_quantval_addr_19 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_83

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_19"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:238 %zext_ln1153_18 = zext i8 %add_ln886_9

]]></Node>
<StgValue><ssdm name="zext_ln1153_18"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:240 %zext_ln1153_19 = zext i8 %add_ln885_9

]]></Node>
<StgValue><ssdm name="zext_ln1153_19"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:271 %add_ln886_18 = add i8 %num_1, i8 37

]]></Node>
<StgValue><ssdm name="add_ln886_18"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:273 %add_ln885_18 = add i8 %num_1, i8 38

]]></Node>
<StgValue><ssdm name="add_ln885_18"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:275 %add_ln886_19 = add i8 %num_1, i8 39

]]></Node>
<StgValue><ssdm name="add_ln886_19"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:277 %add_ln885_19 = add i8 %num_1, i8 40

]]></Node>
<StgValue><ssdm name="add_ln885_19"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:347 %c_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_18, i8 %add_ln885_18

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:348 %c_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_19, i8 %add_ln885_19

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:479 %phi_ln1153_22 = select i1 %icmp, i16 %c_18, i16 %zext_ln1153_18

]]></Node>
<StgValue><ssdm name="phi_ln1153_22"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:498 %phi_ln1153_41 = select i1 %icmp, i16 %c_19, i16 %zext_ln1153_19

]]></Node>
<StgValue><ssdm name="phi_ln1153_41"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:540 %store_ln1153 = store i16 %phi_ln1153_22, i8 %p_jinfo_quant_tbl_quantval_addr_18

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:541 %store_ln1153 = store i16 %phi_ln1153_41, i8 %p_jinfo_quant_tbl_quantval_addr_19

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:67 %add_ln1153_20 = add i8 %shl_ln1153, i8 104

]]></Node>
<StgValue><ssdm name="add_ln1153_20"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:68 %zext_ln1153_84 = zext i8 %add_ln1153_20

]]></Node>
<StgValue><ssdm name="zext_ln1153_84"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:69 %p_jinfo_quant_tbl_quantval_addr_20 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_84

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_20"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:70 %add_ln1153_21 = add i8 %shl_ln1153, i8 112

]]></Node>
<StgValue><ssdm name="add_ln1153_21"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:71 %zext_ln1153_85 = zext i8 %add_ln1153_21

]]></Node>
<StgValue><ssdm name="zext_ln1153_85"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:72 %p_jinfo_quant_tbl_quantval_addr_21 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_85

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_21"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:242 %zext_ln1153_20 = zext i8 %add_ln886_10

]]></Node>
<StgValue><ssdm name="zext_ln1153_20"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:244 %zext_ln1153_21 = zext i8 %add_ln885_10

]]></Node>
<StgValue><ssdm name="zext_ln1153_21"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:279 %add_ln886_20 = add i8 %num_1, i8 41

]]></Node>
<StgValue><ssdm name="add_ln886_20"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:281 %add_ln885_20 = add i8 %num_1, i8 42

]]></Node>
<StgValue><ssdm name="add_ln885_20"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:283 %add_ln886_21 = add i8 %num_1, i8 43

]]></Node>
<StgValue><ssdm name="add_ln886_21"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:285 %add_ln885_21 = add i8 %num_1, i8 44

]]></Node>
<StgValue><ssdm name="add_ln885_21"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:349 %c_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_20, i8 %add_ln885_20

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:350 %c_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_21, i8 %add_ln885_21

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:478 %phi_ln1153_21 = select i1 %icmp, i16 %c_20, i16 %zext_ln1153_20

]]></Node>
<StgValue><ssdm name="phi_ln1153_21"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:499 %phi_ln1153_42 = select i1 %icmp, i16 %c_21, i16 %zext_ln1153_21

]]></Node>
<StgValue><ssdm name="phi_ln1153_42"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:542 %store_ln1153 = store i16 %phi_ln1153_21, i8 %p_jinfo_quant_tbl_quantval_addr_20

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:543 %store_ln1153 = store i16 %phi_ln1153_42, i8 %p_jinfo_quant_tbl_quantval_addr_21

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="251" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:73 %add_ln1153_22 = add i8 %shl_ln1153, i8 105

]]></Node>
<StgValue><ssdm name="add_ln1153_22"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:74 %zext_ln1153_86 = zext i8 %add_ln1153_22

]]></Node>
<StgValue><ssdm name="zext_ln1153_86"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:75 %p_jinfo_quant_tbl_quantval_addr_22 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_86

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_22"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:76 %add_ln1153_23 = add i8 %shl_ln1153, i8 98

]]></Node>
<StgValue><ssdm name="add_ln1153_23"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:77 %zext_ln1153_87 = zext i8 %add_ln1153_23

]]></Node>
<StgValue><ssdm name="zext_ln1153_87"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:78 %p_jinfo_quant_tbl_quantval_addr_23 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_87

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_23"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:246 %zext_ln1153_22 = zext i8 %add_ln886_11

]]></Node>
<StgValue><ssdm name="zext_ln1153_22"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:248 %zext_ln1153_23 = zext i8 %add_ln885_11

]]></Node>
<StgValue><ssdm name="zext_ln1153_23"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:287 %add_ln886_22 = add i8 %num_1, i8 45

]]></Node>
<StgValue><ssdm name="add_ln886_22"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:289 %add_ln885_22 = add i8 %num_1, i8 46

]]></Node>
<StgValue><ssdm name="add_ln885_22"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:291 %add_ln886_23 = add i8 %num_1, i8 47

]]></Node>
<StgValue><ssdm name="add_ln886_23"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:293 %add_ln885_23 = add i8 %num_1, i8 48

]]></Node>
<StgValue><ssdm name="add_ln885_23"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:351 %c_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_22, i8 %add_ln885_22

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:352 %c_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_23, i8 %add_ln885_23

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:477 %phi_ln1153_20 = select i1 %icmp, i16 %c_22, i16 %zext_ln1153_22

]]></Node>
<StgValue><ssdm name="phi_ln1153_20"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:500 %phi_ln1153_43 = select i1 %icmp, i16 %c_23, i16 %zext_ln1153_23

]]></Node>
<StgValue><ssdm name="phi_ln1153_43"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:544 %store_ln1153 = store i16 %phi_ln1153_20, i8 %p_jinfo_quant_tbl_quantval_addr_22

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:545 %store_ln1153 = store i16 %phi_ln1153_43, i8 %p_jinfo_quant_tbl_quantval_addr_23

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="269" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:79 %add_ln1153_24 = add i8 %shl_ln1153, i8 91

]]></Node>
<StgValue><ssdm name="add_ln1153_24"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:80 %zext_ln1153_88 = zext i8 %add_ln1153_24

]]></Node>
<StgValue><ssdm name="zext_ln1153_88"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:81 %p_jinfo_quant_tbl_quantval_addr_24 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_88

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_24"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:82 %add_ln1153_25 = add i8 %shl_ln1153, i8 84

]]></Node>
<StgValue><ssdm name="add_ln1153_25"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:83 %zext_ln1153_89 = zext i8 %add_ln1153_25

]]></Node>
<StgValue><ssdm name="zext_ln1153_89"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:84 %p_jinfo_quant_tbl_quantval_addr_25 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_89

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_25"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:250 %zext_ln1153_24 = zext i8 %add_ln886_12

]]></Node>
<StgValue><ssdm name="zext_ln1153_24"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:252 %zext_ln1153_25 = zext i8 %add_ln885_12

]]></Node>
<StgValue><ssdm name="zext_ln1153_25"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:295 %add_ln886_24 = add i8 %num_1, i8 49

]]></Node>
<StgValue><ssdm name="add_ln886_24"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:297 %add_ln885_24 = add i8 %num_1, i8 50

]]></Node>
<StgValue><ssdm name="add_ln885_24"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:299 %add_ln886_25 = add i8 %num_1, i8 51

]]></Node>
<StgValue><ssdm name="add_ln886_25"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:301 %add_ln885_25 = add i8 %num_1, i8 52

]]></Node>
<StgValue><ssdm name="add_ln885_25"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:353 %c_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_24, i8 %add_ln885_24

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:354 %c_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_25, i8 %add_ln885_25

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:476 %phi_ln1153_19 = select i1 %icmp, i16 %c_24, i16 %zext_ln1153_24

]]></Node>
<StgValue><ssdm name="phi_ln1153_19"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:501 %phi_ln1153_44 = select i1 %icmp, i16 %c_25, i16 %zext_ln1153_25

]]></Node>
<StgValue><ssdm name="phi_ln1153_44"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:546 %store_ln1153 = store i16 %phi_ln1153_19, i8 %p_jinfo_quant_tbl_quantval_addr_24

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:547 %store_ln1153 = store i16 %phi_ln1153_44, i8 %p_jinfo_quant_tbl_quantval_addr_25

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="287" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:85 %add_ln1153_26 = add i8 %shl_ln1153, i8 77

]]></Node>
<StgValue><ssdm name="add_ln1153_26"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:86 %zext_ln1153_90 = zext i8 %add_ln1153_26

]]></Node>
<StgValue><ssdm name="zext_ln1153_90"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:87 %p_jinfo_quant_tbl_quantval_addr_26 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_90

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_26"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:88 %add_ln1153_27 = add i8 %shl_ln1153, i8 70

]]></Node>
<StgValue><ssdm name="add_ln1153_27"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:89 %zext_ln1153_91 = zext i8 %add_ln1153_27

]]></Node>
<StgValue><ssdm name="zext_ln1153_91"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:90 %p_jinfo_quant_tbl_quantval_addr_27 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_91

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_27"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:254 %zext_ln1153_26 = zext i8 %add_ln886_13

]]></Node>
<StgValue><ssdm name="zext_ln1153_26"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:256 %zext_ln1153_27 = zext i8 %add_ln885_13

]]></Node>
<StgValue><ssdm name="zext_ln1153_27"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:303 %add_ln886_26 = add i8 %num_1, i8 53

]]></Node>
<StgValue><ssdm name="add_ln886_26"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:305 %add_ln885_26 = add i8 %num_1, i8 54

]]></Node>
<StgValue><ssdm name="add_ln885_26"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:307 %add_ln886_27 = add i8 %num_1, i8 55

]]></Node>
<StgValue><ssdm name="add_ln886_27"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:309 %add_ln885_27 = add i8 %num_1, i8 56

]]></Node>
<StgValue><ssdm name="add_ln885_27"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:355 %c_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_26, i8 %add_ln885_26

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:356 %c_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_27, i8 %add_ln885_27

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:475 %phi_ln1153_18 = select i1 %icmp, i16 %c_26, i16 %zext_ln1153_26

]]></Node>
<StgValue><ssdm name="phi_ln1153_18"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:502 %phi_ln1153_45 = select i1 %icmp, i16 %c_27, i16 %zext_ln1153_27

]]></Node>
<StgValue><ssdm name="phi_ln1153_45"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:548 %store_ln1153 = store i16 %phi_ln1153_18, i8 %p_jinfo_quant_tbl_quantval_addr_26

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:549 %store_ln1153 = store i16 %phi_ln1153_45, i8 %p_jinfo_quant_tbl_quantval_addr_27

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:91 %add_ln1153_28 = add i8 %shl_ln1153, i8 71

]]></Node>
<StgValue><ssdm name="add_ln1153_28"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:92 %zext_ln1153_92 = zext i8 %add_ln1153_28

]]></Node>
<StgValue><ssdm name="zext_ln1153_92"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:93 %p_jinfo_quant_tbl_quantval_addr_28 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_92

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_28"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:94 %add_ln1153_29 = add i8 %shl_ln1153, i8 78

]]></Node>
<StgValue><ssdm name="add_ln1153_29"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:95 %zext_ln1153_93 = zext i8 %add_ln1153_29

]]></Node>
<StgValue><ssdm name="zext_ln1153_93"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:96 %p_jinfo_quant_tbl_quantval_addr_29 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_93

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_29"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:258 %zext_ln1153_28 = zext i8 %add_ln886_14

]]></Node>
<StgValue><ssdm name="zext_ln1153_28"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:260 %zext_ln1153_29 = zext i8 %add_ln885_14

]]></Node>
<StgValue><ssdm name="zext_ln1153_29"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:311 %add_ln886_28 = add i8 %num_1, i8 57

]]></Node>
<StgValue><ssdm name="add_ln886_28"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:313 %add_ln885_28 = add i8 %num_1, i8 58

]]></Node>
<StgValue><ssdm name="add_ln885_28"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:315 %add_ln886_29 = add i8 %num_1, i8 59

]]></Node>
<StgValue><ssdm name="add_ln886_29"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:317 %add_ln885_29 = add i8 %num_1, i8 60

]]></Node>
<StgValue><ssdm name="add_ln885_29"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:357 %c_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_28, i8 %add_ln885_28

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:358 %c_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_29, i8 %add_ln885_29

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:474 %phi_ln1153_17 = select i1 %icmp, i16 %c_28, i16 %zext_ln1153_28

]]></Node>
<StgValue><ssdm name="phi_ln1153_17"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:503 %phi_ln1153_46 = select i1 %icmp, i16 %c_29, i16 %zext_ln1153_29

]]></Node>
<StgValue><ssdm name="phi_ln1153_46"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:550 %store_ln1153 = store i16 %phi_ln1153_17, i8 %p_jinfo_quant_tbl_quantval_addr_28

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:551 %store_ln1153 = store i16 %phi_ln1153_46, i8 %p_jinfo_quant_tbl_quantval_addr_29

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="323" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:97 %add_ln1153_30 = add i8 %shl_ln1153, i8 85

]]></Node>
<StgValue><ssdm name="add_ln1153_30"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:98 %zext_ln1153_94 = zext i8 %add_ln1153_30

]]></Node>
<StgValue><ssdm name="zext_ln1153_94"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:99 %p_jinfo_quant_tbl_quantval_addr_30 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_94

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_30"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:100 %add_ln1153_31 = add i8 %shl_ln1153, i8 92

]]></Node>
<StgValue><ssdm name="add_ln1153_31"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:101 %zext_ln1153_95 = zext i8 %add_ln1153_31

]]></Node>
<StgValue><ssdm name="zext_ln1153_95"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:102 %p_jinfo_quant_tbl_quantval_addr_31 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_95

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_31"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:262 %zext_ln1153_30 = zext i8 %add_ln886_15

]]></Node>
<StgValue><ssdm name="zext_ln1153_30"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:264 %zext_ln1153_31 = zext i8 %add_ln885_15

]]></Node>
<StgValue><ssdm name="zext_ln1153_31"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:319 %add_ln886_30 = add i8 %num_1, i8 61

]]></Node>
<StgValue><ssdm name="add_ln886_30"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:321 %add_ln885_30 = add i8 %num_1, i8 62

]]></Node>
<StgValue><ssdm name="add_ln885_30"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:323 %add_ln886_31 = add i8 %num_1, i8 63

]]></Node>
<StgValue><ssdm name="add_ln886_31"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:325 %add_ln885_31 = add i8 %num_1, i8 64

]]></Node>
<StgValue><ssdm name="add_ln885_31"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:359 %c_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_30, i8 %add_ln885_30

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:360 %c_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_31, i8 %add_ln885_31

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:473 %phi_ln1153_16 = select i1 %icmp, i16 %c_30, i16 %zext_ln1153_30

]]></Node>
<StgValue><ssdm name="phi_ln1153_16"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:504 %phi_ln1153_47 = select i1 %icmp, i16 %c_31, i16 %zext_ln1153_31

]]></Node>
<StgValue><ssdm name="phi_ln1153_47"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:552 %store_ln1153 = store i16 %phi_ln1153_16, i8 %p_jinfo_quant_tbl_quantval_addr_30

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:553 %store_ln1153 = store i16 %phi_ln1153_47, i8 %p_jinfo_quant_tbl_quantval_addr_31

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="341" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:103 %add_ln1153_32 = add i8 %shl_ln1153, i8 99

]]></Node>
<StgValue><ssdm name="add_ln1153_32"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:104 %zext_ln1153_96 = zext i8 %add_ln1153_32

]]></Node>
<StgValue><ssdm name="zext_ln1153_96"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:105 %p_jinfo_quant_tbl_quantval_addr_32 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_96

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_32"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:106 %add_ln1153_33 = add i8 %shl_ln1153, i8 106

]]></Node>
<StgValue><ssdm name="add_ln1153_33"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:107 %zext_ln1153_97 = zext i8 %add_ln1153_33

]]></Node>
<StgValue><ssdm name="zext_ln1153_97"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:108 %p_jinfo_quant_tbl_quantval_addr_33 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_97

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_33"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:266 %zext_ln1153_32 = zext i8 %add_ln886_16

]]></Node>
<StgValue><ssdm name="zext_ln1153_32"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:268 %zext_ln1153_33 = zext i8 %add_ln885_16

]]></Node>
<StgValue><ssdm name="zext_ln1153_33"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:327 %add_ln886_32 = add i8 %num_1, i8 65

]]></Node>
<StgValue><ssdm name="add_ln886_32"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:361 %add_ln885_32 = add i8 %num_1, i8 66

]]></Node>
<StgValue><ssdm name="add_ln885_32"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:362 %add_ln886_33 = add i8 %num_1, i8 67

]]></Node>
<StgValue><ssdm name="add_ln886_33"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:363 %c_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_32, i8 %add_ln885_32

]]></Node>
<StgValue><ssdm name="c_32"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:364 %add_ln885_33 = add i8 %num_1, i8 68

]]></Node>
<StgValue><ssdm name="add_ln885_33"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:366 %c_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_33, i8 %add_ln885_33

]]></Node>
<StgValue><ssdm name="c_33"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:472 %phi_ln1153_15 = select i1 %icmp, i16 %c_32, i16 %zext_ln1153_32

]]></Node>
<StgValue><ssdm name="phi_ln1153_15"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:505 %phi_ln1153_48 = select i1 %icmp, i16 %c_33, i16 %zext_ln1153_33

]]></Node>
<StgValue><ssdm name="phi_ln1153_48"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:554 %store_ln1153 = store i16 %phi_ln1153_15, i8 %p_jinfo_quant_tbl_quantval_addr_32

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:555 %store_ln1153 = store i16 %phi_ln1153_48, i8 %p_jinfo_quant_tbl_quantval_addr_33

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="359" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:109 %add_ln1153_34 = add i8 %shl_ln1153, i8 113

]]></Node>
<StgValue><ssdm name="add_ln1153_34"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:110 %zext_ln1153_98 = zext i8 %add_ln1153_34

]]></Node>
<StgValue><ssdm name="zext_ln1153_98"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:111 %p_jinfo_quant_tbl_quantval_addr_34 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_98

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_34"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:112 %add_ln1153_35 = add i8 %shl_ln1153, i8 120

]]></Node>
<StgValue><ssdm name="add_ln1153_35"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:113 %zext_ln1153_99 = zext i8 %add_ln1153_35

]]></Node>
<StgValue><ssdm name="zext_ln1153_99"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:114 %p_jinfo_quant_tbl_quantval_addr_35 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_99

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_35"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:270 %zext_ln1153_34 = zext i8 %add_ln886_17

]]></Node>
<StgValue><ssdm name="zext_ln1153_34"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:272 %zext_ln1153_35 = zext i8 %add_ln885_17

]]></Node>
<StgValue><ssdm name="zext_ln1153_35"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:365 %add_ln886_34 = add i8 %num_1, i8 69

]]></Node>
<StgValue><ssdm name="add_ln886_34"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:367 %add_ln885_34 = add i8 %num_1, i8 70

]]></Node>
<StgValue><ssdm name="add_ln885_34"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:368 %add_ln886_35 = add i8 %num_1, i8 71

]]></Node>
<StgValue><ssdm name="add_ln886_35"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:369 %c_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_34, i8 %add_ln885_34

]]></Node>
<StgValue><ssdm name="c_34"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:370 %add_ln885_35 = add i8 %num_1, i8 72

]]></Node>
<StgValue><ssdm name="add_ln885_35"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:372 %c_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_35, i8 %add_ln885_35

]]></Node>
<StgValue><ssdm name="c_35"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:471 %phi_ln1153_14 = select i1 %icmp, i16 %c_34, i16 %zext_ln1153_34

]]></Node>
<StgValue><ssdm name="phi_ln1153_14"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:506 %phi_ln1153_49 = select i1 %icmp, i16 %c_35, i16 %zext_ln1153_35

]]></Node>
<StgValue><ssdm name="phi_ln1153_49"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:556 %store_ln1153 = store i16 %phi_ln1153_14, i8 %p_jinfo_quant_tbl_quantval_addr_34

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:557 %store_ln1153 = store i16 %phi_ln1153_49, i8 %p_jinfo_quant_tbl_quantval_addr_35

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="377" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:115 %add_ln1153_36 = add i8 %shl_ln1153, i8 121

]]></Node>
<StgValue><ssdm name="add_ln1153_36"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:116 %zext_ln1153_100 = zext i8 %add_ln1153_36

]]></Node>
<StgValue><ssdm name="zext_ln1153_100"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:117 %p_jinfo_quant_tbl_quantval_addr_36 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_100

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_36"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:118 %add_ln1153_37 = add i8 %shl_ln1153, i8 114

]]></Node>
<StgValue><ssdm name="add_ln1153_37"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:119 %zext_ln1153_101 = zext i8 %add_ln1153_37

]]></Node>
<StgValue><ssdm name="zext_ln1153_101"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:120 %p_jinfo_quant_tbl_quantval_addr_37 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_101

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_37"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:274 %zext_ln1153_36 = zext i8 %add_ln886_18

]]></Node>
<StgValue><ssdm name="zext_ln1153_36"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:276 %zext_ln1153_37 = zext i8 %add_ln885_18

]]></Node>
<StgValue><ssdm name="zext_ln1153_37"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:371 %add_ln886_36 = add i8 %num_1, i8 73

]]></Node>
<StgValue><ssdm name="add_ln886_36"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:373 %add_ln885_36 = add i8 %num_1, i8 74

]]></Node>
<StgValue><ssdm name="add_ln885_36"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:374 %add_ln886_37 = add i8 %num_1, i8 75

]]></Node>
<StgValue><ssdm name="add_ln886_37"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:375 %c_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_36, i8 %add_ln885_36

]]></Node>
<StgValue><ssdm name="c_36"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:376 %add_ln885_37 = add i8 %num_1, i8 76

]]></Node>
<StgValue><ssdm name="add_ln885_37"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:378 %c_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_37, i8 %add_ln885_37

]]></Node>
<StgValue><ssdm name="c_37"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:470 %phi_ln1153_13 = select i1 %icmp, i16 %c_36, i16 %zext_ln1153_36

]]></Node>
<StgValue><ssdm name="phi_ln1153_13"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:507 %phi_ln1153_50 = select i1 %icmp, i16 %c_37, i16 %zext_ln1153_37

]]></Node>
<StgValue><ssdm name="phi_ln1153_50"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:558 %store_ln1153 = store i16 %phi_ln1153_13, i8 %p_jinfo_quant_tbl_quantval_addr_36

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:559 %store_ln1153 = store i16 %phi_ln1153_50, i8 %p_jinfo_quant_tbl_quantval_addr_37

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="395" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:121 %add_ln1153_38 = add i8 %shl_ln1153, i8 107

]]></Node>
<StgValue><ssdm name="add_ln1153_38"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:122 %zext_ln1153_102 = zext i8 %add_ln1153_38

]]></Node>
<StgValue><ssdm name="zext_ln1153_102"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:123 %p_jinfo_quant_tbl_quantval_addr_38 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_102

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_38"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:124 %add_ln1153_39 = add i8 %shl_ln1153, i8 100

]]></Node>
<StgValue><ssdm name="add_ln1153_39"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:125 %zext_ln1153_103 = zext i8 %add_ln1153_39

]]></Node>
<StgValue><ssdm name="zext_ln1153_103"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:126 %p_jinfo_quant_tbl_quantval_addr_39 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_103

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_39"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:278 %zext_ln1153_38 = zext i8 %add_ln886_19

]]></Node>
<StgValue><ssdm name="zext_ln1153_38"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:280 %zext_ln1153_39 = zext i8 %add_ln885_19

]]></Node>
<StgValue><ssdm name="zext_ln1153_39"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:377 %add_ln886_38 = add i8 %num_1, i8 77

]]></Node>
<StgValue><ssdm name="add_ln886_38"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:379 %add_ln885_38 = add i8 %num_1, i8 78

]]></Node>
<StgValue><ssdm name="add_ln885_38"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:380 %add_ln886_39 = add i8 %num_1, i8 79

]]></Node>
<StgValue><ssdm name="add_ln886_39"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:381 %c_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_38, i8 %add_ln885_38

]]></Node>
<StgValue><ssdm name="c_38"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:382 %add_ln885_39 = add i8 %num_1, i8 80

]]></Node>
<StgValue><ssdm name="add_ln885_39"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:384 %c_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_39, i8 %add_ln885_39

]]></Node>
<StgValue><ssdm name="c_39"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:469 %phi_ln1153_12 = select i1 %icmp, i16 %c_38, i16 %zext_ln1153_38

]]></Node>
<StgValue><ssdm name="phi_ln1153_12"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:508 %phi_ln1153_51 = select i1 %icmp, i16 %c_39, i16 %zext_ln1153_39

]]></Node>
<StgValue><ssdm name="phi_ln1153_51"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:560 %store_ln1153 = store i16 %phi_ln1153_12, i8 %p_jinfo_quant_tbl_quantval_addr_38

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:561 %store_ln1153 = store i16 %phi_ln1153_51, i8 %p_jinfo_quant_tbl_quantval_addr_39

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="413" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:127 %add_ln1153_40 = add i8 %shl_ln1153, i8 93

]]></Node>
<StgValue><ssdm name="add_ln1153_40"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:128 %zext_ln1153_104 = zext i8 %add_ln1153_40

]]></Node>
<StgValue><ssdm name="zext_ln1153_104"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:129 %p_jinfo_quant_tbl_quantval_addr_40 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_104

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_40"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:130 %add_ln1153_41 = add i8 %shl_ln1153, i8 86

]]></Node>
<StgValue><ssdm name="add_ln1153_41"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:131 %zext_ln1153_105 = zext i8 %add_ln1153_41

]]></Node>
<StgValue><ssdm name="zext_ln1153_105"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:132 %p_jinfo_quant_tbl_quantval_addr_41 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_105

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_41"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:282 %zext_ln1153_40 = zext i8 %add_ln886_20

]]></Node>
<StgValue><ssdm name="zext_ln1153_40"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:284 %zext_ln1153_41 = zext i8 %add_ln885_20

]]></Node>
<StgValue><ssdm name="zext_ln1153_41"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:383 %add_ln886_40 = add i8 %num_1, i8 81

]]></Node>
<StgValue><ssdm name="add_ln886_40"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:385 %add_ln885_40 = add i8 %num_1, i8 82

]]></Node>
<StgValue><ssdm name="add_ln885_40"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:386 %add_ln886_41 = add i8 %num_1, i8 83

]]></Node>
<StgValue><ssdm name="add_ln886_41"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:387 %c_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_40, i8 %add_ln885_40

]]></Node>
<StgValue><ssdm name="c_40"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:388 %add_ln885_41 = add i8 %num_1, i8 84

]]></Node>
<StgValue><ssdm name="add_ln885_41"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:390 %c_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_41, i8 %add_ln885_41

]]></Node>
<StgValue><ssdm name="c_41"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:468 %phi_ln1153_11 = select i1 %icmp, i16 %c_40, i16 %zext_ln1153_40

]]></Node>
<StgValue><ssdm name="phi_ln1153_11"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:509 %phi_ln1153_52 = select i1 %icmp, i16 %c_41, i16 %zext_ln1153_41

]]></Node>
<StgValue><ssdm name="phi_ln1153_52"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:562 %store_ln1153 = store i16 %phi_ln1153_11, i8 %p_jinfo_quant_tbl_quantval_addr_40

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:563 %store_ln1153 = store i16 %phi_ln1153_52, i8 %p_jinfo_quant_tbl_quantval_addr_41

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="431" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:133 %add_ln1153_42 = add i8 %shl_ln1153, i8 79

]]></Node>
<StgValue><ssdm name="add_ln1153_42"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:134 %zext_ln1153_106 = zext i8 %add_ln1153_42

]]></Node>
<StgValue><ssdm name="zext_ln1153_106"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:135 %p_jinfo_quant_tbl_quantval_addr_42 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_106

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_42"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:136 %add_ln1153_43 = add i8 %shl_ln1153, i8 87

]]></Node>
<StgValue><ssdm name="add_ln1153_43"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:137 %zext_ln1153_107 = zext i8 %add_ln1153_43

]]></Node>
<StgValue><ssdm name="zext_ln1153_107"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:138 %p_jinfo_quant_tbl_quantval_addr_43 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_107

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_43"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:286 %zext_ln1153_42 = zext i8 %add_ln886_21

]]></Node>
<StgValue><ssdm name="zext_ln1153_42"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:288 %zext_ln1153_43 = zext i8 %add_ln885_21

]]></Node>
<StgValue><ssdm name="zext_ln1153_43"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:389 %add_ln886_42 = add i8 %num_1, i8 85

]]></Node>
<StgValue><ssdm name="add_ln886_42"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:391 %add_ln885_42 = add i8 %num_1, i8 86

]]></Node>
<StgValue><ssdm name="add_ln885_42"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:392 %add_ln886_43 = add i8 %num_1, i8 87

]]></Node>
<StgValue><ssdm name="add_ln886_43"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:393 %c_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_42, i8 %add_ln885_42

]]></Node>
<StgValue><ssdm name="c_42"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:394 %add_ln885_43 = add i8 %num_1, i8 88

]]></Node>
<StgValue><ssdm name="add_ln885_43"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:396 %c_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_43, i8 %add_ln885_43

]]></Node>
<StgValue><ssdm name="c_43"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:467 %phi_ln1153_10 = select i1 %icmp, i16 %c_42, i16 %zext_ln1153_42

]]></Node>
<StgValue><ssdm name="phi_ln1153_10"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:510 %phi_ln1153_53 = select i1 %icmp, i16 %c_43, i16 %zext_ln1153_43

]]></Node>
<StgValue><ssdm name="phi_ln1153_53"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:564 %store_ln1153 = store i16 %phi_ln1153_10, i8 %p_jinfo_quant_tbl_quantval_addr_42

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:565 %store_ln1153 = store i16 %phi_ln1153_53, i8 %p_jinfo_quant_tbl_quantval_addr_43

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="449" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:139 %add_ln1153_44 = add i8 %shl_ln1153, i8 94

]]></Node>
<StgValue><ssdm name="add_ln1153_44"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:140 %zext_ln1153_108 = zext i8 %add_ln1153_44

]]></Node>
<StgValue><ssdm name="zext_ln1153_108"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:141 %p_jinfo_quant_tbl_quantval_addr_44 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_108

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_44"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:142 %add_ln1153_45 = add i8 %shl_ln1153, i8 101

]]></Node>
<StgValue><ssdm name="add_ln1153_45"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:143 %zext_ln1153_109 = zext i8 %add_ln1153_45

]]></Node>
<StgValue><ssdm name="zext_ln1153_109"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:144 %p_jinfo_quant_tbl_quantval_addr_45 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_109

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_45"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:290 %zext_ln1153_44 = zext i8 %add_ln886_22

]]></Node>
<StgValue><ssdm name="zext_ln1153_44"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:292 %zext_ln1153_45 = zext i8 %add_ln885_22

]]></Node>
<StgValue><ssdm name="zext_ln1153_45"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:395 %add_ln886_44 = add i8 %num_1, i8 89

]]></Node>
<StgValue><ssdm name="add_ln886_44"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:397 %add_ln885_44 = add i8 %num_1, i8 90

]]></Node>
<StgValue><ssdm name="add_ln885_44"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:398 %add_ln886_45 = add i8 %num_1, i8 91

]]></Node>
<StgValue><ssdm name="add_ln886_45"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:399 %c_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_44, i8 %add_ln885_44

]]></Node>
<StgValue><ssdm name="c_44"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:400 %add_ln885_45 = add i8 %num_1, i8 92

]]></Node>
<StgValue><ssdm name="add_ln885_45"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:402 %c_45 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_45, i8 %add_ln885_45

]]></Node>
<StgValue><ssdm name="c_45"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:466 %phi_ln1153_9 = select i1 %icmp, i16 %c_44, i16 %zext_ln1153_44

]]></Node>
<StgValue><ssdm name="phi_ln1153_9"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:511 %phi_ln1153_54 = select i1 %icmp, i16 %c_45, i16 %zext_ln1153_45

]]></Node>
<StgValue><ssdm name="phi_ln1153_54"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:566 %store_ln1153 = store i16 %phi_ln1153_9, i8 %p_jinfo_quant_tbl_quantval_addr_44

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:567 %store_ln1153 = store i16 %phi_ln1153_54, i8 %p_jinfo_quant_tbl_quantval_addr_45

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="467" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:145 %add_ln1153_46 = add i8 %shl_ln1153, i8 108

]]></Node>
<StgValue><ssdm name="add_ln1153_46"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:146 %zext_ln1153_110 = zext i8 %add_ln1153_46

]]></Node>
<StgValue><ssdm name="zext_ln1153_110"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:147 %p_jinfo_quant_tbl_quantval_addr_46 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_110

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_46"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:148 %add_ln1153_47 = add i8 %shl_ln1153, i8 115

]]></Node>
<StgValue><ssdm name="add_ln1153_47"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:149 %zext_ln1153_111 = zext i8 %add_ln1153_47

]]></Node>
<StgValue><ssdm name="zext_ln1153_111"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:150 %p_jinfo_quant_tbl_quantval_addr_47 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_111

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_47"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:294 %zext_ln1153_46 = zext i8 %add_ln886_23

]]></Node>
<StgValue><ssdm name="zext_ln1153_46"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:296 %zext_ln1153_47 = zext i8 %add_ln885_23

]]></Node>
<StgValue><ssdm name="zext_ln1153_47"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:401 %add_ln886_46 = add i8 %num_1, i8 93

]]></Node>
<StgValue><ssdm name="add_ln886_46"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:403 %add_ln885_46 = add i8 %num_1, i8 94

]]></Node>
<StgValue><ssdm name="add_ln885_46"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:404 %add_ln886_47 = add i8 %num_1, i8 95

]]></Node>
<StgValue><ssdm name="add_ln886_47"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:405 %c_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_46, i8 %add_ln885_46

]]></Node>
<StgValue><ssdm name="c_46"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:406 %add_ln885_47 = add i8 %num_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln885_47"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:408 %c_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_47, i8 %add_ln885_47

]]></Node>
<StgValue><ssdm name="c_47"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:465 %phi_ln1153_8 = select i1 %icmp, i16 %c_46, i16 %zext_ln1153_46

]]></Node>
<StgValue><ssdm name="phi_ln1153_8"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:512 %phi_ln1153_55 = select i1 %icmp, i16 %c_47, i16 %zext_ln1153_47

]]></Node>
<StgValue><ssdm name="phi_ln1153_55"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:568 %store_ln1153 = store i16 %phi_ln1153_8, i8 %p_jinfo_quant_tbl_quantval_addr_46

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:569 %store_ln1153 = store i16 %phi_ln1153_55, i8 %p_jinfo_quant_tbl_quantval_addr_47

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="485" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:151 %add_ln1153_48 = add i8 %shl_ln1153, i8 122

]]></Node>
<StgValue><ssdm name="add_ln1153_48"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:152 %zext_ln1153_112 = zext i8 %add_ln1153_48

]]></Node>
<StgValue><ssdm name="zext_ln1153_112"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:153 %p_jinfo_quant_tbl_quantval_addr_48 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_112

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_48"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:154 %add_ln1153_49 = add i8 %shl_ln1153, i8 123

]]></Node>
<StgValue><ssdm name="add_ln1153_49"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:155 %zext_ln1153_113 = zext i8 %add_ln1153_49

]]></Node>
<StgValue><ssdm name="zext_ln1153_113"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:156 %p_jinfo_quant_tbl_quantval_addr_49 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_113

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_49"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:298 %zext_ln1153_48 = zext i8 %add_ln886_24

]]></Node>
<StgValue><ssdm name="zext_ln1153_48"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:300 %zext_ln1153_49 = zext i8 %add_ln885_24

]]></Node>
<StgValue><ssdm name="zext_ln1153_49"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:407 %add_ln886_48 = add i8 %num_1, i8 97

]]></Node>
<StgValue><ssdm name="add_ln886_48"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:409 %add_ln885_48 = add i8 %num_1, i8 98

]]></Node>
<StgValue><ssdm name="add_ln885_48"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:410 %add_ln886_49 = add i8 %num_1, i8 99

]]></Node>
<StgValue><ssdm name="add_ln886_49"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:411 %c_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_48, i8 %add_ln885_48

]]></Node>
<StgValue><ssdm name="c_48"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:412 %add_ln885_49 = add i8 %num_1, i8 100

]]></Node>
<StgValue><ssdm name="add_ln885_49"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:414 %c_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_49, i8 %add_ln885_49

]]></Node>
<StgValue><ssdm name="c_49"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:464 %phi_ln1153_7 = select i1 %icmp, i16 %c_48, i16 %zext_ln1153_48

]]></Node>
<StgValue><ssdm name="phi_ln1153_7"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:513 %phi_ln1153_56 = select i1 %icmp, i16 %c_49, i16 %zext_ln1153_49

]]></Node>
<StgValue><ssdm name="phi_ln1153_56"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:570 %store_ln1153 = store i16 %phi_ln1153_7, i8 %p_jinfo_quant_tbl_quantval_addr_48

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:571 %store_ln1153 = store i16 %phi_ln1153_56, i8 %p_jinfo_quant_tbl_quantval_addr_49

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="503" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:157 %add_ln1153_50 = add i8 %shl_ln1153, i8 116

]]></Node>
<StgValue><ssdm name="add_ln1153_50"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:158 %zext_ln1153_114 = zext i8 %add_ln1153_50

]]></Node>
<StgValue><ssdm name="zext_ln1153_114"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:159 %p_jinfo_quant_tbl_quantval_addr_50 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_114

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_50"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:160 %add_ln1153_51 = add i8 %shl_ln1153, i8 109

]]></Node>
<StgValue><ssdm name="add_ln1153_51"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:161 %zext_ln1153_115 = zext i8 %add_ln1153_51

]]></Node>
<StgValue><ssdm name="zext_ln1153_115"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:162 %p_jinfo_quant_tbl_quantval_addr_51 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_115

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_51"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:302 %zext_ln1153_50 = zext i8 %add_ln886_25

]]></Node>
<StgValue><ssdm name="zext_ln1153_50"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:304 %zext_ln1153_51 = zext i8 %add_ln885_25

]]></Node>
<StgValue><ssdm name="zext_ln1153_51"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:413 %add_ln886_50 = add i8 %num_1, i8 101

]]></Node>
<StgValue><ssdm name="add_ln886_50"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:415 %add_ln885_50 = add i8 %num_1, i8 102

]]></Node>
<StgValue><ssdm name="add_ln885_50"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:416 %add_ln886_51 = add i8 %num_1, i8 103

]]></Node>
<StgValue><ssdm name="add_ln886_51"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:417 %c_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_50, i8 %add_ln885_50

]]></Node>
<StgValue><ssdm name="c_50"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:418 %add_ln885_51 = add i8 %num_1, i8 104

]]></Node>
<StgValue><ssdm name="add_ln885_51"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:420 %c_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_51, i8 %add_ln885_51

]]></Node>
<StgValue><ssdm name="c_51"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:463 %phi_ln1153_6 = select i1 %icmp, i16 %c_50, i16 %zext_ln1153_50

]]></Node>
<StgValue><ssdm name="phi_ln1153_6"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:514 %phi_ln1153_57 = select i1 %icmp, i16 %c_51, i16 %zext_ln1153_51

]]></Node>
<StgValue><ssdm name="phi_ln1153_57"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:572 %store_ln1153 = store i16 %phi_ln1153_6, i8 %p_jinfo_quant_tbl_quantval_addr_50

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:573 %store_ln1153 = store i16 %phi_ln1153_57, i8 %p_jinfo_quant_tbl_quantval_addr_51

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="521" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:163 %add_ln1153_52 = add i8 %shl_ln1153, i8 102

]]></Node>
<StgValue><ssdm name="add_ln1153_52"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:164 %zext_ln1153_116 = zext i8 %add_ln1153_52

]]></Node>
<StgValue><ssdm name="zext_ln1153_116"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:165 %p_jinfo_quant_tbl_quantval_addr_52 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_116

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_52"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:166 %add_ln1153_53 = add i8 %shl_ln1153, i8 95

]]></Node>
<StgValue><ssdm name="add_ln1153_53"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:167 %zext_ln1153_117 = zext i8 %add_ln1153_53

]]></Node>
<StgValue><ssdm name="zext_ln1153_117"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:168 %p_jinfo_quant_tbl_quantval_addr_53 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_117

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_53"/></StgValue>
</operation>

<operation id="527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:306 %zext_ln1153_52 = zext i8 %add_ln886_26

]]></Node>
<StgValue><ssdm name="zext_ln1153_52"/></StgValue>
</operation>

<operation id="528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:308 %zext_ln1153_53 = zext i8 %add_ln885_26

]]></Node>
<StgValue><ssdm name="zext_ln1153_53"/></StgValue>
</operation>

<operation id="529" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:419 %add_ln886_52 = add i8 %num_1, i8 105

]]></Node>
<StgValue><ssdm name="add_ln886_52"/></StgValue>
</operation>

<operation id="530" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:421 %add_ln885_52 = add i8 %num_1, i8 106

]]></Node>
<StgValue><ssdm name="add_ln885_52"/></StgValue>
</operation>

<operation id="531" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:422 %add_ln886_53 = add i8 %num_1, i8 107

]]></Node>
<StgValue><ssdm name="add_ln886_53"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:423 %c_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_52, i8 %add_ln885_52

]]></Node>
<StgValue><ssdm name="c_52"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:424 %add_ln885_53 = add i8 %num_1, i8 108

]]></Node>
<StgValue><ssdm name="add_ln885_53"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:426 %c_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_53, i8 %add_ln885_53

]]></Node>
<StgValue><ssdm name="c_53"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:462 %phi_ln1153_5 = select i1 %icmp, i16 %c_52, i16 %zext_ln1153_52

]]></Node>
<StgValue><ssdm name="phi_ln1153_5"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:515 %phi_ln1153_58 = select i1 %icmp, i16 %c_53, i16 %zext_ln1153_53

]]></Node>
<StgValue><ssdm name="phi_ln1153_58"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:574 %store_ln1153 = store i16 %phi_ln1153_5, i8 %p_jinfo_quant_tbl_quantval_addr_52

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:575 %store_ln1153 = store i16 %phi_ln1153_58, i8 %p_jinfo_quant_tbl_quantval_addr_53

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="539" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:169 %add_ln1153_54 = add i8 %shl_ln1153, i8 103

]]></Node>
<StgValue><ssdm name="add_ln1153_54"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:170 %zext_ln1153_118 = zext i8 %add_ln1153_54

]]></Node>
<StgValue><ssdm name="zext_ln1153_118"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:171 %p_jinfo_quant_tbl_quantval_addr_54 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_118

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_54"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:172 %add_ln1153_55 = add i8 %shl_ln1153, i8 110

]]></Node>
<StgValue><ssdm name="add_ln1153_55"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:173 %zext_ln1153_119 = zext i8 %add_ln1153_55

]]></Node>
<StgValue><ssdm name="zext_ln1153_119"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:174 %p_jinfo_quant_tbl_quantval_addr_55 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_119

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_55"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:310 %zext_ln1153_54 = zext i8 %add_ln886_27

]]></Node>
<StgValue><ssdm name="zext_ln1153_54"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:312 %zext_ln1153_55 = zext i8 %add_ln885_27

]]></Node>
<StgValue><ssdm name="zext_ln1153_55"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:425 %add_ln886_54 = add i8 %num_1, i8 109

]]></Node>
<StgValue><ssdm name="add_ln886_54"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:427 %add_ln885_54 = add i8 %num_1, i8 110

]]></Node>
<StgValue><ssdm name="add_ln885_54"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:428 %add_ln886_55 = add i8 %num_1, i8 111

]]></Node>
<StgValue><ssdm name="add_ln886_55"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:429 %c_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_54, i8 %add_ln885_54

]]></Node>
<StgValue><ssdm name="c_54"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:430 %add_ln885_55 = add i8 %num_1, i8 112

]]></Node>
<StgValue><ssdm name="add_ln885_55"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:432 %c_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_55, i8 %add_ln885_55

]]></Node>
<StgValue><ssdm name="c_55"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:461 %phi_ln1153_4 = select i1 %icmp, i16 %c_54, i16 %zext_ln1153_54

]]></Node>
<StgValue><ssdm name="phi_ln1153_4"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:516 %phi_ln1153_59 = select i1 %icmp, i16 %c_55, i16 %zext_ln1153_55

]]></Node>
<StgValue><ssdm name="phi_ln1153_59"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:576 %store_ln1153 = store i16 %phi_ln1153_4, i8 %p_jinfo_quant_tbl_quantval_addr_54

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:577 %store_ln1153 = store i16 %phi_ln1153_59, i8 %p_jinfo_quant_tbl_quantval_addr_55

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="557" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:175 %add_ln1153_56 = add i8 %shl_ln1153, i8 117

]]></Node>
<StgValue><ssdm name="add_ln1153_56"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:176 %zext_ln1153_120 = zext i8 %add_ln1153_56

]]></Node>
<StgValue><ssdm name="zext_ln1153_120"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:177 %p_jinfo_quant_tbl_quantval_addr_56 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_120

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_56"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:178 %add_ln1153_57 = add i8 %shl_ln1153, i8 124

]]></Node>
<StgValue><ssdm name="add_ln1153_57"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:179 %zext_ln1153_121 = zext i8 %add_ln1153_57

]]></Node>
<StgValue><ssdm name="zext_ln1153_121"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:180 %p_jinfo_quant_tbl_quantval_addr_57 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_121

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_57"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:314 %zext_ln1153_56 = zext i8 %add_ln886_28

]]></Node>
<StgValue><ssdm name="zext_ln1153_56"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:316 %zext_ln1153_57 = zext i8 %add_ln885_28

]]></Node>
<StgValue><ssdm name="zext_ln1153_57"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:431 %add_ln886_56 = add i8 %num_1, i8 113

]]></Node>
<StgValue><ssdm name="add_ln886_56"/></StgValue>
</operation>

<operation id="566" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:433 %add_ln885_56 = add i8 %num_1, i8 114

]]></Node>
<StgValue><ssdm name="add_ln885_56"/></StgValue>
</operation>

<operation id="567" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:434 %add_ln886_57 = add i8 %num_1, i8 115

]]></Node>
<StgValue><ssdm name="add_ln886_57"/></StgValue>
</operation>

<operation id="568" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:435 %c_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_56, i8 %add_ln885_56

]]></Node>
<StgValue><ssdm name="c_56"/></StgValue>
</operation>

<operation id="569" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:436 %add_ln885_57 = add i8 %num_1, i8 116

]]></Node>
<StgValue><ssdm name="add_ln885_57"/></StgValue>
</operation>

<operation id="570" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:438 %c_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_57, i8 %add_ln885_57

]]></Node>
<StgValue><ssdm name="c_57"/></StgValue>
</operation>

<operation id="571" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:460 %phi_ln1153_3 = select i1 %icmp, i16 %c_56, i16 %zext_ln1153_56

]]></Node>
<StgValue><ssdm name="phi_ln1153_3"/></StgValue>
</operation>

<operation id="572" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:517 %phi_ln1153_60 = select i1 %icmp, i16 %c_57, i16 %zext_ln1153_57

]]></Node>
<StgValue><ssdm name="phi_ln1153_60"/></StgValue>
</operation>

<operation id="573" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:578 %store_ln1153 = store i16 %phi_ln1153_3, i8 %p_jinfo_quant_tbl_quantval_addr_56

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="574" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:579 %store_ln1153 = store i16 %phi_ln1153_60, i8 %p_jinfo_quant_tbl_quantval_addr_57

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="575" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:181 %add_ln1153_58 = add i8 %shl_ln1153, i8 125

]]></Node>
<StgValue><ssdm name="add_ln1153_58"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:182 %zext_ln1153_122 = zext i8 %add_ln1153_58

]]></Node>
<StgValue><ssdm name="zext_ln1153_122"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:183 %p_jinfo_quant_tbl_quantval_addr_58 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_122

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_58"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:184 %add_ln1153_59 = add i8 %shl_ln1153, i8 118

]]></Node>
<StgValue><ssdm name="add_ln1153_59"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:185 %zext_ln1153_123 = zext i8 %add_ln1153_59

]]></Node>
<StgValue><ssdm name="zext_ln1153_123"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:186 %p_jinfo_quant_tbl_quantval_addr_59 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_123

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_59"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:318 %zext_ln1153_58 = zext i8 %add_ln886_29

]]></Node>
<StgValue><ssdm name="zext_ln1153_58"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:320 %zext_ln1153_59 = zext i8 %add_ln885_29

]]></Node>
<StgValue><ssdm name="zext_ln1153_59"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:437 %add_ln886_58 = add i8 %num_1, i8 117

]]></Node>
<StgValue><ssdm name="add_ln886_58"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:439 %add_ln885_58 = add i8 %num_1, i8 118

]]></Node>
<StgValue><ssdm name="add_ln885_58"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:440 %add_ln886_59 = add i8 %num_1, i8 119

]]></Node>
<StgValue><ssdm name="add_ln886_59"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:441 %c_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_58, i8 %add_ln885_58

]]></Node>
<StgValue><ssdm name="c_58"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:442 %add_ln885_59 = add i8 %num_1, i8 120

]]></Node>
<StgValue><ssdm name="add_ln885_59"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:444 %c_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_59, i8 %add_ln885_59

]]></Node>
<StgValue><ssdm name="c_59"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:459 %phi_ln1153_2 = select i1 %icmp, i16 %c_58, i16 %zext_ln1153_58

]]></Node>
<StgValue><ssdm name="phi_ln1153_2"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:518 %phi_ln1153_61 = select i1 %icmp, i16 %c_59, i16 %zext_ln1153_59

]]></Node>
<StgValue><ssdm name="phi_ln1153_61"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:580 %store_ln1153 = store i16 %phi_ln1153_2, i8 %p_jinfo_quant_tbl_quantval_addr_58

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:581 %store_ln1153 = store i16 %phi_ln1153_61, i8 %p_jinfo_quant_tbl_quantval_addr_59

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="593" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:187 %add_ln1153_60 = add i8 %shl_ln1153, i8 111

]]></Node>
<StgValue><ssdm name="add_ln1153_60"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:188 %zext_ln1153_124 = zext i8 %add_ln1153_60

]]></Node>
<StgValue><ssdm name="zext_ln1153_124"/></StgValue>
</operation>

<operation id="595" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:189 %p_jinfo_quant_tbl_quantval_addr_60 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_124

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_60"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:190 %add_ln1153_61 = add i8 %shl_ln1153, i8 119

]]></Node>
<StgValue><ssdm name="add_ln1153_61"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:191 %zext_ln1153_125 = zext i8 %add_ln1153_61

]]></Node>
<StgValue><ssdm name="zext_ln1153_125"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:192 %p_jinfo_quant_tbl_quantval_addr_61 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_125

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_61"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:322 %zext_ln1153_60 = zext i8 %add_ln886_30

]]></Node>
<StgValue><ssdm name="zext_ln1153_60"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:324 %zext_ln1153_61 = zext i8 %add_ln885_30

]]></Node>
<StgValue><ssdm name="zext_ln1153_61"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:443 %add_ln886_60 = add i8 %num_1, i8 121

]]></Node>
<StgValue><ssdm name="add_ln886_60"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:445 %add_ln885_60 = add i8 %num_1, i8 122

]]></Node>
<StgValue><ssdm name="add_ln885_60"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:446 %add_ln886_61 = add i8 %num_1, i8 123

]]></Node>
<StgValue><ssdm name="add_ln886_61"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:447 %c_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_60, i8 %add_ln885_60

]]></Node>
<StgValue><ssdm name="c_60"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:448 %add_ln885_61 = add i8 %num_1, i8 124

]]></Node>
<StgValue><ssdm name="add_ln885_61"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:450 %c_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_61, i8 %add_ln885_61

]]></Node>
<StgValue><ssdm name="c_61"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:458 %phi_ln1153_1 = select i1 %icmp, i16 %c_60, i16 %zext_ln1153_60

]]></Node>
<StgValue><ssdm name="phi_ln1153_1"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:519 %phi_ln1153_62 = select i1 %icmp, i16 %c_61, i16 %zext_ln1153_61

]]></Node>
<StgValue><ssdm name="phi_ln1153_62"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:582 %store_ln1153 = store i16 %phi_ln1153_1, i8 %p_jinfo_quant_tbl_quantval_addr_60

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:583 %store_ln1153 = store i16 %phi_ln1153_62, i8 %p_jinfo_quant_tbl_quantval_addr_61

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:0 %specpipeline_ln878 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln878"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:1 %specloopname_ln1135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln1135"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:193 %add_ln1153_62 = add i8 %shl_ln1153, i8 126

]]></Node>
<StgValue><ssdm name="add_ln1153_62"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:194 %zext_ln1153_126 = zext i8 %add_ln1153_62

]]></Node>
<StgValue><ssdm name="zext_ln1153_126"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:195 %p_jinfo_quant_tbl_quantval_addr_62 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_126

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_62"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:196 %add_ln1153_63 = add i8 %shl_ln1153, i8 127

]]></Node>
<StgValue><ssdm name="add_ln1153_63"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:197 %zext_ln1153_127 = zext i8 %add_ln1153_63

]]></Node>
<StgValue><ssdm name="zext_ln1153_127"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:198 %p_jinfo_quant_tbl_quantval_addr_63 = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln1153_127

]]></Node>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval_addr_63"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:326 %zext_ln1153_62 = zext i8 %add_ln886_31

]]></Node>
<StgValue><ssdm name="zext_ln1153_62"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:328 %zext_ln1153_63 = zext i8 %add_ln885_31

]]></Node>
<StgValue><ssdm name="zext_ln1153_63"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:449 %add_ln886_62 = add i8 %num_1, i8 125

]]></Node>
<StgValue><ssdm name="add_ln886_62"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:451 %add_ln885_62 = add i8 %num_1, i8 126

]]></Node>
<StgValue><ssdm name="add_ln885_62"/></StgValue>
</operation>

<operation id="623" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:452 %add_ln886_63 = add i8 %num_1, i8 127

]]></Node>
<StgValue><ssdm name="add_ln886_63"/></StgValue>
</operation>

<operation id="624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:453 %c_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_62, i8 %add_ln885_62

]]></Node>
<StgValue><ssdm name="c_62"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:454 %xor_ln885 = xor i8 %num_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln885"/></StgValue>
</operation>

<operation id="626" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:455 %add_ln886_64 = add i8 %num_1, i8 129

]]></Node>
<StgValue><ssdm name="add_ln886_64"/></StgValue>
</operation>

<operation id="627" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:456 %c_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886_63, i8 %xor_ln885

]]></Node>
<StgValue><ssdm name="c_63"/></StgValue>
</operation>

<operation id="628" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:457 %phi_ln1153 = select i1 %icmp, i16 %c_62, i16 %zext_ln1153_62

]]></Node>
<StgValue><ssdm name="phi_ln1153"/></StgValue>
</operation>

<operation id="629" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:520 %inc2_i10_i94_63 = select i1 %icmp, i8 %add_ln886_64, i8 %add_ln886_32

]]></Node>
<StgValue><ssdm name="inc2_i10_i94_63"/></StgValue>
</operation>

<operation id="630" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:521 %phi_ln1153_63 = select i1 %icmp, i16 %c_63, i16 %zext_ln1153_63

]]></Node>
<StgValue><ssdm name="phi_ln1153_63"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:584 %store_ln1153 = store i16 %phi_ln1153, i8 %p_jinfo_quant_tbl_quantval_addr_62

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:585 %store_ln1153 = store i16 %phi_ln1153_63, i8 %p_jinfo_quant_tbl_quantval_addr_63

]]></Node>
<StgValue><ssdm name="store_ln1153"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:586 %select_ln1157 = select i1 %icmp, i32 4294967167, i32 4294967231

]]></Node>
<StgValue><ssdm name="select_ln1157"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:587 %length_2 = add i32 %select_ln1157, i32 %length_1

]]></Node>
<StgValue><ssdm name="length_2"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:588 %store_ln1126 = store i8 %inc2_i10_i94_63, i8 %num

]]></Node>
<StgValue><ssdm name="store_ln1126"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:589 %store_ln1125 = store i32 %length_2, i32 %length

]]></Node>
<StgValue><ssdm name="store_ln1125"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1148_2.i_ifconv:590 %br_ln1135 = br void %while.cond.i55

]]></Node>
<StgValue><ssdm name="br_ln1135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
