
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000105b0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08010880  08010880  00011880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010a1c  08010a1c  00011a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010a24  08010a24  00011a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010a28  08010a28  00011a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a0  24000000  08010a2c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000547c  240000a0  08010acc  000120a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400551c  08010acc  0001251c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000120a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002d721  00000000  00000000  000120ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005db7  00000000  00000000  0003f7ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002078  00000000  00000000  000455a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001909  00000000  00000000  00047620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a115  00000000  00000000  00048f29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002e045  00000000  00000000  0008303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001670e6  00000000  00000000  000b1083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00218169  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008b84  00000000  00000000  002181ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  00220d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000a0 	.word	0x240000a0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08010868 	.word	0x08010868

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000a4 	.word	0x240000a4
 800030c:	08010868 	.word	0x08010868

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b092      	sub	sp, #72	@ 0x48
 8000640:	af00      	add	r7, sp, #0
 8000642:	61f8      	str	r0, [r7, #28]
 8000644:	ed87 0a06 	vstr	s0, [r7, #24]
 8000648:	edc7 0a05 	vstr	s1, [r7, #20]
 800064c:	ed87 1a04 	vstr	s2, [r7, #16]
 8000650:	edc7 1a03 	vstr	s3, [r7, #12]
 8000654:	ed87 2a02 	vstr	s4, [r7, #8]
 8000658:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800065c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000660:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000668:	d10e      	bne.n	8000688 <MahonyAHRSupdateIMU+0x4c>
 800066a:	edd7 7a02 	vldr	s15, [r7, #8]
 800066e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000676:	d107      	bne.n	8000688 <MahonyAHRSupdateIMU+0x4c>
 8000678:	edd7 7a01 	vldr	s15, [r7, #4]
 800067c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000684:	f000 8136 	beq.w	80008f4 <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000688:	edd7 7a03 	vldr	s15, [r7, #12]
 800068c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000690:	edd7 7a02 	vldr	s15, [r7, #8]
 8000694:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000698:	ee37 7a27 	vadd.f32	s14, s14, s15
 800069c:	edd7 7a01 	vldr	s15, [r7, #4]
 80006a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80006a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006a8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ac:	f000 fa3c 	bl	8000b28 <invSqrt>
 80006b0:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 80006b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80006b8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80006bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006c0:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 80006c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80006c8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80006cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006d0:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 80006d4:	ed97 7a01 	vldr	s14, [r7, #4]
 80006d8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80006dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006e0:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	3304      	adds	r3, #4
 80006e8:	ed93 7a00 	vldr	s14, [r3]
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	330c      	adds	r3, #12
 80006f0:	edd3 7a00 	vldr	s15, [r3]
 80006f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	edd3 6a00 	vldr	s13, [r3]
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3308      	adds	r3, #8
 8000702:	edd3 7a00 	vldr	s15, [r3]
 8000706:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800070a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800070e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000712:	69fb      	ldr	r3, [r7, #28]
 8000714:	ed93 7a00 	vldr	s14, [r3]
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	3304      	adds	r3, #4
 800071c:	edd3 7a00 	vldr	s15, [r3]
 8000720:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000724:	69fb      	ldr	r3, [r7, #28]
 8000726:	3308      	adds	r3, #8
 8000728:	edd3 6a00 	vldr	s13, [r3]
 800072c:	69fb      	ldr	r3, [r7, #28]
 800072e:	330c      	adds	r3, #12
 8000730:	edd3 7a00 	vldr	s15, [r3]
 8000734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800073c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	ed93 7a00 	vldr	s14, [r3]
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	edd3 7a00 	vldr	s15, [r3]
 800074c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000750:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000754:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	330c      	adds	r3, #12
 800075c:	edd3 6a00 	vldr	s13, [r3]
 8000760:	69fb      	ldr	r3, [r7, #28]
 8000762:	330c      	adds	r3, #12
 8000764:	edd3 7a00 	vldr	s15, [r3]
 8000768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800076c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000770:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000774:	ed97 7a02 	vldr	s14, [r7, #8]
 8000778:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800077c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000780:	edd7 6a01 	vldr	s13, [r7, #4]
 8000784:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800078c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000790:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000794:	ed97 7a01 	vldr	s14, [r7, #4]
 8000798:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800079c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007a0:	edd7 6a03 	vldr	s13, [r7, #12]
 80007a4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80007a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007b0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 80007b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80007b8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80007bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007c0:	edd7 6a02 	vldr	s13, [r7, #8]
 80007c4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80007c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007d0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 80007d4:	4bcd      	ldr	r3, [pc, #820]	@ (8000b0c <MahonyAHRSupdateIMU+0x4d0>)
 80007d6:	edd3 7a00 	vldr	s15, [r3]
 80007da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007e2:	dd54      	ble.n	800088e <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 80007e4:	4bc9      	ldr	r3, [pc, #804]	@ (8000b0c <MahonyAHRSupdateIMU+0x4d0>)
 80007e6:	ed93 7a00 	vldr	s14, [r3]
 80007ea:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80007ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007f2:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000b10 <MahonyAHRSupdateIMU+0x4d4>
 80007f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80007fa:	4bc6      	ldr	r3, [pc, #792]	@ (8000b14 <MahonyAHRSupdateIMU+0x4d8>)
 80007fc:	edd3 7a00 	vldr	s15, [r3]
 8000800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000804:	4bc3      	ldr	r3, [pc, #780]	@ (8000b14 <MahonyAHRSupdateIMU+0x4d8>)
 8000806:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 800080a:	4bc0      	ldr	r3, [pc, #768]	@ (8000b0c <MahonyAHRSupdateIMU+0x4d0>)
 800080c:	ed93 7a00 	vldr	s14, [r3]
 8000810:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000814:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000818:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000b10 <MahonyAHRSupdateIMU+0x4d4>
 800081c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000820:	4bbd      	ldr	r3, [pc, #756]	@ (8000b18 <MahonyAHRSupdateIMU+0x4dc>)
 8000822:	edd3 7a00 	vldr	s15, [r3]
 8000826:	ee77 7a27 	vadd.f32	s15, s14, s15
 800082a:	4bbb      	ldr	r3, [pc, #748]	@ (8000b18 <MahonyAHRSupdateIMU+0x4dc>)
 800082c:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000830:	4bb6      	ldr	r3, [pc, #728]	@ (8000b0c <MahonyAHRSupdateIMU+0x4d0>)
 8000832:	ed93 7a00 	vldr	s14, [r3]
 8000836:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800083a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800083e:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000b10 <MahonyAHRSupdateIMU+0x4d4>
 8000842:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000846:	4bb5      	ldr	r3, [pc, #724]	@ (8000b1c <MahonyAHRSupdateIMU+0x4e0>)
 8000848:	edd3 7a00 	vldr	s15, [r3]
 800084c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000850:	4bb2      	ldr	r3, [pc, #712]	@ (8000b1c <MahonyAHRSupdateIMU+0x4e0>)
 8000852:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000856:	4baf      	ldr	r3, [pc, #700]	@ (8000b14 <MahonyAHRSupdateIMU+0x4d8>)
 8000858:	edd3 7a00 	vldr	s15, [r3]
 800085c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000860:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000864:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000868:	4bab      	ldr	r3, [pc, #684]	@ (8000b18 <MahonyAHRSupdateIMU+0x4dc>)
 800086a:	edd3 7a00 	vldr	s15, [r3]
 800086e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000872:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000876:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 800087a:	4ba8      	ldr	r3, [pc, #672]	@ (8000b1c <MahonyAHRSupdateIMU+0x4e0>)
 800087c:	edd3 7a00 	vldr	s15, [r3]
 8000880:	ed97 7a04 	vldr	s14, [r7, #16]
 8000884:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000888:	edc7 7a04 	vstr	s15, [r7, #16]
 800088c:	e00b      	b.n	80008a6 <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 800088e:	4ba1      	ldr	r3, [pc, #644]	@ (8000b14 <MahonyAHRSupdateIMU+0x4d8>)
 8000890:	f04f 0200 	mov.w	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000896:	4ba0      	ldr	r3, [pc, #640]	@ (8000b18 <MahonyAHRSupdateIMU+0x4dc>)
 8000898:	f04f 0200 	mov.w	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 800089e:	4b9f      	ldr	r3, [pc, #636]	@ (8000b1c <MahonyAHRSupdateIMU+0x4e0>)
 80008a0:	f04f 0200 	mov.w	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 80008a6:	4b9e      	ldr	r3, [pc, #632]	@ (8000b20 <MahonyAHRSupdateIMU+0x4e4>)
 80008a8:	ed93 7a00 	vldr	s14, [r3]
 80008ac:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80008b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008b4:	ed97 7a06 	vldr	s14, [r7, #24]
 80008b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008bc:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 80008c0:	4b97      	ldr	r3, [pc, #604]	@ (8000b20 <MahonyAHRSupdateIMU+0x4e4>)
 80008c2:	ed93 7a00 	vldr	s14, [r3]
 80008c6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80008ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80008d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008d6:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 80008da:	4b91      	ldr	r3, [pc, #580]	@ (8000b20 <MahonyAHRSupdateIMU+0x4e4>)
 80008dc:	ed93 7a00 	vldr	s14, [r3]
 80008e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80008e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80008ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f0:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 80008f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80008f8:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000b24 <MahonyAHRSupdateIMU+0x4e8>
 80008fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000900:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000904:	edd7 7a05 	vldr	s15, [r7, #20]
 8000908:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000b24 <MahonyAHRSupdateIMU+0x4e8>
 800090c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000910:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000914:	edd7 7a04 	vldr	s15, [r7, #16]
 8000918:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000b24 <MahonyAHRSupdateIMU+0x4e8>
 800091c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000920:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	ed93 7a00 	vldr	s14, [r3]
 800093c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000940:	eef1 6a67 	vneg.f32	s13, s15
 8000944:	edd7 7a06 	vldr	s15, [r7, #24]
 8000948:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800094c:	ed97 6a08 	vldr	s12, [r7, #32]
 8000950:	edd7 7a05 	vldr	s15, [r7, #20]
 8000954:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000958:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	330c      	adds	r3, #12
 8000960:	ed93 6a00 	vldr	s12, [r3]
 8000964:	edd7 7a04 	vldr	s15, [r7, #16]
 8000968:	ee66 7a27 	vmul.f32	s15, s12, s15
 800096c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	3304      	adds	r3, #4
 800097e:	ed93 7a00 	vldr	s14, [r3]
 8000982:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000986:	edd7 7a06 	vldr	s15, [r7, #24]
 800098a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800098e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000992:	edd7 7a04 	vldr	s15, [r7, #16]
 8000996:	ee66 7a27 	vmul.f32	s15, s12, s15
 800099a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	330c      	adds	r3, #12
 80009a2:	ed93 6a00 	vldr	s12, [r3]
 80009a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80009aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80009ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	3304      	adds	r3, #4
 80009b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009ba:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	3308      	adds	r3, #8
 80009c2:	ed93 7a00 	vldr	s14, [r3]
 80009c6:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80009ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80009ce:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80009d2:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 80009d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80009da:	ee66 7a27 	vmul.f32	s15, s12, s15
 80009de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	330c      	adds	r3, #12
 80009e6:	ed93 6a00 	vldr	s12, [r3]
 80009ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80009ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80009f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	3308      	adds	r3, #8
 80009fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009fe:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	330c      	adds	r3, #12
 8000a06:	ed93 7a00 	vldr	s14, [r3]
 8000a0a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000a0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a12:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000a16:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000a1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000a22:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000a26:	ed97 6a08 	vldr	s12, [r7, #32]
 8000a2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a2e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000a32:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	330c      	adds	r3, #12
 8000a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a3e:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	ed93 7a00 	vldr	s14, [r3]
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	edd3 7a00 	vldr	s15, [r3]
 8000a4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	3304      	adds	r3, #4
 8000a56:	edd3 6a00 	vldr	s13, [r3]
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	edd3 7a00 	vldr	s15, [r3]
 8000a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	3308      	adds	r3, #8
 8000a6e:	edd3 6a00 	vldr	s13, [r3]
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	3308      	adds	r3, #8
 8000a76:	edd3 7a00 	vldr	s15, [r3]
 8000a7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	330c      	adds	r3, #12
 8000a86:	edd3 6a00 	vldr	s13, [r3]
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	330c      	adds	r3, #12
 8000a8e:	edd3 7a00 	vldr	s15, [r3]
 8000a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a9e:	f000 f843 	bl	8000b28 <invSqrt>
 8000aa2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000aa6:	69fb      	ldr	r3, [r7, #28]
 8000aa8:	ed93 7a00 	vldr	s14, [r3]
 8000aac:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3304      	adds	r3, #4
 8000abe:	ed93 7a00 	vldr	s14, [r3]
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ace:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	3308      	adds	r3, #8
 8000ad6:	ed93 7a00 	vldr	s14, [r3]
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	3308      	adds	r3, #8
 8000ade:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ae6:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	330c      	adds	r3, #12
 8000aee:	ed93 7a00 	vldr	s14, [r3]
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	330c      	adds	r3, #12
 8000af6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000afe:	edc3 7a00 	vstr	s15, [r3]
}
 8000b02:	bf00      	nop
 8000b04:	3748      	adds	r7, #72	@ 0x48
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	240000bc 	.word	0x240000bc
 8000b10:	3a83126f 	.word	0x3a83126f
 8000b14:	240000c0 	.word	0x240000c0
 8000b18:	240000c4 	.word	0x240000c4
 8000b1c:	240000c8 	.word	0x240000c8
 8000b20:	24000000 	.word	0x24000000
 8000b24:	3a03126f 	.word	0x3a03126f

08000b28 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000b28:	b480      	push	{r7}
 8000b2a:	b087      	sub	sp, #28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000b32:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b36:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	105a      	asrs	r2, r3, #1
 8000b52:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <invSqrt+0x74>)
 8000b54:	1a9b      	subs	r3, r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000b58:	f107 030c 	add.w	r3, r7, #12
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000b60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000b64:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b74:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000b78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b84:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	ee07 3a90 	vmov	s15, r3
}
 8000b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b92:	371c      	adds	r7, #28
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	5f3759df 	.word	0x5f3759df

08000ba0 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088´«¸ÐÆ÷GPIO³õÊ¼»¯º¯Êý
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088´«¸ÐÆ÷Í¨ÐÅ³õÊ¼»¯º¯Êý
************************************************************************
**/
void BMI088_com_init(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0


}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <BMI088_delay_ms>:
* @retval:     	void
* @details:    	ÑÓ³ÙÖ¸¶¨ºÁÃëÊýµÄº¯Êý£¬»ùÓÚÎ¢ÃëÑÓ³ÙÊµÏÖ
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000bc6:	e003      	b.n	8000bd0 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000bc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bcc:	f000 f80a 	bl	8000be4 <BMI088_delay_us>
    while(ms--)
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	1e5a      	subs	r2, r3, #1
 8000bd4:	80fa      	strh	r2, [r7, #6]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1f6      	bne.n	8000bc8 <BMI088_delay_ms+0xc>
    }
}
 8000bda:	bf00      	nop
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <BMI088_delay_us>:
* @retval:     	void
* @details:    	Î¢Ãë¼¶ÑÓ³Ùº¯Êý£¬Ê¹ÓÃSysTick¶¨Ê±Æ÷ÊµÏÖ
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b089      	sub	sp, #36	@ 0x24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000c02:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <BMI088_delay_us+0x88>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000c08:	88fa      	ldrh	r2, [r7, #6]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	011b      	lsls	r3, r3, #4
 8000c0e:	1a9b      	subs	r3, r3, r2
 8000c10:	015b      	lsls	r3, r3, #5
 8000c12:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000c14:	4b15      	ldr	r3, [pc, #84]	@ (8000c6c <BMI088_delay_us+0x88>)
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000c1a:	4b14      	ldr	r3, [pc, #80]	@ (8000c6c <BMI088_delay_us+0x88>)
 8000c1c:	689b      	ldr	r3, [r3, #8]
 8000c1e:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	69fb      	ldr	r3, [r7, #28]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d0f8      	beq.n	8000c1a <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d206      	bcs.n	8000c3e <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000c30:	69fa      	ldr	r2, [r7, #28]
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4413      	add	r3, r2
 8000c3a:	61bb      	str	r3, [r7, #24]
 8000c3c:	e007      	b.n	8000c4e <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	1ad2      	subs	r2, r2, r3
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	4413      	add	r3, r2
 8000c48:	69ba      	ldr	r2, [r7, #24]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d200      	bcs.n	8000c5c <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000c5a:	e7de      	b.n	8000c1a <BMI088_delay_us+0x36>
            {
                break;
 8000c5c:	bf00      	nop
            }
        }
    }
}
 8000c5e:	bf00      	nop
 8000c60:	3724      	adds	r7, #36	@ 0x24
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000e010 	.word	0xe000e010

08000c70 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	½«BMI088¼ÓËÙ¶È¼ÆÆ¬Ñ¡ÐÅºÅÖÃµÍ£¬Ê¹Æä´¦ÓÚÑ¡ÖÐ×´Ì¬
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2101      	movs	r1, #1
 8000c78:	4802      	ldr	r0, [pc, #8]	@ (8000c84 <BMI088_ACCEL_NS_L+0x14>)
 8000c7a:	f004 fa17 	bl	80050ac <HAL_GPIO_WritePin>
}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	58020800 	.word	0x58020800

08000c88 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	½«BMI088¼ÓËÙ¶È¼ÆÆ¬Ñ¡ÐÅºÅÖÃ¸ß£¬Ê¹Æä´¦ÓÚ·ÇÑ¡ÖÐ×´Ì¬
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2101      	movs	r1, #1
 8000c90:	4802      	ldr	r0, [pc, #8]	@ (8000c9c <BMI088_ACCEL_NS_H+0x14>)
 8000c92:	f004 fa0b 	bl	80050ac <HAL_GPIO_WritePin>
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	58020800 	.word	0x58020800

08000ca0 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	½«BMI088ÍÓÂÝÒÇÆ¬Ñ¡ÐÅºÅÖÃµÍ£¬Ê¹Æä´¦ÓÚÑ¡ÖÐ×´Ì¬
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2108      	movs	r1, #8
 8000ca8:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <BMI088_GYRO_NS_L+0x14>)
 8000caa:	f004 f9ff 	bl	80050ac <HAL_GPIO_WritePin>
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	58020800 	.word	0x58020800

08000cb8 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	½«BMI088ÍÓÂÝÒÇÆ¬Ñ¡ÐÅºÅÖÃ¸ß£¬Ê¹Æä´¦ÓÚ·ÇÑ¡ÖÐ×´Ì¬
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2108      	movs	r1, #8
 8000cc0:	4802      	ldr	r0, [pc, #8]	@ (8000ccc <BMI088_GYRO_NS_H+0x14>)
 8000cc2:	f004 f9f3 	bl	80050ac <HAL_GPIO_WritePin>
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	58020800 	.word	0x58020800

08000cd0 <BMI088_read_write_byte>:
* @retval:     	uint8_t - ½ÓÊÕµ½µÄÊý¾Ý
* @details:    	Í¨¹ýBMI088Ê¹ÓÃµÄSPI×ÜÏß½øÐÐµ¥×Ö½ÚµÄ¶ÁÐ´²Ù×÷
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af02      	add	r7, sp, #8
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8000cda:	f107 020f 	add.w	r2, r7, #15
 8000cde:	1df9      	adds	r1, r7, #7
 8000ce0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ce4:	9300      	str	r3, [sp, #0]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	4803      	ldr	r0, [pc, #12]	@ (8000cf8 <BMI088_read_write_byte+0x28>)
 8000cea:	f007 f8c1 	bl	8007e70 <HAL_SPI_TransmitReceive>
    return rx_data;
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	24001240 	.word	0x24001240

08000cfc <BMI088_init>:
* @retval:     	uint8_t - ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
* @details:    	BMI088ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½GPIOï¿½ï¿½SPIï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½Ô¼ï¿½ï¿½ï¿½ï¿½Ù¶Èºï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÇµÄ³ï¿½Ê¼ï¿½ï¿½
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 8000d02:	2300      	movs	r3, #0
 8000d04:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 8000d06:	f7ff ff4b 	bl	8000ba0 <BMI088_GPIO_init>
    BMI088_com_init();
 8000d0a:	f7ff ff50 	bl	8000bae <BMI088_com_init>

    error |= bmi088_accel_init();
 8000d0e:	f000 f811 	bl	8000d34 <bmi088_accel_init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	461a      	mov	r2, r3
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8000d1c:	f000 f8c2 	bl	8000ea4 <bmi088_gyro_init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	461a      	mov	r2, r3
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	71fb      	strb	r3, [r7, #7]

    return error;
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <bmi088_accel_init>:
* @retval:     	uint8_t - ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
* @details:    	BMI088ï¿½ï¿½ï¿½Ù¶È´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Í¨ï¿½Å¼ï¿½é¡¢ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½Ã¼Ä´ï¿½ï¿½ï¿½Ð´ï¿½ë¼°ï¿½ï¿½ï¿½
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000d42:	f7ff ff95 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000d46:	2080      	movs	r0, #128	@ 0x80
 8000d48:	f7ff ffc2 	bl	8000cd0 <BMI088_read_write_byte>
 8000d4c:	2055      	movs	r0, #85	@ 0x55
 8000d4e:	f7ff ffbf 	bl	8000cd0 <BMI088_read_write_byte>
 8000d52:	2055      	movs	r0, #85	@ 0x55
 8000d54:	f7ff ffbc 	bl	8000cd0 <BMI088_read_write_byte>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	71bb      	strb	r3, [r7, #6]
 8000d5c:	f7ff ff94 	bl	8000c88 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000d60:	2096      	movs	r0, #150	@ 0x96
 8000d62:	f7ff ff3f 	bl	8000be4 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000d66:	f7ff ff83 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000d6a:	2080      	movs	r0, #128	@ 0x80
 8000d6c:	f7ff ffb0 	bl	8000cd0 <BMI088_read_write_byte>
 8000d70:	2055      	movs	r0, #85	@ 0x55
 8000d72:	f7ff ffad 	bl	8000cd0 <BMI088_read_write_byte>
 8000d76:	2055      	movs	r0, #85	@ 0x55
 8000d78:	f7ff ffaa 	bl	8000cd0 <BMI088_read_write_byte>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	71bb      	strb	r3, [r7, #6]
 8000d80:	f7ff ff82 	bl	8000c88 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000d84:	2096      	movs	r0, #150	@ 0x96
 8000d86:	f7ff ff2d 	bl	8000be4 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8000d8a:	f7ff ff71 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000d8e:	21b6      	movs	r1, #182	@ 0xb6
 8000d90:	207e      	movs	r0, #126	@ 0x7e
 8000d92:	f000 fa09 	bl	80011a8 <BMI088_write_single_reg>
 8000d96:	f7ff ff77 	bl	8000c88 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8000d9a:	2050      	movs	r0, #80	@ 0x50
 8000d9c:	f7ff ff0e 	bl	8000bbc <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000da0:	f7ff ff66 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000da4:	2080      	movs	r0, #128	@ 0x80
 8000da6:	f7ff ff93 	bl	8000cd0 <BMI088_read_write_byte>
 8000daa:	2055      	movs	r0, #85	@ 0x55
 8000dac:	f7ff ff90 	bl	8000cd0 <BMI088_read_write_byte>
 8000db0:	2055      	movs	r0, #85	@ 0x55
 8000db2:	f7ff ff8d 	bl	8000cd0 <BMI088_read_write_byte>
 8000db6:	4603      	mov	r3, r0
 8000db8:	71bb      	strb	r3, [r7, #6]
 8000dba:	f7ff ff65 	bl	8000c88 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000dbe:	2096      	movs	r0, #150	@ 0x96
 8000dc0:	f7ff ff10 	bl	8000be4 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000dc4:	f7ff ff54 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000dc8:	2080      	movs	r0, #128	@ 0x80
 8000dca:	f7ff ff81 	bl	8000cd0 <BMI088_read_write_byte>
 8000dce:	2055      	movs	r0, #85	@ 0x55
 8000dd0:	f7ff ff7e 	bl	8000cd0 <BMI088_read_write_byte>
 8000dd4:	2055      	movs	r0, #85	@ 0x55
 8000dd6:	f7ff ff7b 	bl	8000cd0 <BMI088_read_write_byte>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71bb      	strb	r3, [r7, #6]
 8000dde:	f7ff ff53 	bl	8000c88 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000de2:	2096      	movs	r0, #150	@ 0x96
 8000de4:	f7ff fefe 	bl	8000be4 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8000de8:	79bb      	ldrb	r3, [r7, #6]
 8000dea:	2b1e      	cmp	r3, #30
 8000dec:	d001      	beq.n	8000df2 <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8000dee:	23ff      	movs	r3, #255	@ 0xff
 8000df0:	e052      	b.n	8000e98 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	71fb      	strb	r3, [r7, #7]
 8000df6:	e04b      	b.n	8000e90 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8000df8:	f7ff ff3a 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000dfc:	79fa      	ldrb	r2, [r7, #7]
 8000dfe:	4928      	ldr	r1, [pc, #160]	@ (8000ea0 <bmi088_accel_init+0x16c>)
 8000e00:	4613      	mov	r3, r2
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	4413      	add	r3, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	7818      	ldrb	r0, [r3, #0]
 8000e0a:	79fa      	ldrb	r2, [r7, #7]
 8000e0c:	4924      	ldr	r1, [pc, #144]	@ (8000ea0 <bmi088_accel_init+0x16c>)
 8000e0e:	4613      	mov	r3, r2
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	4413      	add	r3, r2
 8000e14:	440b      	add	r3, r1
 8000e16:	3301      	adds	r3, #1
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f000 f9c4 	bl	80011a8 <BMI088_write_single_reg>
 8000e20:	f7ff ff32 	bl	8000c88 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000e24:	2096      	movs	r0, #150	@ 0x96
 8000e26:	f7ff fedd 	bl	8000be4 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 8000e2a:	f7ff ff21 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000e2e:	79fa      	ldrb	r2, [r7, #7]
 8000e30:	491b      	ldr	r1, [pc, #108]	@ (8000ea0 <bmi088_accel_init+0x16c>)
 8000e32:	4613      	mov	r3, r2
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4413      	add	r3, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff ff44 	bl	8000cd0 <BMI088_read_write_byte>
 8000e48:	2055      	movs	r0, #85	@ 0x55
 8000e4a:	f7ff ff41 	bl	8000cd0 <BMI088_read_write_byte>
 8000e4e:	2055      	movs	r0, #85	@ 0x55
 8000e50:	f7ff ff3e 	bl	8000cd0 <BMI088_read_write_byte>
 8000e54:	4603      	mov	r3, r0
 8000e56:	71bb      	strb	r3, [r7, #6]
 8000e58:	f7ff ff16 	bl	8000c88 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000e5c:	2096      	movs	r0, #150	@ 0x96
 8000e5e:	f7ff fec1 	bl	8000be4 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 8000e62:	79fa      	ldrb	r2, [r7, #7]
 8000e64:	490e      	ldr	r1, [pc, #56]	@ (8000ea0 <bmi088_accel_init+0x16c>)
 8000e66:	4613      	mov	r3, r2
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	4413      	add	r3, r2
 8000e6c:	440b      	add	r3, r1
 8000e6e:	3301      	adds	r3, #1
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	79ba      	ldrb	r2, [r7, #6]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d008      	beq.n	8000e8a <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8000e78:	79fa      	ldrb	r2, [r7, #7]
 8000e7a:	4909      	ldr	r1, [pc, #36]	@ (8000ea0 <bmi088_accel_init+0x16c>)
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	3302      	adds	r3, #2
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	e006      	b.n	8000e98 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	71fb      	strb	r3, [r7, #7]
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	2b05      	cmp	r3, #5
 8000e94:	d9b0      	bls.n	8000df8 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 8000e96:	2300      	movs	r3, #0
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	2400000c 	.word	0x2400000c

08000ea4 <bmi088_gyro_init>:
* @retval:     	uint8_t - ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
* @details:    	BMI088ï¿½ï¿½ï¿½ï¿½ï¿½Ç´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Í¨ï¿½Å¼ï¿½é¡¢ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½Ã¼Ä´ï¿½ï¿½ï¿½Ð´ï¿½ë¼°ï¿½ï¿½ï¿½
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000eb2:	f7ff fef5 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000eb6:	1dbb      	adds	r3, r7, #6
 8000eb8:	4619      	mov	r1, r3
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f000 f988 	bl	80011d0 <BMI088_read_single_reg>
 8000ec0:	f7ff fefa 	bl	8000cb8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000ec4:	2096      	movs	r0, #150	@ 0x96
 8000ec6:	f7ff fe8d 	bl	8000be4 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000eca:	f7ff fee9 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000ece:	1dbb      	adds	r3, r7, #6
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f000 f97c 	bl	80011d0 <BMI088_read_single_reg>
 8000ed8:	f7ff feee 	bl	8000cb8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000edc:	2096      	movs	r0, #150	@ 0x96
 8000ede:	f7ff fe81 	bl	8000be4 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 8000ee2:	f7ff fedd 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000ee6:	21b6      	movs	r1, #182	@ 0xb6
 8000ee8:	2014      	movs	r0, #20
 8000eea:	f000 f95d 	bl	80011a8 <BMI088_write_single_reg>
 8000eee:	f7ff fee3 	bl	8000cb8 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8000ef2:	2050      	movs	r0, #80	@ 0x50
 8000ef4:	f7ff fe62 	bl	8000bbc <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000ef8:	f7ff fed2 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000efc:	1dbb      	adds	r3, r7, #6
 8000efe:	4619      	mov	r1, r3
 8000f00:	2000      	movs	r0, #0
 8000f02:	f000 f965 	bl	80011d0 <BMI088_read_single_reg>
 8000f06:	f7ff fed7 	bl	8000cb8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000f0a:	2096      	movs	r0, #150	@ 0x96
 8000f0c:	f7ff fe6a 	bl	8000be4 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000f10:	f7ff fec6 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000f14:	1dbb      	adds	r3, r7, #6
 8000f16:	4619      	mov	r1, r3
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 f959 	bl	80011d0 <BMI088_read_single_reg>
 8000f1e:	f7ff fecb 	bl	8000cb8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000f22:	2096      	movs	r0, #150	@ 0x96
 8000f24:	f7ff fe5e 	bl	8000be4 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 8000f28:	79bb      	ldrb	r3, [r7, #6]
 8000f2a:	2b0f      	cmp	r3, #15
 8000f2c:	d001      	beq.n	8000f32 <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 8000f2e:	23ff      	movs	r3, #255	@ 0xff
 8000f30:	e049      	b.n	8000fc6 <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8000f32:	2300      	movs	r3, #0
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	e042      	b.n	8000fbe <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 8000f38:	f7ff feb2 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000f3c:	79fa      	ldrb	r2, [r7, #7]
 8000f3e:	4924      	ldr	r1, [pc, #144]	@ (8000fd0 <bmi088_gyro_init+0x12c>)
 8000f40:	4613      	mov	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4413      	add	r3, r2
 8000f46:	440b      	add	r3, r1
 8000f48:	7818      	ldrb	r0, [r3, #0]
 8000f4a:	79fa      	ldrb	r2, [r7, #7]
 8000f4c:	4920      	ldr	r1, [pc, #128]	@ (8000fd0 <bmi088_gyro_init+0x12c>)
 8000f4e:	4613      	mov	r3, r2
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	4413      	add	r3, r2
 8000f54:	440b      	add	r3, r1
 8000f56:	3301      	adds	r3, #1
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f000 f924 	bl	80011a8 <BMI088_write_single_reg>
 8000f60:	f7ff feaa 	bl	8000cb8 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000f64:	2096      	movs	r0, #150	@ 0x96
 8000f66:	f7ff fe3d 	bl	8000be4 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 8000f6a:	f7ff fe99 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8000f6e:	79fa      	ldrb	r2, [r7, #7]
 8000f70:	4917      	ldr	r1, [pc, #92]	@ (8000fd0 <bmi088_gyro_init+0x12c>)
 8000f72:	4613      	mov	r3, r2
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	4413      	add	r3, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	1dba      	adds	r2, r7, #6
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 f925 	bl	80011d0 <BMI088_read_single_reg>
 8000f86:	f7ff fe97 	bl	8000cb8 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000f8a:	2096      	movs	r0, #150	@ 0x96
 8000f8c:	f7ff fe2a 	bl	8000be4 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8000f90:	79fa      	ldrb	r2, [r7, #7]
 8000f92:	490f      	ldr	r1, [pc, #60]	@ (8000fd0 <bmi088_gyro_init+0x12c>)
 8000f94:	4613      	mov	r3, r2
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	4413      	add	r3, r2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	79bb      	ldrb	r3, [r7, #6]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d008      	beq.n	8000fb8 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	4909      	ldr	r1, [pc, #36]	@ (8000fd0 <bmi088_gyro_init+0x12c>)
 8000faa:	4613      	mov	r3, r2
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4413      	add	r3, r2
 8000fb0:	440b      	add	r3, r1
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	e006      	b.n	8000fc6 <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	71fb      	strb	r3, [r7, #7]
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	2b05      	cmp	r3, #5
 8000fc2:	d9b9      	bls.n	8000f38 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	24000020 	.word	0x24000020

08000fd4 <BMI088_read>:
* @retval:     	void
* @details:    	ï¿½ï¿½È¡BMI088ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ù¶È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Çºï¿½ï¿½Â¶ï¿½
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8000fea:	f7ff fe41 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8000fee:	2092      	movs	r0, #146	@ 0x92
 8000ff0:	f7ff fe6e 	bl	8000cd0 <BMI088_read_write_byte>
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	2206      	movs	r2, #6
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	2012      	movs	r0, #18
 8000ffe:	f000 f8ff 	bl	8001200 <BMI088_read_muli_reg>
 8001002:	f7ff fe41 	bl	8000c88 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 8001006:	7d7b      	ldrb	r3, [r7, #21]
 8001008:	b21b      	sxth	r3, r3
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	7d3b      	ldrb	r3, [r7, #20]
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8001016:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001022:	4b5f      	ldr	r3, [pc, #380]	@ (80011a0 <BMI088_read+0x1cc>)
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001032:	7dfb      	ldrb	r3, [r7, #23]
 8001034:	b21b      	sxth	r3, r3
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	7dbb      	ldrb	r3, [r7, #22]
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8001042:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800104e:	4b54      	ldr	r3, [pc, #336]	@ (80011a0 <BMI088_read+0x1cc>)
 8001050:	edd3 7a00 	vldr	s15, [r3]
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	3304      	adds	r3, #4
 8001058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105c:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8001060:	7e7b      	ldrb	r3, [r7, #25]
 8001062:	b21b      	sxth	r3, r3
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b21a      	sxth	r2, r3
 8001068:	7e3b      	ldrb	r3, [r7, #24]
 800106a:	b21b      	sxth	r3, r3
 800106c:	4313      	orrs	r3, r2
 800106e:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8001070:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001074:	ee07 3a90 	vmov	s15, r3
 8001078:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107c:	4b48      	ldr	r3, [pc, #288]	@ (80011a0 <BMI088_read+0x1cc>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	3308      	adds	r3, #8
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 800108e:	f7ff fe07 	bl	8000ca0 <BMI088_GYRO_NS_L>
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	2208      	movs	r2, #8
 8001098:	4619      	mov	r1, r3
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f8b0 	bl	8001200 <BMI088_read_muli_reg>
 80010a0:	f7ff fe0a 	bl	8000cb8 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 80010a4:	7d3b      	ldrb	r3, [r7, #20]
 80010a6:	2b0f      	cmp	r3, #15
 80010a8:	d143      	bne.n	8001132 <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	7dbb      	ldrb	r3, [r7, #22]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80010ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80010be:	ee07 3a90 	vmov	s15, r3
 80010c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c6:	4b37      	ldr	r3, [pc, #220]	@ (80011a4 <BMI088_read+0x1d0>)
 80010c8:	edd3 7a00 	vldr	s15, [r3]
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80010d6:	7e7b      	ldrb	r3, [r7, #25]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	7e3b      	ldrb	r3, [r7, #24]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80010e6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80010ea:	ee07 3a90 	vmov	s15, r3
 80010ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010f2:	4b2c      	ldr	r3, [pc, #176]	@ (80011a4 <BMI088_read+0x1d0>)
 80010f4:	edd3 7a00 	vldr	s15, [r3]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3304      	adds	r3, #4
 80010fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001100:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8001104:	7efb      	ldrb	r3, [r7, #27]
 8001106:	b21b      	sxth	r3, r3
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	7ebb      	ldrb	r3, [r7, #26]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001114:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001118:	ee07 3a90 	vmov	s15, r3
 800111c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001120:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <BMI088_read+0x1d0>)
 8001122:	edd3 7a00 	vldr	s15, [r3]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3308      	adds	r3, #8
 800112a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112e:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 8001132:	f7ff fd9d 	bl	8000c70 <BMI088_ACCEL_NS_L>
 8001136:	20a2      	movs	r0, #162	@ 0xa2
 8001138:	f7ff fdca 	bl	8000cd0 <BMI088_read_write_byte>
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	2202      	movs	r2, #2
 8001142:	4619      	mov	r1, r3
 8001144:	2022      	movs	r0, #34	@ 0x22
 8001146:	f000 f85b 	bl	8001200 <BMI088_read_muli_reg>
 800114a:	f7ff fd9d 	bl	8000c88 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 800114e:	7d3b      	ldrb	r3, [r7, #20]
 8001150:	b21b      	sxth	r3, r3
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	b21a      	sxth	r2, r3
 8001156:	7d7b      	ldrb	r3, [r7, #21]
 8001158:	095b      	lsrs	r3, r3, #5
 800115a:	b2db      	uxtb	r3, r3
 800115c:	b21b      	sxth	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8001162:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800116a:	db04      	blt.n	8001176 <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 800116c:	8bfb      	ldrh	r3, [r7, #30]
 800116e:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001172:	b29b      	uxth	r3, r3
 8001174:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8001176:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001182:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800118e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	edc3 7a00 	vstr	s15, [r3]
}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	24000004 	.word	0x24000004
 80011a4:	24000008 	.word	0x24000008

080011a8 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	ï¿½ï¿½BMI088ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ëµ¥ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	460a      	mov	r2, r1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	4613      	mov	r3, r2
 80011b6:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fd88 	bl	8000cd0 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 80011c0:	79bb      	ldrb	r3, [r7, #6]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fd84 	bl	8000cd0 <BMI088_read_write_byte>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	ï¿½ï¿½BMI088ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	6039      	str	r1, [r7, #0]
 80011da:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fd73 	bl	8000cd0 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 80011ea:	2055      	movs	r0, #85	@ 0x55
 80011ec:	f7ff fd70 	bl	8000cd0 <BMI088_read_write_byte>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	701a      	strb	r2, [r3, #0]
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	ï¿½ï¿½BMI088ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	6039      	str	r1, [r7, #0]
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001216:	b2db      	uxtb	r3, r3
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fd59 	bl	8000cd0 <BMI088_read_write_byte>

    while (len != 0)
 800121e:	e00c      	b.n	800123a <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001220:	2055      	movs	r0, #85	@ 0x55
 8001222:	f7ff fd55 	bl	8000cd0 <BMI088_read_write_byte>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	701a      	strb	r2, [r3, #0]
        buf++;
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	603b      	str	r3, [r7, #0]
        len--;
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	3b01      	subs	r3, #1
 8001238:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 800123a:	79bb      	ldrb	r3, [r7, #6]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1ef      	bne.n	8001220 <BMI088_read_muli_reg+0x20>
    }
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <bsp_can_init>:
* @retval:     	void
* @details:    	CAN ä½¿è½
************************************************************************
**/
void bsp_can_init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	can_filter_init();
 8001250:	f000 f820 	bl	8001294 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //å¼å¯FDCAN
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <bsp_can_init+0x3c>)
 8001256:	f002 fe06 	bl	8003e66 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 800125a:	480c      	ldr	r0, [pc, #48]	@ (800128c <bsp_can_init+0x40>)
 800125c:	f002 fe03 	bl	8003e66 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 8001260:	480b      	ldr	r0, [pc, #44]	@ (8001290 <bsp_can_init+0x44>)
 8001262:	f002 fe00 	bl	8003e66 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2101      	movs	r1, #1
 800126a:	4807      	ldr	r0, [pc, #28]	@ (8001288 <bsp_can_init+0x3c>)
 800126c:	f002 ffee 	bl	800424c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	2101      	movs	r1, #1
 8001274:	4805      	ldr	r0, [pc, #20]	@ (800128c <bsp_can_init+0x40>)
 8001276:	f002 ffe9 	bl	800424c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2101      	movs	r1, #1
 800127e:	4804      	ldr	r0, [pc, #16]	@ (8001290 <bsp_can_init+0x44>)
 8001280:	f002 ffe4 	bl	800424c <HAL_FDCAN_ActivateNotification>
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	24000104 	.word	0x24000104
 800128c:	240001a4 	.word	0x240001a4
 8001290:	24000244 	.word	0x24000244

08001294 <can_filter_init>:
* @retval:     	void
* @details:    	CANæ»¤æ³¢å¨åå§å
************************************************************************
**/
void can_filter_init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //æ åID
 800129a:	2300      	movs	r3, #0
 800129c:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //æ»¤æ³¢å¨ç´¢å¼
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 80012a2:	2302      	movs	r3, #2
 80012a4:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //è¿æ»¤å¨0å³èå°FIFO0
 80012a6:	2301      	movs	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //æ¥æ¶ID2
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	480a      	ldr	r0, [pc, #40]	@ (80012e0 <can_filter_init+0x4c>)
 80012b8:	f002 fce6 	bl	8003c88 <HAL_FDCAN_ConfigFilter>
	//æç»æ¥æ¶å¹éä¸æåçæ åIDåæ©å±ID,ä¸æ¥åè¿ç¨å¸§
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 80012bc:	2301      	movs	r3, #1
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2301      	movs	r3, #1
 80012c2:	2202      	movs	r2, #2
 80012c4:	2102      	movs	r1, #2
 80012c6:	4806      	ldr	r0, [pc, #24]	@ (80012e0 <can_filter_init+0x4c>)
 80012c8:	f002 fd54 	bl	8003d74 <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 80012cc:	2201      	movs	r2, #1
 80012ce:	2101      	movs	r1, #1
 80012d0:	4803      	ldr	r0, [pc, #12]	@ (80012e0 <can_filter_init+0x4c>)
 80012d2:	f002 fd7c 	bl	8003dce <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 80012d6:	bf00      	nop
 80012d8:	3720      	adds	r7, #32
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	24000104 	.word	0x24000104

080012e4 <fdcanx_send_data>:
* @retval:     	void
* @details:    	åéæ°æ®
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08e      	sub	sp, #56	@ 0x38
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	460b      	mov	r3, r1
 80012f2:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 80012f4:	897b      	ldrh	r3, [r7, #10]
 80012f6:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	2b08      	cmp	r3, #8
 8001304:	d801      	bhi.n	800130a <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	623b      	str	r3, [r7, #32]
	if(len==12)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	2b0c      	cmp	r3, #12
 800130e:	d101      	bne.n	8001314 <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001310:	2309      	movs	r3, #9
 8001312:	623b      	str	r3, [r7, #32]
	if(len==16)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	2b10      	cmp	r3, #16
 8001318:	d101      	bne.n	800131e <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 800131a:	230a      	movs	r3, #10
 800131c:	623b      	str	r3, [r7, #32]
	if(len==20)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	2b14      	cmp	r3, #20
 8001322:	d101      	bne.n	8001328 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 8001324:	230b      	movs	r3, #11
 8001326:	623b      	str	r3, [r7, #32]
	if(len==24)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	2b18      	cmp	r3, #24
 800132c:	d101      	bne.n	8001332 <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 800132e:	230c      	movs	r3, #12
 8001330:	623b      	str	r3, [r7, #32]
	if(len==32)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	2b20      	cmp	r3, #32
 8001336:	d101      	bne.n	800133c <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 8001338:	230d      	movs	r3, #13
 800133a:	623b      	str	r3, [r7, #32]
	if(len==48)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	2b30      	cmp	r3, #48	@ 0x30
 8001340:	d101      	bne.n	8001346 <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 8001342:	230e      	movs	r3, #14
 8001344:	623b      	str	r3, [r7, #32]
	if(len==64)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	2b40      	cmp	r3, #64	@ 0x40
 800134a:	d101      	bne.n	8001350 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 800134c:	230f      	movs	r3, #15
 800134e:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 8001350:	2300      	movs	r3, #0
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 8001354:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 800135a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800135e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 8001360:	2300      	movs	r3, #0
 8001362:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 8001364:	2300      	movs	r3, #0
 8001366:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	4619      	mov	r1, r3
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f002 fda3 	bl	8003ebc <HAL_FDCAN_AddMessageToTxFifoQ>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <fdcanx_send_data+0x9c>
		return 1;//åé
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <fdcanx_send_data+0x9e>
	return 0;	
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3738      	adds	r7, #56	@ 0x38
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <fdcanx_receive>:
* @retval:     	æ¥æ¶çæ°æ®é¿åº¦
* @details:    	æ¥æ¶æ°æ®
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 800138a:	b580      	push	{r7, lr}
 800138c:	b090      	sub	sp, #64	@ 0x40
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 8001396:	f107 0214 	add.w	r2, r7, #20
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2140      	movs	r1, #64	@ 0x40
 800139e:	68f8      	ldr	r0, [r7, #12]
 80013a0:	f002 fde8 	bl	8003f74 <HAL_FDCAN_GetRxMessage>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d136      	bne.n	8001418 <fdcanx_receive+0x8e>
	{
		*rec_id = pRxHeader.Identifier;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 80013b2:	6a3b      	ldr	r3, [r7, #32]
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	d802      	bhi.n	80013be <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 80013b8:	6a3b      	ldr	r3, [r7, #32]
 80013ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 80013be:	6a3b      	ldr	r3, [r7, #32]
 80013c0:	2b09      	cmp	r3, #9
 80013c2:	d802      	bhi.n	80013ca <fdcanx_receive+0x40>
			len = 12;
 80013c4:	230c      	movs	r3, #12
 80013c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 80013ca:	6a3b      	ldr	r3, [r7, #32]
 80013cc:	2b0a      	cmp	r3, #10
 80013ce:	d802      	bhi.n	80013d6 <fdcanx_receive+0x4c>
			len = 16;
 80013d0:	2310      	movs	r3, #16
 80013d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 80013d6:	6a3b      	ldr	r3, [r7, #32]
 80013d8:	2b0b      	cmp	r3, #11
 80013da:	d802      	bhi.n	80013e2 <fdcanx_receive+0x58>
			len = 20;
 80013dc:	2314      	movs	r3, #20
 80013de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 80013e2:	6a3b      	ldr	r3, [r7, #32]
 80013e4:	2b0c      	cmp	r3, #12
 80013e6:	d802      	bhi.n	80013ee <fdcanx_receive+0x64>
			len = 24;
 80013e8:	2318      	movs	r3, #24
 80013ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 80013ee:	6a3b      	ldr	r3, [r7, #32]
 80013f0:	2b0d      	cmp	r3, #13
 80013f2:	d802      	bhi.n	80013fa <fdcanx_receive+0x70>
			len = 32;
 80013f4:	2320      	movs	r3, #32
 80013f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 80013fa:	6a3b      	ldr	r3, [r7, #32]
 80013fc:	2b0e      	cmp	r3, #14
 80013fe:	d802      	bhi.n	8001406 <fdcanx_receive+0x7c>
			len = 48;
 8001400:	2330      	movs	r3, #48	@ 0x30
 8001402:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 8001406:	6a3b      	ldr	r3, [r7, #32]
 8001408:	2b0f      	cmp	r3, #15
 800140a:	d802      	bhi.n	8001412 <fdcanx_receive+0x88>
			len = 64;
 800140c:	2340      	movs	r3, #64	@ 0x40
 800140e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		
		return len;//æ¥æ¶æ°æ®
 8001412:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001416:	e000      	b.n	800141a <fdcanx_receive+0x90>
	}
	return 0;	
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3740      	adds	r7, #64	@ 0x40
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 8001428:	4a03      	ldr	r2, [pc, #12]	@ (8001438 <fdcan1_rx_callback+0x14>)
 800142a:	4904      	ldr	r1, [pc, #16]	@ (800143c <fdcan1_rx_callback+0x18>)
 800142c:	4804      	ldr	r0, [pc, #16]	@ (8001440 <fdcan1_rx_callback+0x1c>)
 800142e:	f7ff ffac 	bl	800138a <fdcanx_receive>
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	240000cc 	.word	0x240000cc
 800143c:	240000d4 	.word	0x240000d4
 8001440:	24000104 	.word	0x24000104

08001444 <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8001448:	4a03      	ldr	r2, [pc, #12]	@ (8001458 <fdcan2_rx_callback+0x14>)
 800144a:	4904      	ldr	r1, [pc, #16]	@ (800145c <fdcan2_rx_callback+0x18>)
 800144c:	4804      	ldr	r0, [pc, #16]	@ (8001460 <fdcan2_rx_callback+0x1c>)
 800144e:	f7ff ff9c 	bl	800138a <fdcanx_receive>
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	240000d8 	.word	0x240000d8
 800145c:	240000e0 	.word	0x240000e0
 8001460:	240001a4 	.word	0x240001a4

08001464 <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001468:	4a03      	ldr	r2, [pc, #12]	@ (8001478 <fdcan3_rx_callback+0x14>)
 800146a:	4904      	ldr	r1, [pc, #16]	@ (800147c <fdcan3_rx_callback+0x18>)
 800146c:	4804      	ldr	r0, [pc, #16]	@ (8001480 <fdcan3_rx_callback+0x1c>)
 800146e:	f7ff ff8c 	bl	800138a <fdcanx_receive>
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	240000e4 	.word	0x240000e4
 800147c:	240000ec 	.word	0x240000ec
 8001480:	24000244 	.word	0x24000244

08001484 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <HAL_FDCAN_RxFifo0Callback+0x38>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 8001496:	f7ff ffc5 	bl	8001424 <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d101      	bne.n	80014a6 <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 80014a2:	f7ff ffcf 	bl	8001444 <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 80014ae:	f7ff ffd9 	bl	8001464 <fdcan3_rx_callback>
	}
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	24000104 	.word	0x24000104
 80014c0:	240001a4 	.word	0x240001a4
 80014c4:	24000244 	.word	0x24000244

080014c8 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80014cc:	2104      	movs	r1, #4
 80014ce:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <Buzzer_Init+0x1c>)
 80014d0:	f007 fc4a 	bl	8008d68 <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 80014d4:	f000 f840 	bl	8001558 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <Buzzer_Init+0x20>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	24001314 	.word	0x24001314
 80014e8:	240000ee 	.word	0x240000ee

080014ec <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d102      	bne.n	8001502 <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 80014fc:	f000 f82c 	bl	8001558 <Buzzer_Stop>
        return;
 8001500:	e00a      	b.n	8001518 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f80c 	bl	8001520 <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d004      	beq.n	8001518 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 800150e:	6838      	ldr	r0, [r7, #0]
 8001510:	f00b fb21 	bl	800cb56 <osDelay>
        Buzzer_Stop();
 8001514:	f000 f820 	bl	8001558 <Buzzer_Stop>
    }
}
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d102      	bne.n	8001534 <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 800152e:	f000 f813 	bl	8001558 <Buzzer_Stop>
        return;
 8001532:	e00a      	b.n	800154a <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 f865 	bl	8001604 <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 800153a:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <Buzzer_PlayToneAsync+0x30>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f000 f88e 	bl	8001660 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 8001544:	4b03      	ldr	r3, [pc, #12]	@ (8001554 <Buzzer_PlayToneAsync+0x34>)
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
}
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	24000032 	.word	0x24000032
 8001554:	240000ee 	.word	0x240000ee

08001558 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <Buzzer_Stop+0x1c>)
 800155e:	2200      	movs	r2, #0
 8001560:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 8001562:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <Buzzer_Stop+0x20>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40001800 	.word	0x40001800
 8001578:	240000ee 	.word	0x240000ee

0800157c <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b64      	cmp	r3, #100	@ 0x64
 800158a:	d901      	bls.n	8001590 <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 800158c:	2364      	movs	r3, #100	@ 0x64
 800158e:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 8001590:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <Buzzer_SetVolume+0x34>)
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 8001596:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <Buzzer_SetVolume+0x38>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d104      	bne.n	80015a8 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 800159e:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <Buzzer_SetVolume+0x34>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 f85c 	bl	8001660 <Buzzer_SetDutyCycle>
    }
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	24000032 	.word	0x24000032
 80015b4:	240000ee 	.word	0x240000ee

080015b8 <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	4613      	mov	r3, r2
 80015c4:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 80015c6:	2300      	movs	r3, #0
 80015c8:	75fb      	strb	r3, [r7, #23]
 80015ca:	e012      	b.n	80015f2 <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4413      	add	r3, r2
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	4413      	add	r3, r2
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f7ff ff83 	bl	80014ec <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 80015e6:	2032      	movs	r0, #50	@ 0x32
 80015e8:	f00b fab5 	bl	800cb56 <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	3301      	adds	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
 80015f2:	7dfa      	ldrb	r2, [r7, #23]
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d3e8      	bcc.n	80015cc <Buzzer_PlayMelody+0x14>
    }
}
 80015fa:	bf00      	nop
 80015fc:	bf00      	nop
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d01a      	beq.n	8001648 <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <Buzzer_SetFrequency+0x50>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <Buzzer_SetFrequency+0x54>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	fbb2 f2f3 	udiv	r2, r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	3b01      	subs	r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <Buzzer_SetFrequency+0x2e>
 800162e:	2301      	movs	r3, #1
 8001630:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001638:	d302      	bcc.n	8001640 <Buzzer_SetFrequency+0x3c>
 800163a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800163e:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001640:	4a06      	ldr	r2, [pc, #24]	@ (800165c <Buzzer_SetFrequency+0x58>)
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001646:	e000      	b.n	800164a <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001648:	bf00      	nop
}
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	24000034 	.word	0x24000034
 8001658:	24000038 	.word	0x24000038
 800165c:	40001800 	.word	0x40001800

08001660 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b64      	cmp	r3, #100	@ 0x64
 800166e:	d901      	bls.n	8001674 <Buzzer_SetDutyCycle+0x14>
 8001670:	2364      	movs	r3, #100	@ 0x64
 8001672:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <Buzzer_SetDutyCycle+0x40>)
 8001676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001678:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	4a08      	ldr	r2, [pc, #32]	@ (80016a4 <Buzzer_SetDutyCycle+0x44>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	095b      	lsrs	r3, r3, #5
 800168a:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 800168c:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <Buzzer_SetDutyCycle+0x40>)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40001800 	.word	0x40001800
 80016a4:	51eb851f 	.word	0x51eb851f

080016a8 <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a09      	ldr	r2, [pc, #36]	@ (80016e0 <HAL_UARTEx_RxEventCallback+0x38>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d10c      	bne.n	80016d8 <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 80016be:	887b      	ldrh	r3, [r7, #2]
 80016c0:	2b12      	cmp	r3, #18
 80016c2:	d804      	bhi.n	80016ce <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 80016c4:	4907      	ldr	r1, [pc, #28]	@ (80016e4 <HAL_UARTEx_RxEventCallback+0x3c>)
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <HAL_UARTEx_RxEventCallback+0x40>)
 80016c8:	f00d ff24 	bl	800f514 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 80016cc:	e004      	b.n	80016d8 <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 80016ce:	2212      	movs	r2, #18
 80016d0:	2100      	movs	r1, #0
 80016d2:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <HAL_UARTEx_RxEventCallback+0x3c>)
 80016d4:	f00e fd3c 	bl	8010150 <memset>
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40005000 	.word	0x40005000
 80016e4:	240000f0 	.word	0x240000f0
 80016e8:	24005294 	.word	0x24005294

080016ec <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <HAL_UART_ErrorCallback+0x44>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d105      	bne.n	800170a <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 80016fe:	2212      	movs	r2, #18
 8001700:	2100      	movs	r1, #0
 8001702:	480c      	ldr	r0, [pc, #48]	@ (8001734 <HAL_UART_ErrorCallback+0x48>)
 8001704:	f00e fd24 	bl	8010150 <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
	}
}
 8001708:	e00d      	b.n	8001726 <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <HAL_UART_ErrorCallback+0x4c>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d108      	bne.n	8001726 <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	220f      	movs	r2, #15
 800171a:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 800171c:	2220      	movs	r2, #32
 800171e:	4907      	ldr	r1, [pc, #28]	@ (800173c <HAL_UART_ErrorCallback+0x50>)
 8001720:	4807      	ldr	r0, [pc, #28]	@ (8001740 <HAL_UART_ErrorCallback+0x54>)
 8001722:	f008 fbcd 	bl	8009ec0 <HAL_UART_Receive_IT>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40005000 	.word	0x40005000
 8001734:	240000f0 	.word	0x240000f0
 8001738:	40011c00 	.word	0x40011c00
 800173c:	240053bc 	.word	0x240053bc
 8001740:	24001360 	.word	0x24001360

08001744 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001744:	b5b0      	push	{r4, r5, r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a18      	ldr	r2, [pc, #96]	@ (80017b4 <HAL_UART_RxCpltCallback+0x70>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d104      	bne.n	8001760 <HAL_UART_RxCpltCallback+0x1c>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 8001756:	4918      	ldr	r1, [pc, #96]	@ (80017b8 <HAL_UART_RxCpltCallback+0x74>)
 8001758:	4818      	ldr	r0, [pc, #96]	@ (80017bc <HAL_UART_RxCpltCallback+0x78>)
 800175a:	f00d fedb 	bl	800f514 <DJI_NDJ_REMOTE_PROCESS>
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
        
        // Re-arm receive AFTER processing the data
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
    }
}
 800175e:	e025      	b.n	80017ac <HAL_UART_RxCpltCallback+0x68>
    else if(huart->Instance == USART10)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a16      	ldr	r2, [pc, #88]	@ (80017c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d120      	bne.n	80017ac <HAL_UART_RxCpltCallback+0x68>
        memcpy(&armor_data, rx_buffer, NUM_FLOATS * 4);
 800176a:	4a16      	ldr	r2, [pc, #88]	@ (80017c4 <HAL_UART_RxCpltCallback+0x80>)
 800176c:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <HAL_UART_RxCpltCallback+0x84>)
 800176e:	4614      	mov	r4, r2
 8001770:	461d      	mov	r5, r3
 8001772:	6828      	ldr	r0, [r5, #0]
 8001774:	6869      	ldr	r1, [r5, #4]
 8001776:	68aa      	ldr	r2, [r5, #8]
 8001778:	68eb      	ldr	r3, [r5, #12]
 800177a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800177c:	6928      	ldr	r0, [r5, #16]
 800177e:	6969      	ldr	r1, [r5, #20]
 8001780:	69aa      	ldr	r2, [r5, #24]
 8001782:	69eb      	ldr	r3, [r5, #28]
 8001784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
 8001786:	4a11      	ldr	r2, [pc, #68]	@ (80017cc <HAL_UART_RxCpltCallback+0x88>)
 8001788:	4b0f      	ldr	r3, [pc, #60]	@ (80017c8 <HAL_UART_RxCpltCallback+0x84>)
 800178a:	4614      	mov	r4, r2
 800178c:	461d      	mov	r5, r3
 800178e:	6828      	ldr	r0, [r5, #0]
 8001790:	6869      	ldr	r1, [r5, #4]
 8001792:	68aa      	ldr	r2, [r5, #8]
 8001794:	68eb      	ldr	r3, [r5, #12]
 8001796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001798:	6928      	ldr	r0, [r5, #16]
 800179a:	6969      	ldr	r1, [r5, #20]
 800179c:	69aa      	ldr	r2, [r5, #24]
 800179e:	69eb      	ldr	r3, [r5, #28]
 80017a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 80017a2:	2220      	movs	r2, #32
 80017a4:	4908      	ldr	r1, [pc, #32]	@ (80017c8 <HAL_UART_RxCpltCallback+0x84>)
 80017a6:	480a      	ldr	r0, [pc, #40]	@ (80017d0 <HAL_UART_RxCpltCallback+0x8c>)
 80017a8:	f008 fb8a 	bl	8009ec0 <HAL_UART_Receive_IT>
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bdb0      	pop	{r4, r5, r7, pc}
 80017b4:	40005000 	.word	0x40005000
 80017b8:	240000f0 	.word	0x240000f0
 80017bc:	24005294 	.word	0x24005294
 80017c0:	40011c00 	.word	0x40011c00
 80017c4:	2400537c 	.word	0x2400537c
 80017c8:	240053bc 	.word	0x240053bc
 80017cc:	2400535c 	.word	0x2400535c
 80017d0:	24001360 	.word	0x24001360

080017d4 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80017d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017da:	4a2f      	ldr	r2, [pc, #188]	@ (8001898 <MX_FDCAN1_Init+0xc4>)
 80017dc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80017de:	4b2d      	ldr	r3, [pc, #180]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80017e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80017ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80017f0:	4b28      	ldr	r3, [pc, #160]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80017f6:	4b27      	ldr	r3, [pc, #156]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017f8:	2201      	movs	r2, #1
 80017fa:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80017fc:	4b25      	ldr	r3, [pc, #148]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 80017fe:	2201      	movs	r2, #1
 8001800:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8001802:	4b24      	ldr	r3, [pc, #144]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001804:	2214      	movs	r2, #20
 8001806:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 8001808:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800180a:	223b      	movs	r2, #59	@ 0x3b
 800180c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 800180e:	4b21      	ldr	r3, [pc, #132]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001810:	2214      	movs	r2, #20
 8001812:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001814:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001816:	2201      	movs	r2, #1
 8001818:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 800181a:	4b1e      	ldr	r3, [pc, #120]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800181c:	2202      	movs	r2, #2
 800181e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8001820:	4b1c      	ldr	r3, [pc, #112]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001822:	220d      	movs	r2, #13
 8001824:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001826:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001828:	2202      	movs	r2, #2
 800182a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800182c:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800182e:	2200      	movs	r2, #0
 8001830:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8001832:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001834:	2204      	movs	r2, #4
 8001836:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 8001838:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800183a:	2204      	movs	r2, #4
 800183c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 800183e:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001840:	2208      	movs	r2, #8
 8001842:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001844:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001846:	2204      	movs	r2, #4
 8001848:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800184c:	2208      	movs	r2, #8
 800184e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001850:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001852:	2204      	movs	r2, #4
 8001854:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 8001856:	4b0f      	ldr	r3, [pc, #60]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001858:	2202      	movs	r2, #2
 800185a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800185c:	4b0d      	ldr	r3, [pc, #52]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800185e:	2204      	movs	r2, #4
 8001860:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001864:	2208      	movs	r2, #8
 8001866:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8001868:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800186a:	2208      	movs	r2, #8
 800186c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001870:	2208      	movs	r2, #8
 8001872:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001876:	2200      	movs	r2, #0
 8001878:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 800187c:	2204      	movs	r2, #4
 800187e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001880:	4804      	ldr	r0, [pc, #16]	@ (8001894 <MX_FDCAN1_Init+0xc0>)
 8001882:	f002 f823 	bl	80038cc <HAL_FDCAN_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800188c:	f000 fd66 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	24000104 	.word	0x24000104
 8001898:	4000a000 	.word	0x4000a000

0800189c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80018a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018a2:	4a30      	ldr	r2, [pc, #192]	@ (8001964 <MX_FDCAN2_Init+0xc8>)
 80018a4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80018a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018a8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80018ac:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80018ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80018b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80018ba:	4b29      	ldr	r3, [pc, #164]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 80018c0:	4b27      	ldr	r3, [pc, #156]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80018c6:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 80018cc:	4b24      	ldr	r3, [pc, #144]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018ce:	2214      	movs	r2, #20
 80018d0:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 80018d2:	4b23      	ldr	r3, [pc, #140]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018d4:	223b      	movs	r2, #59	@ 0x3b
 80018d6:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 80018d8:	4b21      	ldr	r3, [pc, #132]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018da:	2214      	movs	r2, #20
 80018dc:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80018de:	4b20      	ldr	r3, [pc, #128]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 80018e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018e6:	2202      	movs	r2, #2
 80018e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80018ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018ec:	220d      	movs	r2, #13
 80018ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 80018f8:	f240 4206 	movw	r2, #1030	@ 0x406
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001900:	2204      	movs	r2, #4
 8001902:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8001904:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001906:	2204      	movs	r2, #4
 8001908:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 800190c:	2208      	movs	r2, #8
 800190e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001910:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001912:	2204      	movs	r2, #4
 8001914:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001918:	2208      	movs	r2, #8
 800191a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800191c:	4b10      	ldr	r3, [pc, #64]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 800191e:	2204      	movs	r2, #4
 8001920:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8001922:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001924:	2203      	movs	r2, #3
 8001926:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001928:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 800192a:	2204      	movs	r2, #4
 800192c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 800192e:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001930:	2208      	movs	r2, #8
 8001932:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8001934:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001936:	2208      	movs	r2, #8
 8001938:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 800193c:	2208      	movs	r2, #8
 800193e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001940:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001942:	2200      	movs	r2, #0
 8001944:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 8001948:	2204      	movs	r2, #4
 800194a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800194c:	4804      	ldr	r0, [pc, #16]	@ (8001960 <MX_FDCAN2_Init+0xc4>)
 800194e:	f001 ffbd 	bl	80038cc <HAL_FDCAN_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 8001958:	f000 fd00 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	240001a4 	.word	0x240001a4
 8001964:	4000a400 	.word	0x4000a400

08001968 <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 800196c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 800196e:	4a30      	ldr	r2, [pc, #192]	@ (8001a30 <MX_FDCAN3_Init+0xc8>)
 8001970:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001972:	4b2e      	ldr	r3, [pc, #184]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001974:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001978:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800197a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 800197c:	2200      	movs	r2, #0
 800197e:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001980:	4b2a      	ldr	r3, [pc, #168]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001982:	2200      	movs	r2, #0
 8001984:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001986:	4b29      	ldr	r3, [pc, #164]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001988:	2200      	movs	r2, #0
 800198a:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 800198c:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 800198e:	2200      	movs	r2, #0
 8001990:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 8001992:	4b26      	ldr	r3, [pc, #152]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001994:	2201      	movs	r2, #1
 8001996:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 8001998:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 800199a:	2214      	movs	r2, #20
 800199c:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 800199e:	4b23      	ldr	r3, [pc, #140]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019a0:	223b      	movs	r2, #59	@ 0x3b
 80019a2:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 80019a4:	4b21      	ldr	r3, [pc, #132]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019a6:	2214      	movs	r2, #20
 80019a8:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 80019aa:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019b2:	2202      	movs	r2, #2
 80019b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 80019b6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019b8:	220d      	movs	r2, #13
 80019ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019be:	2202      	movs	r2, #2
 80019c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019c4:	f640 0212 	movw	r2, #2066	@ 0x812
 80019c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 80019ca:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019cc:	2204      	movs	r2, #4
 80019ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019d2:	2204      	movs	r2, #4
 80019d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019d8:	2208      	movs	r2, #8
 80019da:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80019dc:	4b13      	ldr	r3, [pc, #76]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019de:	2204      	movs	r2, #4
 80019e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019e4:	2208      	movs	r2, #8
 80019e6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019ea:	2204      	movs	r2, #4
 80019ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019f0:	2202      	movs	r2, #2
 80019f2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80019f4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019f6:	2204      	movs	r2, #4
 80019f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 80019fa:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 80019fc:	2208      	movs	r2, #8
 80019fe:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 8001a00:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001a02:	2208      	movs	r2, #8
 8001a04:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001a08:	2208      	movs	r2, #8
 8001a0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001a0c:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001a14:	2204      	movs	r2, #4
 8001a16:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001a18:	4804      	ldr	r0, [pc, #16]	@ (8001a2c <MX_FDCAN3_Init+0xc4>)
 8001a1a:	f001 ff57 	bl	80038cc <HAL_FDCAN_Init>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 8001a24:	f000 fc9a 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	24000244 	.word	0x24000244
 8001a30:	4000d400 	.word	0x4000d400

08001a34 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b0bc      	sub	sp, #240	@ 0xf0
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a4c:	f107 0320 	add.w	r3, r7, #32
 8001a50:	22b8      	movs	r2, #184	@ 0xb8
 8001a52:	2100      	movs	r1, #0
 8001a54:	4618      	mov	r0, r3
 8001a56:	f00e fb7b 	bl	8010150 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a9a      	ldr	r2, [pc, #616]	@ (8001cc8 <HAL_FDCAN_MspInit+0x294>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d160      	bne.n	8001b26 <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001a64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001a70:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a78:	f107 0320 	add.w	r3, r7, #32
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f004 fb11 	bl	80060a4 <HAL_RCCEx_PeriphCLKConfig>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001a88:	f000 fc68 	bl	800235c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001a8c:	4b8f      	ldr	r3, [pc, #572]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	3301      	adds	r3, #1
 8001a92:	4a8e      	ldr	r2, [pc, #568]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001a94:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001a96:	4b8d      	ldr	r3, [pc, #564]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d10e      	bne.n	8001abc <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a9e:	4b8c      	ldr	r3, [pc, #560]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001aa0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001aa4:	4a8a      	ldr	r2, [pc, #552]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aaa:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001aae:	4b88      	ldr	r3, [pc, #544]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001ab0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab8:	61fb      	str	r3, [r7, #28]
 8001aba:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001abc:	4b84      	ldr	r3, [pc, #528]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ac2:	4a83      	ldr	r2, [pc, #524]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001ac4:	f043 0308 	orr.w	r3, r3, #8
 8001ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001acc:	4b80      	ldr	r3, [pc, #512]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ad2:	f003 0308 	and.w	r3, r3, #8
 8001ad6:	61bb      	str	r3, [r7, #24]
 8001ad8:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ada:	2303      	movs	r3, #3
 8001adc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001af2:	2309      	movs	r3, #9
 8001af4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001afc:	4619      	mov	r1, r3
 8001afe:	4875      	ldr	r0, [pc, #468]	@ (8001cd4 <HAL_FDCAN_MspInit+0x2a0>)
 8001b00:	f003 f92c 	bl	8004d5c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8001b04:	2200      	movs	r2, #0
 8001b06:	2105      	movs	r1, #5
 8001b08:	2013      	movs	r0, #19
 8001b0a:	f001 f953 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001b0e:	2013      	movs	r0, #19
 8001b10:	f001 f96a 	bl	8002de8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2105      	movs	r1, #5
 8001b18:	2015      	movs	r0, #21
 8001b1a:	f001 f94b 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001b1e:	2015      	movs	r0, #21
 8001b20:	f001 f962 	bl	8002de8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 8001b24:	e0cb      	b.n	8001cbe <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a6b      	ldr	r2, [pc, #428]	@ (8001cd8 <HAL_FDCAN_MspInit+0x2a4>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d160      	bne.n	8001bf2 <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001b3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001b40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b44:	f107 0320 	add.w	r3, r7, #32
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 faab 	bl	80060a4 <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8001b54:	f000 fc02 	bl	800235c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001b58:	4b5c      	ldr	r3, [pc, #368]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001b60:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001b62:	4b5a      	ldr	r3, [pc, #360]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d10e      	bne.n	8001b88 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b6a:	4b59      	ldr	r3, [pc, #356]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b6c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b70:	4a57      	ldr	r2, [pc, #348]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b76:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001b7a:	4b55      	ldr	r3, [pc, #340]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b88:	4b51      	ldr	r3, [pc, #324]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b8e:	4a50      	ldr	r2, [pc, #320]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b98:	4b4d      	ldr	r3, [pc, #308]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001ba6:	2360      	movs	r3, #96	@ 0x60
 8001ba8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bac:	2302      	movs	r3, #2
 8001bae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001bbe:	2309      	movs	r3, #9
 8001bc0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4844      	ldr	r0, [pc, #272]	@ (8001cdc <HAL_FDCAN_MspInit+0x2a8>)
 8001bcc:	f003 f8c6 	bl	8004d5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2105      	movs	r1, #5
 8001bd4:	2014      	movs	r0, #20
 8001bd6:	f001 f8ed 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001bda:	2014      	movs	r0, #20
 8001bdc:	f001 f904 	bl	8002de8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2105      	movs	r1, #5
 8001be4:	2016      	movs	r0, #22
 8001be6:	f001 f8e5 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8001bea:	2016      	movs	r0, #22
 8001bec:	f001 f8fc 	bl	8002de8 <HAL_NVIC_EnableIRQ>
}
 8001bf0:	e065      	b.n	8001cbe <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ce0 <HAL_FDCAN_MspInit+0x2ac>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d160      	bne.n	8001cbe <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001bfc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c00:	f04f 0300 	mov.w	r3, #0
 8001c04:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001c08:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001c0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c10:	f107 0320 	add.w	r3, r7, #32
 8001c14:	4618      	mov	r0, r3
 8001c16:	f004 fa45 	bl	80060a4 <HAL_RCCEx_PeriphCLKConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 8001c20:	f000 fb9c 	bl	800235c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001c24:	4b29      	ldr	r3, [pc, #164]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001c2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001c2e:	4b27      	ldr	r3, [pc, #156]	@ (8001ccc <HAL_FDCAN_MspInit+0x298>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d10e      	bne.n	8001c54 <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001c36:	4b26      	ldr	r3, [pc, #152]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c38:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001c3c:	4a24      	ldr	r2, [pc, #144]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c42:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001c46:	4b22      	ldr	r3, [pc, #136]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c54:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c5c:	f043 0308 	orr.w	r3, r3, #8
 8001c60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c64:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd0 <HAL_FDCAN_MspInit+0x29c>)
 8001c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c72:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c86:	2300      	movs	r3, #0
 8001c88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 8001c8c:	2305      	movs	r3, #5
 8001c8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c92:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c96:	4619      	mov	r1, r3
 8001c98:	480e      	ldr	r0, [pc, #56]	@ (8001cd4 <HAL_FDCAN_MspInit+0x2a0>)
 8001c9a:	f003 f85f 	bl	8004d5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2105      	movs	r1, #5
 8001ca2:	209f      	movs	r0, #159	@ 0x9f
 8001ca4:	f001 f886 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8001ca8:	209f      	movs	r0, #159	@ 0x9f
 8001caa:	f001 f89d 	bl	8002de8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2105      	movs	r1, #5
 8001cb2:	20a0      	movs	r0, #160	@ 0xa0
 8001cb4:	f001 f87e 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8001cb8:	20a0      	movs	r0, #160	@ 0xa0
 8001cba:	f001 f895 	bl	8002de8 <HAL_NVIC_EnableIRQ>
}
 8001cbe:	bf00      	nop
 8001cc0:	37f0      	adds	r7, #240	@ 0xf0
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	4000a000 	.word	0x4000a000
 8001ccc:	240002e4 	.word	0x240002e4
 8001cd0:	58024400 	.word	0x58024400
 8001cd4:	58020c00 	.word	0x58020c00
 8001cd8:	4000a400 	.word	0x4000a400
 8001cdc:	58020400 	.word	0x58020400
 8001ce0:	4000d400 	.word	0x4000d400

08001ce4 <Enable_J60_Motor>:
osStaticThreadDef_t buzzerTaskControlBlock;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void Enable_J60_Motor(uint8_t joint_id)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
    uint32_t can_id = (joint_id & 0x1F) | (2 << 5); // Enable command index = 2
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	f003 031f 	and.w	r3, r3, #31
 8001cf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cf8:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0); // or replace with 1 if required
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	b299      	uxth	r1, r3
 8001d02:	f107 0208 	add.w	r2, r7, #8
 8001d06:	2300      	movs	r3, #0
 8001d08:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <Enable_J60_Motor+0x34>)
 8001d0a:	f7ff faeb 	bl	80012e4 <fdcanx_send_data>
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	24000104 	.word	0x24000104

08001d1c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4a07      	ldr	r2, [pc, #28]	@ (8001d48 <vApplicationGetIdleTaskMemory+0x2c>)
 8001d2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	4a06      	ldr	r2, [pc, #24]	@ (8001d4c <vApplicationGetIdleTaskMemory+0x30>)
 8001d32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2280      	movs	r2, #128	@ 0x80
 8001d38:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	24000af0 	.word	0x24000af0
 8001d4c:	24000b98 	.word	0x24000b98

08001d50 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4a07      	ldr	r2, [pc, #28]	@ (8001d7c <vApplicationGetTimerTaskMemory+0x2c>)
 8001d60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	4a06      	ldr	r2, [pc, #24]	@ (8001d80 <vApplicationGetTimerTaskMemory+0x30>)
 8001d66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d6e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001d70:	bf00      	nop
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	24000d98 	.word	0x24000d98
 8001d80:	24000e40 	.word	0x24000e40

08001d84 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001d84:	b5b0      	push	{r4, r5, r7, lr}
 8001d86:	b09c      	sub	sp, #112	@ 0x70
 8001d88:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001d8a:	4b27      	ldr	r3, [pc, #156]	@ (8001e28 <MX_FREERTOS_Init+0xa4>)
 8001d8c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001d90:	461d      	mov	r5, r3
 8001d92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d96:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d9a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001d9e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f00a fe8a 	bl	800cabe <osThreadCreate>
 8001daa:	4603      	mov	r3, r0
 8001dac:	4a1f      	ldr	r2, [pc, #124]	@ (8001e2c <MX_FREERTOS_Init+0xa8>)
 8001dae:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 8001db0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e30 <MX_FREERTOS_Init+0xac>)
 8001db2:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001db6:	461d      	mov	r5, r3
 8001db8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001dc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 8001dc4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001dc8:	2100      	movs	r1, #0
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f00a fe77 	bl	800cabe <osThreadCreate>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4a18      	ldr	r2, [pc, #96]	@ (8001e34 <MX_FREERTOS_Init+0xb0>)
 8001dd4:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 8001dd6:	4b18      	ldr	r3, [pc, #96]	@ (8001e38 <MX_FREERTOS_Init+0xb4>)
 8001dd8:	f107 041c 	add.w	r4, r7, #28
 8001ddc:	461d      	mov	r5, r3
 8001dde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001de0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001de2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001de6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 8001dea:	f107 031c 	add.w	r3, r7, #28
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f00a fe64 	bl	800cabe <osThreadCreate>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4a10      	ldr	r2, [pc, #64]	@ (8001e3c <MX_FREERTOS_Init+0xb8>)
 8001dfa:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 8001dfc:	4b10      	ldr	r3, [pc, #64]	@ (8001e40 <MX_FREERTOS_Init+0xbc>)
 8001dfe:	463c      	mov	r4, r7
 8001e00:	461d      	mov	r5, r3
 8001e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 8001e0e:	463b      	mov	r3, r7
 8001e10:	2100      	movs	r1, #0
 8001e12:	4618      	mov	r0, r3
 8001e14:	f00a fe53 	bl	800cabe <osThreadCreate>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <MX_FREERTOS_Init+0xc0>)
 8001e1c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001e1e:	bf00      	nop
 8001e20:	3770      	adds	r7, #112	@ 0x70
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bdb0      	pop	{r4, r5, r7, pc}
 8001e26:	bf00      	nop
 8001e28:	0801088c 	.word	0x0801088c
 8001e2c:	240002e8 	.word	0x240002e8
 8001e30:	080108b4 	.word	0x080108b4
 8001e34:	240002ec 	.word	0x240002ec
 8001e38:	080108d8 	.word	0x080108d8
 8001e3c:	24000598 	.word	0x24000598
 8001e40:	08010900 	.word	0x08010900
 8001e44:	24000844 	.word	0x24000844

08001e48 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08e      	sub	sp, #56	@ 0x38
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	bsp_can_init();
 8001e50:	f7ff f9fc 	bl	800124c <bsp_can_init>
//	Enable_J60_Motor(1); // enable motor with joint ID 2
//	Enable_J60_Motor(2);
	Enable_J60_Motor(3);
 8001e54:	2003      	movs	r0, #3
 8001e56:	f7ff ff45 	bl	8001ce4 <Enable_J60_Motor>

  /* Infinite loop */
  for(;;)
  {
	  float target_pos = 0.0f;    // rad [-40, 40]
 8001e5a:	f04f 0300 	mov.w	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	@ 0x34
	  float target_vel = 0.0f;    // rad/s [-40, 40]
 8001e60:	f04f 0300 	mov.w	r3, #0
 8001e64:	633b      	str	r3, [r7, #48]	@ 0x30
	  float target_kp  = 50.0f;   // [0, 1023]
 8001e66:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa0 <StartDefaultTask+0x158>)
 8001e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  float target_kd  = 5.0f;    // [0, 51]
 8001e6a:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa4 <StartDefaultTask+0x15c>)
 8001e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	  float target_torque = 0.0f; // Nm [-40, 40]
 8001e6e:	f04f 0300 	mov.w	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24

	  uint16_t pos_u16 = MAP_F32_TO_U16(target_pos, -40.0f, 40.0f);
 8001e74:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e78:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001fa8 <StartDefaultTask+0x160>
 8001e7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e80:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001fac <StartDefaultTask+0x164>
 8001e84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e88:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001fb0 <StartDefaultTask+0x168>
 8001e8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e94:	ee17 3a90 	vmov	r3, s15
 8001e98:	847b      	strh	r3, [r7, #34]	@ 0x22
	  uint16_t vel_u14 = MAP_F32_TO_U14(target_vel, -40.0f, 40.0f);
 8001e9a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001e9e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001fa8 <StartDefaultTask+0x160>
 8001ea2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ea6:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001fb4 <StartDefaultTask+0x16c>
 8001eaa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eae:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001fb0 <StartDefaultTask+0x168>
 8001eb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eba:	ee17 3a90 	vmov	r3, s15
 8001ebe:	843b      	strh	r3, [r7, #32]
	  uint16_t kp_u10  = MAP_F32_TO_U10(target_kp, 0.0f, 1023.0f);
 8001ec0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001ec4:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001fb8 <StartDefaultTask+0x170>
 8001ec8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ecc:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001fb8 <StartDefaultTask+0x170>
 8001ed0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ed8:	ee17 3a90 	vmov	r3, s15
 8001edc:	83fb      	strh	r3, [r7, #30]
	  uint8_t  kd_u8   = MAP_F32_TO_U8(target_kd, 0.0f, 51.0f);
 8001ede:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ee2:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001fbc <StartDefaultTask+0x174>
 8001ee6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eea:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001fc0 <StartDefaultTask+0x178>
 8001eee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef6:	edc7 7a00 	vstr	s15, [r7]
 8001efa:	783b      	ldrb	r3, [r7, #0]
 8001efc:	777b      	strb	r3, [r7, #29]
	  uint16_t torque_u16 = MAP_F32_TO_U16(target_torque, -40.0f, 40.0f);
 8001efe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f02:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001fa8 <StartDefaultTask+0x160>
 8001f06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f0a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001fac <StartDefaultTask+0x164>
 8001f0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f12:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001fb0 <StartDefaultTask+0x168>
 8001f16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f1e:	ee17 3a90 	vmov	r3, s15
 8001f22:	837b      	strh	r3, [r7, #26]

	  uint8_t cmd_data[8] = {0};
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]

	  // Pack bits into cmd_data[]
	  cmd_data[0] = (pos_u16 >> 8) & 0xFF;
 8001f2e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f30:	0a1b      	lsrs	r3, r3, #8
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	733b      	strb	r3, [r7, #12]
	  cmd_data[1] = pos_u16 & 0xFF;
 8001f38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	737b      	strb	r3, [r7, #13]

	  cmd_data[2] = (vel_u14 >> 6) & 0xFF;
 8001f3e:	8c3b      	ldrh	r3, [r7, #32]
 8001f40:	099b      	lsrs	r3, r3, #6
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	73bb      	strb	r3, [r7, #14]
	  cmd_data[3] = ((vel_u14 & 0x3F) << 2) | ((kp_u10 >> 8) & 0x03);
 8001f48:	8c3b      	ldrh	r3, [r7, #32]
 8001f4a:	b25b      	sxtb	r3, r3
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	b25a      	sxtb	r2, r3
 8001f50:	8bfb      	ldrh	r3, [r7, #30]
 8001f52:	0a1b      	lsrs	r3, r3, #8
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	73fb      	strb	r3, [r7, #15]
	  cmd_data[4] = kp_u10 & 0xFF;
 8001f66:	8bfb      	ldrh	r3, [r7, #30]
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	743b      	strb	r3, [r7, #16]

	  cmd_data[5] = kd_u8;
 8001f6c:	7f7b      	ldrb	r3, [r7, #29]
 8001f6e:	747b      	strb	r3, [r7, #17]

	  cmd_data[6] = (torque_u16 >> 8) & 0xFF;
 8001f70:	8b7b      	ldrh	r3, [r7, #26]
 8001f72:	0a1b      	lsrs	r3, r3, #8
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	74bb      	strb	r3, [r7, #18]
	  cmd_data[7] = torque_u16 & 0xFF;
 8001f7a:	8b7b      	ldrh	r3, [r7, #26]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	74fb      	strb	r3, [r7, #19]

	  // Send CAN control command
	  uint32_t motor_ctrl_id = (0x01 & 0x1F) | (4 << 5); // joint_id = 1, CMD = 4
 8001f80:	2381      	movs	r3, #129	@ 0x81
 8001f82:	617b      	str	r3, [r7, #20]
	  fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	b299      	uxth	r1, r3
 8001f88:	f107 020c 	add.w	r2, r7, #12
 8001f8c:	2308      	movs	r3, #8
 8001f8e:	480d      	ldr	r0, [pc, #52]	@ (8001fc4 <StartDefaultTask+0x17c>)
 8001f90:	f7ff f9a8 	bl	80012e4 <fdcanx_send_data>
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 8001f94:	2001      	movs	r0, #1
 8001f96:	f00a fdde 	bl	800cb56 <osDelay>
  {
 8001f9a:	bf00      	nop
 8001f9c:	e75d      	b.n	8001e5a <StartDefaultTask+0x12>
 8001f9e:	bf00      	nop
 8001fa0:	42480000 	.word	0x42480000
 8001fa4:	40a00000 	.word	0x40a00000
 8001fa8:	42200000 	.word	0x42200000
 8001fac:	477fff00 	.word	0x477fff00
 8001fb0:	42a00000 	.word	0x42a00000
 8001fb4:	467ffc00 	.word	0x467ffc00
 8001fb8:	447fc000 	.word	0x447fc000
 8001fbc:	437f0000 	.word	0x437f0000
 8001fc0:	424c0000 	.word	0x424c0000
 8001fc4:	24000104 	.word	0x24000104

08001fc8 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 8001fd0:	f00e f884 	bl	80100dc <PC_MCU_UART_TASK>
    osDelay(1);
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	f00a fdbe 	bl	800cb56 <osDelay>
	PC_MCU_UART_TASK();
 8001fda:	bf00      	nop
 8001fdc:	e7f8      	b.n	8001fd0 <PC_MCU_ENTRY+0x8>

08001fde <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 8001fe6:	f00d fa63 	bl	800f4b0 <BUZZER_TASK>
    osDelay(1);
 8001fea:	2001      	movs	r0, #1
 8001fec:	f00a fdb3 	bl	800cb56 <osDelay>
    BUZZER_TASK();
 8001ff0:	bf00      	nop
 8001ff2:	e7f8      	b.n	8001fe6 <buzzerEntry+0x8>

08001ff4 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08c      	sub	sp, #48	@ 0x30
 8001ff8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffa:	f107 031c 	add.w	r3, r7, #28
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	60da      	str	r2, [r3, #12]
 8002008:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800200a:	4b4f      	ldr	r3, [pc, #316]	@ (8002148 <MX_GPIO_Init+0x154>)
 800200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002010:	4a4d      	ldr	r2, [pc, #308]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002012:	f043 0310 	orr.w	r3, r3, #16
 8002016:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800201a:	4b4b      	ldr	r3, [pc, #300]	@ (8002148 <MX_GPIO_Init+0x154>)
 800201c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	61bb      	str	r3, [r7, #24]
 8002026:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002028:	4b47      	ldr	r3, [pc, #284]	@ (8002148 <MX_GPIO_Init+0x154>)
 800202a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800202e:	4a46      	ldr	r2, [pc, #280]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002034:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002038:	4b43      	ldr	r3, [pc, #268]	@ (8002148 <MX_GPIO_Init+0x154>)
 800203a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800203e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002046:	4b40      	ldr	r3, [pc, #256]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800204c:	4a3e      	ldr	r2, [pc, #248]	@ (8002148 <MX_GPIO_Init+0x154>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002056:	4b3c      	ldr	r3, [pc, #240]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002064:	4b38      	ldr	r3, [pc, #224]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800206a:	4a37      	ldr	r2, [pc, #220]	@ (8002148 <MX_GPIO_Init+0x154>)
 800206c:	f043 0302 	orr.w	r3, r3, #2
 8002070:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002074:	4b34      	ldr	r3, [pc, #208]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002082:	4b31      	ldr	r3, [pc, #196]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002088:	4a2f      	ldr	r2, [pc, #188]	@ (8002148 <MX_GPIO_Init+0x154>)
 800208a:	f043 0308 	orr.w	r3, r3, #8
 800208e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002092:	4b2d      	ldr	r3, [pc, #180]	@ (8002148 <MX_GPIO_Init+0x154>)
 8002094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a0:	4b29      	ldr	r3, [pc, #164]	@ (8002148 <MX_GPIO_Init+0x154>)
 80020a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020a6:	4a28      	ldr	r2, [pc, #160]	@ (8002148 <MX_GPIO_Init+0x154>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020b0:	4b25      	ldr	r3, [pc, #148]	@ (8002148 <MX_GPIO_Init+0x154>)
 80020b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	607b      	str	r3, [r7, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 80020be:	2201      	movs	r2, #1
 80020c0:	2109      	movs	r1, #9
 80020c2:	4822      	ldr	r0, [pc, #136]	@ (800214c <MX_GPIO_Init+0x158>)
 80020c4:	f002 fff2 	bl	80050ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 80020c8:	2309      	movs	r3, #9
 80020ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d4:	2303      	movs	r3, #3
 80020d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020d8:	f107 031c 	add.w	r3, r7, #28
 80020dc:	4619      	mov	r1, r3
 80020de:	481b      	ldr	r0, [pc, #108]	@ (800214c <MX_GPIO_Init+0x158>)
 80020e0:	f002 fe3c 	bl	8004d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 80020e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020f4:	f107 031c 	add.w	r3, r7, #28
 80020f8:	4619      	mov	r1, r3
 80020fa:	4815      	ldr	r0, [pc, #84]	@ (8002150 <MX_GPIO_Init+0x15c>)
 80020fc:	f002 fe2e 	bl	8004d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002100:	2380      	movs	r3, #128	@ 0x80
 8002102:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	2302      	movs	r3, #2
 8002106:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210c:	2300      	movs	r3, #0
 800210e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002110:	2305      	movs	r3, #5
 8002112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	4619      	mov	r1, r3
 800211a:	480e      	ldr	r0, [pc, #56]	@ (8002154 <MX_GPIO_Init+0x160>)
 800211c:	f002 fe1e 	bl	8004d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002120:	2308      	movs	r3, #8
 8002122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002130:	2305      	movs	r3, #5
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002134:	f107 031c 	add.w	r3, r7, #28
 8002138:	4619      	mov	r1, r3
 800213a:	4807      	ldr	r0, [pc, #28]	@ (8002158 <MX_GPIO_Init+0x164>)
 800213c:	f002 fe0e 	bl	8004d5c <HAL_GPIO_Init>

}
 8002140:	bf00      	nop
 8002142:	3730      	adds	r7, #48	@ 0x30
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	58024400 	.word	0x58024400
 800214c:	58020800 	.word	0x58020800
 8002150:	58021000 	.word	0x58021000
 8002154:	58020c00 	.word	0x58020c00
 8002158:	58020400 	.word	0x58020400

0800215c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002162:	4b3d      	ldr	r3, [pc, #244]	@ (8002258 <main+0xfc>)
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d11b      	bne.n	80021a6 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800216e:	f3bf 8f4f 	dsb	sy
}
 8002172:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002174:	f3bf 8f6f 	isb	sy
}
 8002178:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800217a:	4b37      	ldr	r3, [pc, #220]	@ (8002258 <main+0xfc>)
 800217c:	2200      	movs	r2, #0
 800217e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002182:	f3bf 8f4f 	dsb	sy
}
 8002186:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002188:	f3bf 8f6f 	isb	sy
}
 800218c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800218e:	4b32      	ldr	r3, [pc, #200]	@ (8002258 <main+0xfc>)
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	4a31      	ldr	r2, [pc, #196]	@ (8002258 <main+0xfc>)
 8002194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002198:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800219a:	f3bf 8f4f 	dsb	sy
}
 800219e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021a0:	f3bf 8f6f 	isb	sy
}
 80021a4:	e000      	b.n	80021a8 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80021a6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80021a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002258 <main+0xfc>)
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d138      	bne.n	8002226 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80021b4:	4b28      	ldr	r3, [pc, #160]	@ (8002258 <main+0xfc>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80021bc:	f3bf 8f4f 	dsb	sy
}
 80021c0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80021c2:	4b25      	ldr	r3, [pc, #148]	@ (8002258 <main+0xfc>)
 80021c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021c8:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	0b5b      	lsrs	r3, r3, #13
 80021ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021d2:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	08db      	lsrs	r3, r3, #3
 80021d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021dc:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80021e6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80021ec:	491a      	ldr	r1, [pc, #104]	@ (8002258 <main+0xfc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	1e5a      	subs	r2, r3, #1
 80021f8:	607a      	str	r2, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1ef      	bne.n	80021de <main+0x82>
    } while(sets-- != 0U);
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1e5a      	subs	r2, r3, #1
 8002202:	60ba      	str	r2, [r7, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1e5      	bne.n	80021d4 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8002208:	f3bf 8f4f 	dsb	sy
}
 800220c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800220e:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <main+0xfc>)
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	4a11      	ldr	r2, [pc, #68]	@ (8002258 <main+0xfc>)
 8002214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002218:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800221a:	f3bf 8f4f 	dsb	sy
}
 800221e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002220:	f3bf 8f6f 	isb	sy
}
 8002224:	e000      	b.n	8002228 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002226:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002228:	f000 fcb0 	bl	8002b8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800222c:	f000 f816 	bl	800225c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002230:	f7ff fee0 	bl	8001ff4 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8002234:	f7ff fb32 	bl	800189c <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002238:	f7ff fb96 	bl	8001968 <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 800223c:	f000 fbaa 	bl	8002994 <MX_USART10_UART_Init>
  MX_SPI2_Init();
 8002240:	f000 f892 	bl	8002368 <MX_SPI2_Init>
  MX_FDCAN1_Init();
 8002244:	f7ff fac6 	bl	80017d4 <MX_FDCAN1_Init>
  MX_TIM12_Init();
 8002248:	f000 faea 	bl	8002820 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800224c:	f7ff fd9a 	bl	8001d84 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002250:	f00a fc2e 	bl	800cab0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <main+0xf8>
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b09c      	sub	sp, #112	@ 0x70
 8002260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002266:	224c      	movs	r2, #76	@ 0x4c
 8002268:	2100      	movs	r1, #0
 800226a:	4618      	mov	r0, r3
 800226c:	f00d ff70 	bl	8010150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002270:	1d3b      	adds	r3, r7, #4
 8002272:	2220      	movs	r2, #32
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f00d ff6a 	bl	8010150 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800227c:	2002      	movs	r0, #2
 800227e:	f002 ff2f 	bl	80050e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002282:	2300      	movs	r3, #0
 8002284:	603b      	str	r3, [r7, #0]
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <SystemClock_Config+0xd8>)
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	4a2a      	ldr	r2, [pc, #168]	@ (8002334 <SystemClock_Config+0xd8>)
 800228c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002290:	6193      	str	r3, [r2, #24]
 8002292:	4b28      	ldr	r3, [pc, #160]	@ (8002334 <SystemClock_Config+0xd8>)
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800229a:	603b      	str	r3, [r7, #0]
 800229c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800229e:	bf00      	nop
 80022a0:	4b24      	ldr	r3, [pc, #144]	@ (8002334 <SystemClock_Config+0xd8>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022ac:	d1f8      	bne.n	80022a0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022ae:	2301      	movs	r3, #1
 80022b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022b8:	2302      	movs	r3, #2
 80022ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022bc:	2302      	movs	r3, #2
 80022be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80022c0:	2302      	movs	r3, #2
 80022c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 80022c4:	2328      	movs	r3, #40	@ 0x28
 80022c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80022c8:	2301      	movs	r3, #1
 80022ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80022cc:	2306      	movs	r3, #6
 80022ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022d0:	2302      	movs	r3, #2
 80022d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80022d4:	230c      	movs	r3, #12
 80022d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80022d8:	2300      	movs	r3, #0
 80022da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e4:	4618      	mov	r0, r3
 80022e6:	f002 ff35 	bl	8005154 <HAL_RCC_OscConfig>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80022f0:	f000 f834 	bl	800235c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022f4:	233f      	movs	r3, #63	@ 0x3f
 80022f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022f8:	2303      	movs	r3, #3
 80022fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002300:	2308      	movs	r3, #8
 8002302:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002304:	2340      	movs	r3, #64	@ 0x40
 8002306:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002308:	2340      	movs	r3, #64	@ 0x40
 800230a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800230c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002310:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002312:	2340      	movs	r3, #64	@ 0x40
 8002314:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002316:	1d3b      	adds	r3, r7, #4
 8002318:	2103      	movs	r1, #3
 800231a:	4618      	mov	r0, r3
 800231c:	f003 faf4 	bl	8005908 <HAL_RCC_ClockConfig>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002326:	f000 f819 	bl	800235c <Error_Handler>
  }
}
 800232a:	bf00      	nop
 800232c:	3770      	adds	r7, #112	@ 0x70
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	58024800 	.word	0x58024800

08002338 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800234a:	f000 fc5b 	bl	8002c04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	4000e000 	.word	0x4000e000

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <Error_Handler+0x8>

08002368 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800236c:	4b28      	ldr	r3, [pc, #160]	@ (8002410 <MX_SPI2_Init+0xa8>)
 800236e:	4a29      	ldr	r2, [pc, #164]	@ (8002414 <MX_SPI2_Init+0xac>)
 8002370:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002372:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <MX_SPI2_Init+0xa8>)
 8002374:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002378:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800237a:	4b25      	ldr	r3, [pc, #148]	@ (8002410 <MX_SPI2_Init+0xa8>)
 800237c:	2200      	movs	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002380:	4b23      	ldr	r3, [pc, #140]	@ (8002410 <MX_SPI2_Init+0xa8>)
 8002382:	2207      	movs	r2, #7
 8002384:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002386:	4b22      	ldr	r3, [pc, #136]	@ (8002410 <MX_SPI2_Init+0xa8>)
 8002388:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800238c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800238e:	4b20      	ldr	r3, [pc, #128]	@ (8002410 <MX_SPI2_Init+0xa8>)
 8002390:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002394:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002396:	4b1e      	ldr	r3, [pc, #120]	@ (8002410 <MX_SPI2_Init+0xa8>)
 8002398:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800239c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800239e:	4b1c      	ldr	r3, [pc, #112]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023a4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80023ac:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023b2:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80023b8:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80023be:	4b14      	ldr	r3, [pc, #80]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80023c6:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80023cc:	4b10      	ldr	r3, [pc, #64]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80023d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80023d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80023de:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80023e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80023ea:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80023f0:	4b07      	ldr	r3, [pc, #28]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80023f6:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80023fc:	4804      	ldr	r0, [pc, #16]	@ (8002410 <MX_SPI2_Init+0xa8>)
 80023fe:	f005 fc13 	bl	8007c28 <HAL_SPI_Init>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002408:	f7ff ffa8 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}
 8002410:	24001240 	.word	0x24001240
 8002414:	40003800 	.word	0x40003800

08002418 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b0ba      	sub	sp, #232	@ 0xe8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002430:	f107 0318 	add.w	r3, r7, #24
 8002434:	22b8      	movs	r2, #184	@ 0xb8
 8002436:	2100      	movs	r1, #0
 8002438:	4618      	mov	r0, r3
 800243a:	f00d fe89 	bl	8010150 <memset>
  if(spiHandle->Instance==SPI2)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a3c      	ldr	r2, [pc, #240]	@ (8002534 <HAL_SPI_MspInit+0x11c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d171      	bne.n	800252c <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002448:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002454:	2300      	movs	r3, #0
 8002456:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002458:	f107 0318 	add.w	r3, r7, #24
 800245c:	4618      	mov	r0, r3
 800245e:	f003 fe21 	bl	80060a4 <HAL_RCCEx_PeriphCLKConfig>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002468:	f7ff ff78 	bl	800235c <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800246c:	4b32      	ldr	r3, [pc, #200]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 800246e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002472:	4a31      	ldr	r2, [pc, #196]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 8002474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002478:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800247c:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 800247e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800248a:	4b2b      	ldr	r3, [pc, #172]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 800248c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002490:	4a29      	ldr	r2, [pc, #164]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800249a:	4b27      	ldr	r3, [pc, #156]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	613b      	str	r3, [r7, #16]
 80024a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a8:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 80024aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ae:	4a22      	ldr	r2, [pc, #136]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 80024b0:	f043 0302 	orr.w	r3, r3, #2
 80024b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <HAL_SPI_MspInit+0x120>)
 80024ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024c6:	2306      	movs	r3, #6
 80024c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024de:	2305      	movs	r3, #5
 80024e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024e8:	4619      	mov	r1, r3
 80024ea:	4814      	ldr	r0, [pc, #80]	@ (800253c <HAL_SPI_MspInit+0x124>)
 80024ec:	f002 fc36 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	2302      	movs	r3, #2
 80024fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002504:	2300      	movs	r3, #0
 8002506:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800250a:	2305      	movs	r3, #5
 800250c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002510:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002514:	4619      	mov	r1, r3
 8002516:	480a      	ldr	r0, [pc, #40]	@ (8002540 <HAL_SPI_MspInit+0x128>)
 8002518:	f002 fc20 	bl	8004d5c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2105      	movs	r1, #5
 8002520:	2024      	movs	r0, #36	@ 0x24
 8002522:	f000 fc47 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002526:	2024      	movs	r0, #36	@ 0x24
 8002528:	f000 fc5e 	bl	8002de8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800252c:	bf00      	nop
 800252e:	37e8      	adds	r7, #232	@ 0xe8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40003800 	.word	0x40003800
 8002538:	58024400 	.word	0x58024400
 800253c:	58020800 	.word	0x58020800
 8002540:	58020400 	.word	0x58020400

08002544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <HAL_MspInit+0x38>)
 800254c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002550:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <HAL_MspInit+0x38>)
 8002552:	f043 0302 	orr.w	r3, r3, #2
 8002556:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800255a:	4b08      	ldr	r3, [pc, #32]	@ (800257c <HAL_MspInit+0x38>)
 800255c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	607b      	str	r3, [r7, #4]
 8002566:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002568:	2200      	movs	r2, #0
 800256a:	210f      	movs	r1, #15
 800256c:	f06f 0001 	mvn.w	r0, #1
 8002570:	f000 fc20 	bl	8002db4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002574:	bf00      	nop
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	58024400 	.word	0x58024400

08002580 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08e      	sub	sp, #56	@ 0x38
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b0f      	cmp	r3, #15
 800258c:	d844      	bhi.n	8002618 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 800258e:	2200      	movs	r2, #0
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	20a1      	movs	r0, #161	@ 0xa1
 8002594:	f000 fc0e 	bl	8002db4 <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8002598:	20a1      	movs	r0, #161	@ 0xa1
 800259a:	f000 fc25 	bl	8002de8 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800259e:	4a24      	ldr	r2, [pc, #144]	@ (8002630 <HAL_InitTick+0xb0>)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 80025a4:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <HAL_InitTick+0xb4>)
 80025a6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80025aa:	4a22      	ldr	r2, [pc, #136]	@ (8002634 <HAL_InitTick+0xb4>)
 80025ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025b0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80025b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002634 <HAL_InitTick+0xb4>)
 80025b6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80025ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80025c2:	f107 020c 	add.w	r2, r7, #12
 80025c6:	f107 0310 	add.w	r3, r7, #16
 80025ca:	4611      	mov	r1, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f003 fd27 	bl	8006020 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80025d2:	f003 fd0f 	bl	8005ff4 <HAL_RCC_GetPCLK2Freq>
 80025d6:	4603      	mov	r3, r0
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80025dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025de:	4a16      	ldr	r2, [pc, #88]	@ (8002638 <HAL_InitTick+0xb8>)
 80025e0:	fba2 2303 	umull	r2, r3, r2, r3
 80025e4:	0c9b      	lsrs	r3, r3, #18
 80025e6:	3b01      	subs	r3, #1
 80025e8:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 80025ea:	4b14      	ldr	r3, [pc, #80]	@ (800263c <HAL_InitTick+0xbc>)
 80025ec:	4a14      	ldr	r2, [pc, #80]	@ (8002640 <HAL_InitTick+0xc0>)
 80025ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 80025f0:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_InitTick+0xbc>)
 80025f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025f6:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 80025f8:	4a10      	ldr	r2, [pc, #64]	@ (800263c <HAL_InitTick+0xbc>)
 80025fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025fc:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 80025fe:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <HAL_InitTick+0xbc>)
 8002600:	2200      	movs	r2, #0
 8002602:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002604:	4b0d      	ldr	r3, [pc, #52]	@ (800263c <HAL_InitTick+0xbc>)
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 800260a:	480c      	ldr	r0, [pc, #48]	@ (800263c <HAL_InitTick+0xbc>)
 800260c:	f006 fa6d 	bl	8008aea <HAL_TIM_Base_Init>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d107      	bne.n	8002626 <HAL_InitTick+0xa6>
 8002616:	e001      	b.n	800261c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e005      	b.n	8002628 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 800261c:	4807      	ldr	r0, [pc, #28]	@ (800263c <HAL_InitTick+0xbc>)
 800261e:	f006 fac5 	bl	8008bac <HAL_TIM_Base_Start_IT>
 8002622:	4603      	mov	r3, r0
 8002624:	e000      	b.n	8002628 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
}
 8002628:	4618      	mov	r0, r3
 800262a:	3738      	adds	r7, #56	@ 0x38
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	24000044 	.word	0x24000044
 8002634:	58024400 	.word	0x58024400
 8002638:	431bde83 	.word	0x431bde83
 800263c:	240012c8 	.word	0x240012c8
 8002640:	4000e000 	.word	0x4000e000

08002644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <NMI_Handler+0x4>

0800264c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <HardFault_Handler+0x4>

08002654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <MemManage_Handler+0x4>

0800265c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <BusFault_Handler+0x4>

08002664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <UsageFault_Handler+0x4>

0800266c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002680:	4802      	ldr	r0, [pc, #8]	@ (800268c <FDCAN1_IT0_IRQHandler+0x10>)
 8002682:	f001 fe5d 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	24000104 	.word	0x24000104

08002690 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002694:	4802      	ldr	r0, [pc, #8]	@ (80026a0 <FDCAN2_IT0_IRQHandler+0x10>)
 8002696:	f001 fe53 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	240001a4 	.word	0x240001a4

080026a4 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80026a8:	4802      	ldr	r0, [pc, #8]	@ (80026b4 <FDCAN1_IT1_IRQHandler+0x10>)
 80026aa:	f001 fe49 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	24000104 	.word	0x24000104

080026b8 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80026bc:	4802      	ldr	r0, [pc, #8]	@ (80026c8 <FDCAN2_IT1_IRQHandler+0x10>)
 80026be:	f001 fe3f 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	240001a4 	.word	0x240001a4

080026cc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80026d0:	4802      	ldr	r0, [pc, #8]	@ (80026dc <SPI2_IRQHandler+0x10>)
 80026d2:	f005 ff07 	bl	80084e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	24001240 	.word	0x24001240

080026e0 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 80026e4:	4802      	ldr	r0, [pc, #8]	@ (80026f0 <USART10_IRQHandler+0x10>)
 80026e6:	f007 fc37 	bl	8009f58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	24001360 	.word	0x24001360

080026f4 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80026f8:	4802      	ldr	r0, [pc, #8]	@ (8002704 <FDCAN3_IT0_IRQHandler+0x10>)
 80026fa:	f001 fe21 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	24000244 	.word	0x24000244

08002708 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 800270c:	4802      	ldr	r0, [pc, #8]	@ (8002718 <FDCAN3_IT1_IRQHandler+0x10>)
 800270e:	f001 fe17 	bl	8004340 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	24000244 	.word	0x24000244

0800271c <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 8002720:	4802      	ldr	r0, [pc, #8]	@ (800272c <TIM23_IRQHandler+0x10>)
 8002722:	f006 fc3d 	bl	8008fa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	240012c8 	.word	0x240012c8

08002730 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002734:	4b32      	ldr	r3, [pc, #200]	@ (8002800 <SystemInit+0xd0>)
 8002736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273a:	4a31      	ldr	r2, [pc, #196]	@ (8002800 <SystemInit+0xd0>)
 800273c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002740:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002744:	4b2f      	ldr	r3, [pc, #188]	@ (8002804 <SystemInit+0xd4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 030f 	and.w	r3, r3, #15
 800274c:	2b06      	cmp	r3, #6
 800274e:	d807      	bhi.n	8002760 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002750:	4b2c      	ldr	r3, [pc, #176]	@ (8002804 <SystemInit+0xd4>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f023 030f 	bic.w	r3, r3, #15
 8002758:	4a2a      	ldr	r2, [pc, #168]	@ (8002804 <SystemInit+0xd4>)
 800275a:	f043 0307 	orr.w	r3, r3, #7
 800275e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002760:	4b29      	ldr	r3, [pc, #164]	@ (8002808 <SystemInit+0xd8>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a28      	ldr	r2, [pc, #160]	@ (8002808 <SystemInit+0xd8>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800276c:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <SystemInit+0xd8>)
 800276e:	2200      	movs	r2, #0
 8002770:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002772:	4b25      	ldr	r3, [pc, #148]	@ (8002808 <SystemInit+0xd8>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	4924      	ldr	r1, [pc, #144]	@ (8002808 <SystemInit+0xd8>)
 8002778:	4b24      	ldr	r3, [pc, #144]	@ (800280c <SystemInit+0xdc>)
 800277a:	4013      	ands	r3, r2
 800277c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800277e:	4b21      	ldr	r3, [pc, #132]	@ (8002804 <SystemInit+0xd4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	2b00      	cmp	r3, #0
 8002788:	d007      	beq.n	800279a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800278a:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <SystemInit+0xd4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 030f 	bic.w	r3, r3, #15
 8002792:	4a1c      	ldr	r2, [pc, #112]	@ (8002804 <SystemInit+0xd4>)
 8002794:	f043 0307 	orr.w	r3, r3, #7
 8002798:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800279a:	4b1b      	ldr	r3, [pc, #108]	@ (8002808 <SystemInit+0xd8>)
 800279c:	2200      	movs	r2, #0
 800279e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80027a0:	4b19      	ldr	r3, [pc, #100]	@ (8002808 <SystemInit+0xd8>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80027a6:	4b18      	ldr	r3, [pc, #96]	@ (8002808 <SystemInit+0xd8>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80027ac:	4b16      	ldr	r3, [pc, #88]	@ (8002808 <SystemInit+0xd8>)
 80027ae:	4a18      	ldr	r2, [pc, #96]	@ (8002810 <SystemInit+0xe0>)
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80027b2:	4b15      	ldr	r3, [pc, #84]	@ (8002808 <SystemInit+0xd8>)
 80027b4:	4a17      	ldr	r2, [pc, #92]	@ (8002814 <SystemInit+0xe4>)
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80027b8:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <SystemInit+0xd8>)
 80027ba:	4a17      	ldr	r2, [pc, #92]	@ (8002818 <SystemInit+0xe8>)
 80027bc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80027be:	4b12      	ldr	r3, [pc, #72]	@ (8002808 <SystemInit+0xd8>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80027c4:	4b10      	ldr	r3, [pc, #64]	@ (8002808 <SystemInit+0xd8>)
 80027c6:	4a14      	ldr	r2, [pc, #80]	@ (8002818 <SystemInit+0xe8>)
 80027c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80027ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002808 <SystemInit+0xd8>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80027d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <SystemInit+0xd8>)
 80027d2:	4a11      	ldr	r2, [pc, #68]	@ (8002818 <SystemInit+0xe8>)
 80027d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80027d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <SystemInit+0xd8>)
 80027d8:	2200      	movs	r2, #0
 80027da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <SystemInit+0xd8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <SystemInit+0xd8>)
 80027e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027e8:	4b07      	ldr	r3, [pc, #28]	@ (8002808 <SystemInit+0xd8>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027ee:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <SystemInit+0xec>)
 80027f0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80027f4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000ed00 	.word	0xe000ed00
 8002804:	52002000 	.word	0x52002000
 8002808:	58024400 	.word	0x58024400
 800280c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002810:	02020200 	.word	0x02020200
 8002814:	01ff0000 	.word	0x01ff0000
 8002818:	01010280 	.word	0x01010280
 800281c:	52004000 	.word	0x52004000

08002820 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	@ 0x28
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	f107 031c 	add.w	r3, r7, #28
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002832:	463b      	mov	r3, r7
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
 8002840:	615a      	str	r2, [r3, #20]
 8002842:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002844:	4b22      	ldr	r3, [pc, #136]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 8002846:	4a23      	ldr	r2, [pc, #140]	@ (80028d4 <MX_TIM12_Init+0xb4>)
 8002848:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 800284a:	4b21      	ldr	r3, [pc, #132]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 800284c:	2217      	movs	r2, #23
 800284e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002850:	4b1f      	ldr	r3, [pc, #124]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 8002856:	4b1e      	ldr	r3, [pc, #120]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 8002858:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800285c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800285e:	4b1c      	ldr	r3, [pc, #112]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 8002860:	2200      	movs	r2, #0
 8002862:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002864:	4b1a      	ldr	r3, [pc, #104]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 8002866:	2200      	movs	r2, #0
 8002868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800286a:	4819      	ldr	r0, [pc, #100]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 800286c:	f006 fa24 	bl	8008cb8 <HAL_TIM_PWM_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8002876:	f7ff fd71 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8002882:	f107 031c 	add.w	r3, r7, #28
 8002886:	4619      	mov	r1, r3
 8002888:	4811      	ldr	r0, [pc, #68]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 800288a:	f007 f97b 	bl	8009b84 <HAL_TIMEx_MasterConfigSynchronization>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8002894:	f7ff fd62 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002898:	2360      	movs	r3, #96	@ 0x60
 800289a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800289c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028aa:	463b      	mov	r3, r7
 80028ac:	2204      	movs	r2, #4
 80028ae:	4619      	mov	r1, r3
 80028b0:	4807      	ldr	r0, [pc, #28]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 80028b2:	f006 fc7d 	bl	80091b0 <HAL_TIM_PWM_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 80028bc:	f7ff fd4e 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80028c0:	4803      	ldr	r0, [pc, #12]	@ (80028d0 <MX_TIM12_Init+0xb0>)
 80028c2:	f000 f82b 	bl	800291c <HAL_TIM_MspPostInit>

}
 80028c6:	bf00      	nop
 80028c8:	3728      	adds	r7, #40	@ 0x28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	24001314 	.word	0x24001314
 80028d4:	40001800 	.word	0x40001800

080028d8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002914 <HAL_TIM_PWM_MspInit+0x3c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d10e      	bne.n	8002908 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80028ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <HAL_TIM_PWM_MspInit+0x40>)
 80028ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028f0:	4a09      	ldr	r2, [pc, #36]	@ (8002918 <HAL_TIM_PWM_MspInit+0x40>)
 80028f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028fa:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_TIM_PWM_MspInit+0x40>)
 80028fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002908:	bf00      	nop
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	40001800 	.word	0x40001800
 8002918:	58024400 	.word	0x58024400

0800291c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b088      	sub	sp, #32
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002924:	f107 030c 	add.w	r3, r7, #12
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	60da      	str	r2, [r3, #12]
 8002932:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a13      	ldr	r2, [pc, #76]	@ (8002988 <HAL_TIM_MspPostInit+0x6c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d11f      	bne.n	800297e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	4b13      	ldr	r3, [pc, #76]	@ (800298c <HAL_TIM_MspPostInit+0x70>)
 8002940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002944:	4a11      	ldr	r2, [pc, #68]	@ (800298c <HAL_TIM_MspPostInit+0x70>)
 8002946:	f043 0302 	orr.w	r3, r3, #2
 800294a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800294e:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <HAL_TIM_MspPostInit+0x70>)
 8002950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800295c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002960:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 800296e:	2302      	movs	r3, #2
 8002970:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002972:	f107 030c 	add.w	r3, r7, #12
 8002976:	4619      	mov	r1, r3
 8002978:	4805      	ldr	r0, [pc, #20]	@ (8002990 <HAL_TIM_MspPostInit+0x74>)
 800297a:	f002 f9ef 	bl	8004d5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800297e:	bf00      	nop
 8002980:	3720      	adds	r7, #32
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40001800 	.word	0x40001800
 800298c:	58024400 	.word	0x58024400
 8002990:	58020400 	.word	0x58020400

08002994 <MX_USART10_UART_Init>:
UART_HandleTypeDef huart10;

/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8002998:	4b22      	ldr	r3, [pc, #136]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 800299a:	4a23      	ldr	r2, [pc, #140]	@ (8002a28 <MX_USART10_UART_Init+0x94>)
 800299c:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 800299e:	4b21      	ldr	r3, [pc, #132]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029a4:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80029a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80029ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80029b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80029b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029ba:	220c      	movs	r2, #12
 80029bc:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029be:	4b19      	ldr	r3, [pc, #100]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80029c4:	4b17      	ldr	r3, [pc, #92]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029ca:	4b16      	ldr	r3, [pc, #88]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029d0:	4b14      	ldr	r3, [pc, #80]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029d6:	4b13      	ldr	r3, [pc, #76]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029d8:	2200      	movs	r2, #0
 80029da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80029dc:	4811      	ldr	r0, [pc, #68]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029de:	f007 f98b 	bl	8009cf8 <HAL_UART_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 80029e8:	f7ff fcb8 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ec:	2100      	movs	r1, #0
 80029ee:	480d      	ldr	r0, [pc, #52]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 80029f0:	f009 ff7b 	bl	800c8ea <HAL_UARTEx_SetTxFifoThreshold>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 80029fa:	f7ff fcaf 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029fe:	2100      	movs	r1, #0
 8002a00:	4808      	ldr	r0, [pc, #32]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 8002a02:	f009 ffb0 	bl	800c966 <HAL_UARTEx_SetRxFifoThreshold>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002a0c:	f7ff fca6 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002a10:	4804      	ldr	r0, [pc, #16]	@ (8002a24 <MX_USART10_UART_Init+0x90>)
 8002a12:	f009 ff31 	bl	800c878 <HAL_UARTEx_DisableFifoMode>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002a1c:	f7ff fc9e 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	24001360 	.word	0x24001360
 8002a28:	40011c00 	.word	0x40011c00

08002a2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b0b8      	sub	sp, #224	@ 0xe0
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
 8002a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a44:	f107 0310 	add.w	r3, r7, #16
 8002a48:	22b8      	movs	r2, #184	@ 0xb8
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f00d fb7f 	bl	8010150 <memset>
  if(uartHandle->Instance==USART10)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a35      	ldr	r2, [pc, #212]	@ (8002b2c <HAL_UART_MspInit+0x100>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d162      	bne.n	8002b22 <HAL_UART_MspInit+0xf6>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8002a5c:	f04f 0201 	mov.w	r2, #1
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a6e:	f107 0310 	add.w	r3, r7, #16
 8002a72:	4618      	mov	r0, r3
 8002a74:	f003 fb16 	bl	80060a4 <HAL_RCCEx_PeriphCLKConfig>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002a7e:	f7ff fc6d 	bl	800235c <Error_Handler>
    }

    /* USART10 clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 8002a82:	4b2b      	ldr	r3, [pc, #172]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a88:	4a29      	ldr	r2, [pc, #164]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002a92:	4b27      	ldr	r3, [pc, #156]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002aa0:	4b23      	ldr	r3, [pc, #140]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002aa6:	4a22      	ldr	r2, [pc, #136]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002aa8:	f043 0310 	orr.w	r3, r3, #16
 8002aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b30 <HAL_UART_MspInit+0x104>)
 8002ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	60bb      	str	r3, [r7, #8]
 8002abc:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PE2     ------> USART10_RX
    PE3     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002abe:	2304      	movs	r3, #4
 8002ac0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002adc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4814      	ldr	r0, [pc, #80]	@ (8002b34 <HAL_UART_MspInit+0x108>)
 8002ae4:	f002 f93a 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ae8:	2308      	movs	r3, #8
 8002aea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002b00:	230b      	movs	r3, #11
 8002b02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b06:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4809      	ldr	r0, [pc, #36]	@ (8002b34 <HAL_UART_MspInit+0x108>)
 8002b0e:	f002 f925 	bl	8004d5c <HAL_GPIO_Init>

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 8002b12:	2200      	movs	r2, #0
 8002b14:	2105      	movs	r1, #5
 8002b16:	209c      	movs	r0, #156	@ 0x9c
 8002b18:	f000 f94c 	bl	8002db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8002b1c:	209c      	movs	r0, #156	@ 0x9c
 8002b1e:	f000 f963 	bl	8002de8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8002b22:	bf00      	nop
 8002b24:	37e0      	adds	r7, #224	@ 0xe0
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40011c00 	.word	0x40011c00
 8002b30:	58024400 	.word	0x58024400
 8002b34:	58021000 	.word	0x58021000

08002b38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002b38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b70 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b3c:	f7ff fdf8 	bl	8002730 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b40:	480c      	ldr	r0, [pc, #48]	@ (8002b74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b42:	490d      	ldr	r1, [pc, #52]	@ (8002b78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b44:	4a0d      	ldr	r2, [pc, #52]	@ (8002b7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b48:	e002      	b.n	8002b50 <LoopCopyDataInit>

08002b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b4e:	3304      	adds	r3, #4

08002b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b54:	d3f9      	bcc.n	8002b4a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b56:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b58:	4c0a      	ldr	r4, [pc, #40]	@ (8002b84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b5c:	e001      	b.n	8002b62 <LoopFillZerobss>

08002b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b60:	3204      	adds	r2, #4

08002b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b64:	d3fb      	bcc.n	8002b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b66:	f00d fb5f 	bl	8010228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b6a:	f7ff faf7 	bl	800215c <main>
  bx  lr
 8002b6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b70:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002b74:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002b78:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 8002b7c:	08010a2c 	.word	0x08010a2c
  ldr r2, =_sbss
 8002b80:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 8002b84:	2400551c 	.word	0x2400551c

08002b88 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b88:	e7fe      	b.n	8002b88 <ADC3_IRQHandler>
	...

08002b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b92:	2003      	movs	r0, #3
 8002b94:	f000 f903 	bl	8002d9e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b98:	f003 f86c 	bl	8005c74 <HAL_RCC_GetSysClockFreq>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	4b15      	ldr	r3, [pc, #84]	@ (8002bf4 <HAL_Init+0x68>)
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	4913      	ldr	r1, [pc, #76]	@ (8002bf8 <HAL_Init+0x6c>)
 8002baa:	5ccb      	ldrb	r3, [r1, r3]
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf4 <HAL_Init+0x68>)
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf8 <HAL_Init+0x6c>)
 8002bc0:	5cd3      	ldrb	r3, [r2, r3]
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8002bfc <HAL_Init+0x70>)
 8002bce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c00 <HAL_Init+0x74>)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bd6:	200f      	movs	r0, #15
 8002bd8:	f7ff fcd2 	bl	8002580 <HAL_InitTick>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e002      	b.n	8002bec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002be6:	f7ff fcad 	bl	8002544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	58024400 	.word	0x58024400
 8002bf8:	08010998 	.word	0x08010998
 8002bfc:	24000040 	.word	0x24000040
 8002c00:	2400003c 	.word	0x2400003c

08002c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c08:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_IncTick+0x20>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_IncTick+0x24>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4413      	add	r3, r2
 8002c14:	4a04      	ldr	r2, [pc, #16]	@ (8002c28 <HAL_IncTick+0x24>)
 8002c16:	6013      	str	r3, [r2, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	24000048 	.word	0x24000048
 8002c28:	240013f4 	.word	0x240013f4

08002c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c30:	4b03      	ldr	r3, [pc, #12]	@ (8002c40 <HAL_GetTick+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	240013f4 	.word	0x240013f4

08002c44 <__NVIC_SetPriorityGrouping>:
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c54:	4b0b      	ldr	r3, [pc, #44]	@ (8002c84 <__NVIC_SetPriorityGrouping+0x40>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c60:	4013      	ands	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c6c:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <__NVIC_SetPriorityGrouping+0x44>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c72:	4a04      	ldr	r2, [pc, #16]	@ (8002c84 <__NVIC_SetPriorityGrouping+0x40>)
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	60d3      	str	r3, [r2, #12]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr
 8002c84:	e000ed00 	.word	0xe000ed00
 8002c88:	05fa0000 	.word	0x05fa0000

08002c8c <__NVIC_GetPriorityGrouping>:
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c90:	4b04      	ldr	r3, [pc, #16]	@ (8002ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	0a1b      	lsrs	r3, r3, #8
 8002c96:	f003 0307 	and.w	r3, r3, #7
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <__NVIC_EnableIRQ>:
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	db0b      	blt.n	8002cd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cba:	88fb      	ldrh	r3, [r7, #6]
 8002cbc:	f003 021f 	and.w	r2, r3, #31
 8002cc0:	4907      	ldr	r1, [pc, #28]	@ (8002ce0 <__NVIC_EnableIRQ+0x38>)
 8002cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	2001      	movs	r0, #1
 8002cca:	fa00 f202 	lsl.w	r2, r0, r2
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	e000e100 	.word	0xe000e100

08002ce4 <__NVIC_SetPriority>:
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cf0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	db0a      	blt.n	8002d0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	490c      	ldr	r1, [pc, #48]	@ (8002d30 <__NVIC_SetPriority+0x4c>)
 8002cfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d02:	0112      	lsls	r2, r2, #4
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	440b      	add	r3, r1
 8002d08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002d0c:	e00a      	b.n	8002d24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	4908      	ldr	r1, [pc, #32]	@ (8002d34 <__NVIC_SetPriority+0x50>)
 8002d14:	88fb      	ldrh	r3, [r7, #6]
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	3b04      	subs	r3, #4
 8002d1c:	0112      	lsls	r2, r2, #4
 8002d1e:	b2d2      	uxtb	r2, r2
 8002d20:	440b      	add	r3, r1
 8002d22:	761a      	strb	r2, [r3, #24]
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000e100 	.word	0xe000e100
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <NVIC_EncodePriority>:
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b089      	sub	sp, #36	@ 0x24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f1c3 0307 	rsb	r3, r3, #7
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	bf28      	it	cs
 8002d56:	2304      	movcs	r3, #4
 8002d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	2b06      	cmp	r3, #6
 8002d60:	d902      	bls.n	8002d68 <NVIC_EncodePriority+0x30>
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	3b03      	subs	r3, #3
 8002d66:	e000      	b.n	8002d6a <NVIC_EncodePriority+0x32>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43da      	mvns	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	401a      	ands	r2, r3
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d80:	f04f 31ff 	mov.w	r1, #4294967295
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8a:	43d9      	mvns	r1, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d90:	4313      	orrs	r3, r2
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3724      	adds	r7, #36	@ 0x24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b082      	sub	sp, #8
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff ff4c 	bl	8002c44 <__NVIC_SetPriorityGrouping>
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc2:	f7ff ff63 	bl	8002c8c <__NVIC_GetPriorityGrouping>
 8002dc6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	68b9      	ldr	r1, [r7, #8]
 8002dcc:	6978      	ldr	r0, [r7, #20]
 8002dce:	f7ff ffb3 	bl	8002d38 <NVIC_EncodePriority>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002dd8:	4611      	mov	r1, r2
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ff82 	bl	8002ce4 <__NVIC_SetPriority>
}
 8002de0:	bf00      	nop
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff ff56 	bl	8002ca8 <__NVIC_EnableIRQ>
}
 8002dfc:	bf00      	nop
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002e0c:	f7ff ff0e 	bl	8002c2c <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e2dc      	b.n	80033d6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d008      	beq.n	8002e3a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2280      	movs	r2, #128	@ 0x80
 8002e2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e2cd      	b.n	80033d6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a76      	ldr	r2, [pc, #472]	@ (8003018 <HAL_DMA_Abort+0x214>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d04a      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a74      	ldr	r2, [pc, #464]	@ (800301c <HAL_DMA_Abort+0x218>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d045      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a73      	ldr	r2, [pc, #460]	@ (8003020 <HAL_DMA_Abort+0x21c>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d040      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a71      	ldr	r2, [pc, #452]	@ (8003024 <HAL_DMA_Abort+0x220>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d03b      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a70      	ldr	r2, [pc, #448]	@ (8003028 <HAL_DMA_Abort+0x224>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d036      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a6e      	ldr	r2, [pc, #440]	@ (800302c <HAL_DMA_Abort+0x228>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d031      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a6d      	ldr	r2, [pc, #436]	@ (8003030 <HAL_DMA_Abort+0x22c>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d02c      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a6b      	ldr	r2, [pc, #428]	@ (8003034 <HAL_DMA_Abort+0x230>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d027      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_DMA_Abort+0x234>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d022      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a68      	ldr	r2, [pc, #416]	@ (800303c <HAL_DMA_Abort+0x238>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d01d      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a67      	ldr	r2, [pc, #412]	@ (8003040 <HAL_DMA_Abort+0x23c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d018      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a65      	ldr	r2, [pc, #404]	@ (8003044 <HAL_DMA_Abort+0x240>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d013      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a64      	ldr	r2, [pc, #400]	@ (8003048 <HAL_DMA_Abort+0x244>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d00e      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a62      	ldr	r2, [pc, #392]	@ (800304c <HAL_DMA_Abort+0x248>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d009      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a61      	ldr	r2, [pc, #388]	@ (8003050 <HAL_DMA_Abort+0x24c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d004      	beq.n	8002eda <HAL_DMA_Abort+0xd6>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a5f      	ldr	r2, [pc, #380]	@ (8003054 <HAL_DMA_Abort+0x250>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d101      	bne.n	8002ede <HAL_DMA_Abort+0xda>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <HAL_DMA_Abort+0xdc>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d013      	beq.n	8002f0c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 021e 	bic.w	r2, r2, #30
 8002ef2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f02:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e00a      	b.n	8002f22 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 020e 	bic.w	r2, r2, #14
 8002f1a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a3c      	ldr	r2, [pc, #240]	@ (8003018 <HAL_DMA_Abort+0x214>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d072      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a3a      	ldr	r2, [pc, #232]	@ (800301c <HAL_DMA_Abort+0x218>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d06d      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a39      	ldr	r2, [pc, #228]	@ (8003020 <HAL_DMA_Abort+0x21c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d068      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a37      	ldr	r2, [pc, #220]	@ (8003024 <HAL_DMA_Abort+0x220>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d063      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a36      	ldr	r2, [pc, #216]	@ (8003028 <HAL_DMA_Abort+0x224>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d05e      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a34      	ldr	r2, [pc, #208]	@ (800302c <HAL_DMA_Abort+0x228>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d059      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a33      	ldr	r2, [pc, #204]	@ (8003030 <HAL_DMA_Abort+0x22c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d054      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a31      	ldr	r2, [pc, #196]	@ (8003034 <HAL_DMA_Abort+0x230>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d04f      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a30      	ldr	r2, [pc, #192]	@ (8003038 <HAL_DMA_Abort+0x234>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d04a      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a2e      	ldr	r2, [pc, #184]	@ (800303c <HAL_DMA_Abort+0x238>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d045      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2d      	ldr	r2, [pc, #180]	@ (8003040 <HAL_DMA_Abort+0x23c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d040      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a2b      	ldr	r2, [pc, #172]	@ (8003044 <HAL_DMA_Abort+0x240>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d03b      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a2a      	ldr	r2, [pc, #168]	@ (8003048 <HAL_DMA_Abort+0x244>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d036      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a28      	ldr	r2, [pc, #160]	@ (800304c <HAL_DMA_Abort+0x248>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d031      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a27      	ldr	r2, [pc, #156]	@ (8003050 <HAL_DMA_Abort+0x24c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d02c      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a25      	ldr	r2, [pc, #148]	@ (8003054 <HAL_DMA_Abort+0x250>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d027      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a24      	ldr	r2, [pc, #144]	@ (8003058 <HAL_DMA_Abort+0x254>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a22      	ldr	r2, [pc, #136]	@ (800305c <HAL_DMA_Abort+0x258>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01d      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a21      	ldr	r2, [pc, #132]	@ (8003060 <HAL_DMA_Abort+0x25c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d018      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8003064 <HAL_DMA_Abort+0x260>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1e      	ldr	r2, [pc, #120]	@ (8003068 <HAL_DMA_Abort+0x264>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00e      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800306c <HAL_DMA_Abort+0x268>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d009      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a1b      	ldr	r2, [pc, #108]	@ (8003070 <HAL_DMA_Abort+0x26c>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d004      	beq.n	8003012 <HAL_DMA_Abort+0x20e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a19      	ldr	r2, [pc, #100]	@ (8003074 <HAL_DMA_Abort+0x270>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d132      	bne.n	8003078 <HAL_DMA_Abort+0x274>
 8003012:	2301      	movs	r3, #1
 8003014:	e031      	b.n	800307a <HAL_DMA_Abort+0x276>
 8003016:	bf00      	nop
 8003018:	40020010 	.word	0x40020010
 800301c:	40020028 	.word	0x40020028
 8003020:	40020040 	.word	0x40020040
 8003024:	40020058 	.word	0x40020058
 8003028:	40020070 	.word	0x40020070
 800302c:	40020088 	.word	0x40020088
 8003030:	400200a0 	.word	0x400200a0
 8003034:	400200b8 	.word	0x400200b8
 8003038:	40020410 	.word	0x40020410
 800303c:	40020428 	.word	0x40020428
 8003040:	40020440 	.word	0x40020440
 8003044:	40020458 	.word	0x40020458
 8003048:	40020470 	.word	0x40020470
 800304c:	40020488 	.word	0x40020488
 8003050:	400204a0 	.word	0x400204a0
 8003054:	400204b8 	.word	0x400204b8
 8003058:	58025408 	.word	0x58025408
 800305c:	5802541c 	.word	0x5802541c
 8003060:	58025430 	.word	0x58025430
 8003064:	58025444 	.word	0x58025444
 8003068:	58025458 	.word	0x58025458
 800306c:	5802546c 	.word	0x5802546c
 8003070:	58025480 	.word	0x58025480
 8003074:	58025494 	.word	0x58025494
 8003078:	2300      	movs	r3, #0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800308c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a6d      	ldr	r2, [pc, #436]	@ (8003248 <HAL_DMA_Abort+0x444>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d04a      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a6b      	ldr	r2, [pc, #428]	@ (800324c <HAL_DMA_Abort+0x448>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d045      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a6a      	ldr	r2, [pc, #424]	@ (8003250 <HAL_DMA_Abort+0x44c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d040      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a68      	ldr	r2, [pc, #416]	@ (8003254 <HAL_DMA_Abort+0x450>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d03b      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a67      	ldr	r2, [pc, #412]	@ (8003258 <HAL_DMA_Abort+0x454>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d036      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a65      	ldr	r2, [pc, #404]	@ (800325c <HAL_DMA_Abort+0x458>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d031      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a64      	ldr	r2, [pc, #400]	@ (8003260 <HAL_DMA_Abort+0x45c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d02c      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a62      	ldr	r2, [pc, #392]	@ (8003264 <HAL_DMA_Abort+0x460>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d027      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a61      	ldr	r2, [pc, #388]	@ (8003268 <HAL_DMA_Abort+0x464>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d022      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a5f      	ldr	r2, [pc, #380]	@ (800326c <HAL_DMA_Abort+0x468>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d01d      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003270 <HAL_DMA_Abort+0x46c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d018      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a5c      	ldr	r2, [pc, #368]	@ (8003274 <HAL_DMA_Abort+0x470>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d013      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a5b      	ldr	r2, [pc, #364]	@ (8003278 <HAL_DMA_Abort+0x474>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d00e      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a59      	ldr	r2, [pc, #356]	@ (800327c <HAL_DMA_Abort+0x478>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d009      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a58      	ldr	r2, [pc, #352]	@ (8003280 <HAL_DMA_Abort+0x47c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d004      	beq.n	800312e <HAL_DMA_Abort+0x32a>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a56      	ldr	r2, [pc, #344]	@ (8003284 <HAL_DMA_Abort+0x480>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d108      	bne.n	8003140 <HAL_DMA_Abort+0x33c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e007      	b.n	8003150 <HAL_DMA_Abort+0x34c>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0201 	bic.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003150:	e013      	b.n	800317a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003152:	f7ff fd6b 	bl	8002c2c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b05      	cmp	r3, #5
 800315e:	d90c      	bls.n	800317a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2220      	movs	r2, #32
 8003164:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2203      	movs	r2, #3
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e12d      	b.n	80033d6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1e5      	bne.n	8003152 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2f      	ldr	r2, [pc, #188]	@ (8003248 <HAL_DMA_Abort+0x444>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d04a      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <HAL_DMA_Abort+0x448>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d045      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2c      	ldr	r2, [pc, #176]	@ (8003250 <HAL_DMA_Abort+0x44c>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d040      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003254 <HAL_DMA_Abort+0x450>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d03b      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <HAL_DMA_Abort+0x454>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d036      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <HAL_DMA_Abort+0x458>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d031      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <HAL_DMA_Abort+0x45c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d02c      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <HAL_DMA_Abort+0x460>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d027      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <HAL_DMA_Abort+0x464>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d022      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <HAL_DMA_Abort+0x468>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d01d      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <HAL_DMA_Abort+0x46c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d018      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <HAL_DMA_Abort+0x470>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d013      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a1d      	ldr	r2, [pc, #116]	@ (8003278 <HAL_DMA_Abort+0x474>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d00e      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a1b      	ldr	r2, [pc, #108]	@ (800327c <HAL_DMA_Abort+0x478>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d009      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a1a      	ldr	r2, [pc, #104]	@ (8003280 <HAL_DMA_Abort+0x47c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d004      	beq.n	8003226 <HAL_DMA_Abort+0x422>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a18      	ldr	r2, [pc, #96]	@ (8003284 <HAL_DMA_Abort+0x480>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d101      	bne.n	800322a <HAL_DMA_Abort+0x426>
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <HAL_DMA_Abort+0x428>
 800322a:	2300      	movs	r3, #0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d02b      	beq.n	8003288 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003234:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323a:	f003 031f 	and.w	r3, r3, #31
 800323e:	223f      	movs	r2, #63	@ 0x3f
 8003240:	409a      	lsls	r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	609a      	str	r2, [r3, #8]
 8003246:	e02a      	b.n	800329e <HAL_DMA_Abort+0x49a>
 8003248:	40020010 	.word	0x40020010
 800324c:	40020028 	.word	0x40020028
 8003250:	40020040 	.word	0x40020040
 8003254:	40020058 	.word	0x40020058
 8003258:	40020070 	.word	0x40020070
 800325c:	40020088 	.word	0x40020088
 8003260:	400200a0 	.word	0x400200a0
 8003264:	400200b8 	.word	0x400200b8
 8003268:	40020410 	.word	0x40020410
 800326c:	40020428 	.word	0x40020428
 8003270:	40020440 	.word	0x40020440
 8003274:	40020458 	.word	0x40020458
 8003278:	40020470 	.word	0x40020470
 800327c:	40020488 	.word	0x40020488
 8003280:	400204a0 	.word	0x400204a0
 8003284:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	2201      	movs	r2, #1
 8003298:	409a      	lsls	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a4f      	ldr	r2, [pc, #316]	@ (80033e0 <HAL_DMA_Abort+0x5dc>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d072      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a4d      	ldr	r2, [pc, #308]	@ (80033e4 <HAL_DMA_Abort+0x5e0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d06d      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a4c      	ldr	r2, [pc, #304]	@ (80033e8 <HAL_DMA_Abort+0x5e4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d068      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a4a      	ldr	r2, [pc, #296]	@ (80033ec <HAL_DMA_Abort+0x5e8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d063      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a49      	ldr	r2, [pc, #292]	@ (80033f0 <HAL_DMA_Abort+0x5ec>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d05e      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a47      	ldr	r2, [pc, #284]	@ (80033f4 <HAL_DMA_Abort+0x5f0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d059      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a46      	ldr	r2, [pc, #280]	@ (80033f8 <HAL_DMA_Abort+0x5f4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d054      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a44      	ldr	r2, [pc, #272]	@ (80033fc <HAL_DMA_Abort+0x5f8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d04f      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a43      	ldr	r2, [pc, #268]	@ (8003400 <HAL_DMA_Abort+0x5fc>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d04a      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a41      	ldr	r2, [pc, #260]	@ (8003404 <HAL_DMA_Abort+0x600>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d045      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a40      	ldr	r2, [pc, #256]	@ (8003408 <HAL_DMA_Abort+0x604>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d040      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a3e      	ldr	r2, [pc, #248]	@ (800340c <HAL_DMA_Abort+0x608>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d03b      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a3d      	ldr	r2, [pc, #244]	@ (8003410 <HAL_DMA_Abort+0x60c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d036      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a3b      	ldr	r2, [pc, #236]	@ (8003414 <HAL_DMA_Abort+0x610>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d031      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a3a      	ldr	r2, [pc, #232]	@ (8003418 <HAL_DMA_Abort+0x614>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d02c      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a38      	ldr	r2, [pc, #224]	@ (800341c <HAL_DMA_Abort+0x618>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d027      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a37      	ldr	r2, [pc, #220]	@ (8003420 <HAL_DMA_Abort+0x61c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d022      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a35      	ldr	r2, [pc, #212]	@ (8003424 <HAL_DMA_Abort+0x620>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d01d      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a34      	ldr	r2, [pc, #208]	@ (8003428 <HAL_DMA_Abort+0x624>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d018      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a32      	ldr	r2, [pc, #200]	@ (800342c <HAL_DMA_Abort+0x628>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d013      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a31      	ldr	r2, [pc, #196]	@ (8003430 <HAL_DMA_Abort+0x62c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00e      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a2f      	ldr	r2, [pc, #188]	@ (8003434 <HAL_DMA_Abort+0x630>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d009      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a2e      	ldr	r2, [pc, #184]	@ (8003438 <HAL_DMA_Abort+0x634>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d004      	beq.n	800338e <HAL_DMA_Abort+0x58a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a2c      	ldr	r2, [pc, #176]	@ (800343c <HAL_DMA_Abort+0x638>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d101      	bne.n	8003392 <HAL_DMA_Abort+0x58e>
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <HAL_DMA_Abort+0x590>
 8003392:	2300      	movs	r3, #0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d015      	beq.n	80033c4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80033a0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00c      	beq.n	80033c4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033b8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80033c2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40020010 	.word	0x40020010
 80033e4:	40020028 	.word	0x40020028
 80033e8:	40020040 	.word	0x40020040
 80033ec:	40020058 	.word	0x40020058
 80033f0:	40020070 	.word	0x40020070
 80033f4:	40020088 	.word	0x40020088
 80033f8:	400200a0 	.word	0x400200a0
 80033fc:	400200b8 	.word	0x400200b8
 8003400:	40020410 	.word	0x40020410
 8003404:	40020428 	.word	0x40020428
 8003408:	40020440 	.word	0x40020440
 800340c:	40020458 	.word	0x40020458
 8003410:	40020470 	.word	0x40020470
 8003414:	40020488 	.word	0x40020488
 8003418:	400204a0 	.word	0x400204a0
 800341c:	400204b8 	.word	0x400204b8
 8003420:	58025408 	.word	0x58025408
 8003424:	5802541c 	.word	0x5802541c
 8003428:	58025430 	.word	0x58025430
 800342c:	58025444 	.word	0x58025444
 8003430:	58025458 	.word	0x58025458
 8003434:	5802546c 	.word	0x5802546c
 8003438:	58025480 	.word	0x58025480
 800343c:	58025494 	.word	0x58025494

08003440 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e237      	b.n	80038c2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d004      	beq.n	8003468 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2280      	movs	r2, #128	@ 0x80
 8003462:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e22c      	b.n	80038c2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a5c      	ldr	r2, [pc, #368]	@ (80035e0 <HAL_DMA_Abort_IT+0x1a0>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d04a      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a5b      	ldr	r2, [pc, #364]	@ (80035e4 <HAL_DMA_Abort_IT+0x1a4>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d045      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a59      	ldr	r2, [pc, #356]	@ (80035e8 <HAL_DMA_Abort_IT+0x1a8>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d040      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a58      	ldr	r2, [pc, #352]	@ (80035ec <HAL_DMA_Abort_IT+0x1ac>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d03b      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a56      	ldr	r2, [pc, #344]	@ (80035f0 <HAL_DMA_Abort_IT+0x1b0>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d036      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a55      	ldr	r2, [pc, #340]	@ (80035f4 <HAL_DMA_Abort_IT+0x1b4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d031      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a53      	ldr	r2, [pc, #332]	@ (80035f8 <HAL_DMA_Abort_IT+0x1b8>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d02c      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a52      	ldr	r2, [pc, #328]	@ (80035fc <HAL_DMA_Abort_IT+0x1bc>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d027      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a50      	ldr	r2, [pc, #320]	@ (8003600 <HAL_DMA_Abort_IT+0x1c0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d022      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a4f      	ldr	r2, [pc, #316]	@ (8003604 <HAL_DMA_Abort_IT+0x1c4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d01d      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003608 <HAL_DMA_Abort_IT+0x1c8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d018      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a4c      	ldr	r2, [pc, #304]	@ (800360c <HAL_DMA_Abort_IT+0x1cc>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d013      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003610 <HAL_DMA_Abort_IT+0x1d0>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00e      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a49      	ldr	r2, [pc, #292]	@ (8003614 <HAL_DMA_Abort_IT+0x1d4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d009      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a47      	ldr	r2, [pc, #284]	@ (8003618 <HAL_DMA_Abort_IT+0x1d8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d004      	beq.n	8003508 <HAL_DMA_Abort_IT+0xc8>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a46      	ldr	r2, [pc, #280]	@ (800361c <HAL_DMA_Abort_IT+0x1dc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d101      	bne.n	800350c <HAL_DMA_Abort_IT+0xcc>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <HAL_DMA_Abort_IT+0xce>
 800350c:	2300      	movs	r3, #0
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8086 	beq.w	8003620 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2204      	movs	r2, #4
 8003518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <HAL_DMA_Abort_IT+0x1a0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d04a      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a2e      	ldr	r2, [pc, #184]	@ (80035e4 <HAL_DMA_Abort_IT+0x1a4>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d045      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a2c      	ldr	r2, [pc, #176]	@ (80035e8 <HAL_DMA_Abort_IT+0x1a8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d040      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a2b      	ldr	r2, [pc, #172]	@ (80035ec <HAL_DMA_Abort_IT+0x1ac>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d03b      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a29      	ldr	r2, [pc, #164]	@ (80035f0 <HAL_DMA_Abort_IT+0x1b0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d036      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a28      	ldr	r2, [pc, #160]	@ (80035f4 <HAL_DMA_Abort_IT+0x1b4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d031      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a26      	ldr	r2, [pc, #152]	@ (80035f8 <HAL_DMA_Abort_IT+0x1b8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d02c      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a25      	ldr	r2, [pc, #148]	@ (80035fc <HAL_DMA_Abort_IT+0x1bc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d027      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a23      	ldr	r2, [pc, #140]	@ (8003600 <HAL_DMA_Abort_IT+0x1c0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d022      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a22      	ldr	r2, [pc, #136]	@ (8003604 <HAL_DMA_Abort_IT+0x1c4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d01d      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a20      	ldr	r2, [pc, #128]	@ (8003608 <HAL_DMA_Abort_IT+0x1c8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d018      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1f      	ldr	r2, [pc, #124]	@ (800360c <HAL_DMA_Abort_IT+0x1cc>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d013      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1d      	ldr	r2, [pc, #116]	@ (8003610 <HAL_DMA_Abort_IT+0x1d0>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00e      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003614 <HAL_DMA_Abort_IT+0x1d4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d009      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003618 <HAL_DMA_Abort_IT+0x1d8>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d004      	beq.n	80035bc <HAL_DMA_Abort_IT+0x17c>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a19      	ldr	r2, [pc, #100]	@ (800361c <HAL_DMA_Abort_IT+0x1dc>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d108      	bne.n	80035ce <HAL_DMA_Abort_IT+0x18e>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	e178      	b.n	80038c0 <HAL_DMA_Abort_IT+0x480>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0201 	bic.w	r2, r2, #1
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	e16f      	b.n	80038c0 <HAL_DMA_Abort_IT+0x480>
 80035e0:	40020010 	.word	0x40020010
 80035e4:	40020028 	.word	0x40020028
 80035e8:	40020040 	.word	0x40020040
 80035ec:	40020058 	.word	0x40020058
 80035f0:	40020070 	.word	0x40020070
 80035f4:	40020088 	.word	0x40020088
 80035f8:	400200a0 	.word	0x400200a0
 80035fc:	400200b8 	.word	0x400200b8
 8003600:	40020410 	.word	0x40020410
 8003604:	40020428 	.word	0x40020428
 8003608:	40020440 	.word	0x40020440
 800360c:	40020458 	.word	0x40020458
 8003610:	40020470 	.word	0x40020470
 8003614:	40020488 	.word	0x40020488
 8003618:	400204a0 	.word	0x400204a0
 800361c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 020e 	bic.w	r2, r2, #14
 800362e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a6c      	ldr	r2, [pc, #432]	@ (80037e8 <HAL_DMA_Abort_IT+0x3a8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d04a      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a6b      	ldr	r2, [pc, #428]	@ (80037ec <HAL_DMA_Abort_IT+0x3ac>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d045      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a69      	ldr	r2, [pc, #420]	@ (80037f0 <HAL_DMA_Abort_IT+0x3b0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d040      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a68      	ldr	r2, [pc, #416]	@ (80037f4 <HAL_DMA_Abort_IT+0x3b4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d03b      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a66      	ldr	r2, [pc, #408]	@ (80037f8 <HAL_DMA_Abort_IT+0x3b8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d036      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a65      	ldr	r2, [pc, #404]	@ (80037fc <HAL_DMA_Abort_IT+0x3bc>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d031      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a63      	ldr	r2, [pc, #396]	@ (8003800 <HAL_DMA_Abort_IT+0x3c0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d02c      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a62      	ldr	r2, [pc, #392]	@ (8003804 <HAL_DMA_Abort_IT+0x3c4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d027      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a60      	ldr	r2, [pc, #384]	@ (8003808 <HAL_DMA_Abort_IT+0x3c8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d022      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a5f      	ldr	r2, [pc, #380]	@ (800380c <HAL_DMA_Abort_IT+0x3cc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d01d      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a5d      	ldr	r2, [pc, #372]	@ (8003810 <HAL_DMA_Abort_IT+0x3d0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d018      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a5c      	ldr	r2, [pc, #368]	@ (8003814 <HAL_DMA_Abort_IT+0x3d4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d013      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a5a      	ldr	r2, [pc, #360]	@ (8003818 <HAL_DMA_Abort_IT+0x3d8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00e      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a59      	ldr	r2, [pc, #356]	@ (800381c <HAL_DMA_Abort_IT+0x3dc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d009      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a57      	ldr	r2, [pc, #348]	@ (8003820 <HAL_DMA_Abort_IT+0x3e0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d004      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x290>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a56      	ldr	r2, [pc, #344]	@ (8003824 <HAL_DMA_Abort_IT+0x3e4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d108      	bne.n	80036e2 <HAL_DMA_Abort_IT+0x2a2>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0201 	bic.w	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	e007      	b.n	80036f2 <HAL_DMA_Abort_IT+0x2b2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a3c      	ldr	r2, [pc, #240]	@ (80037e8 <HAL_DMA_Abort_IT+0x3a8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d072      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a3a      	ldr	r2, [pc, #232]	@ (80037ec <HAL_DMA_Abort_IT+0x3ac>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d06d      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a39      	ldr	r2, [pc, #228]	@ (80037f0 <HAL_DMA_Abort_IT+0x3b0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d068      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a37      	ldr	r2, [pc, #220]	@ (80037f4 <HAL_DMA_Abort_IT+0x3b4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d063      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a36      	ldr	r2, [pc, #216]	@ (80037f8 <HAL_DMA_Abort_IT+0x3b8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d05e      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a34      	ldr	r2, [pc, #208]	@ (80037fc <HAL_DMA_Abort_IT+0x3bc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d059      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a33      	ldr	r2, [pc, #204]	@ (8003800 <HAL_DMA_Abort_IT+0x3c0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d054      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a31      	ldr	r2, [pc, #196]	@ (8003804 <HAL_DMA_Abort_IT+0x3c4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d04f      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a30      	ldr	r2, [pc, #192]	@ (8003808 <HAL_DMA_Abort_IT+0x3c8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d04a      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a2e      	ldr	r2, [pc, #184]	@ (800380c <HAL_DMA_Abort_IT+0x3cc>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d045      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a2d      	ldr	r2, [pc, #180]	@ (8003810 <HAL_DMA_Abort_IT+0x3d0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d040      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a2b      	ldr	r2, [pc, #172]	@ (8003814 <HAL_DMA_Abort_IT+0x3d4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d03b      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a2a      	ldr	r2, [pc, #168]	@ (8003818 <HAL_DMA_Abort_IT+0x3d8>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d036      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a28      	ldr	r2, [pc, #160]	@ (800381c <HAL_DMA_Abort_IT+0x3dc>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d031      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a27      	ldr	r2, [pc, #156]	@ (8003820 <HAL_DMA_Abort_IT+0x3e0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d02c      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a25      	ldr	r2, [pc, #148]	@ (8003824 <HAL_DMA_Abort_IT+0x3e4>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d027      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a24      	ldr	r2, [pc, #144]	@ (8003828 <HAL_DMA_Abort_IT+0x3e8>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d022      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a22      	ldr	r2, [pc, #136]	@ (800382c <HAL_DMA_Abort_IT+0x3ec>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d01d      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a21      	ldr	r2, [pc, #132]	@ (8003830 <HAL_DMA_Abort_IT+0x3f0>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d018      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003834 <HAL_DMA_Abort_IT+0x3f4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d013      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a1e      	ldr	r2, [pc, #120]	@ (8003838 <HAL_DMA_Abort_IT+0x3f8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d00e      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a1c      	ldr	r2, [pc, #112]	@ (800383c <HAL_DMA_Abort_IT+0x3fc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d009      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003840 <HAL_DMA_Abort_IT+0x400>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d004      	beq.n	80037e2 <HAL_DMA_Abort_IT+0x3a2>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a19      	ldr	r2, [pc, #100]	@ (8003844 <HAL_DMA_Abort_IT+0x404>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d132      	bne.n	8003848 <HAL_DMA_Abort_IT+0x408>
 80037e2:	2301      	movs	r3, #1
 80037e4:	e031      	b.n	800384a <HAL_DMA_Abort_IT+0x40a>
 80037e6:	bf00      	nop
 80037e8:	40020010 	.word	0x40020010
 80037ec:	40020028 	.word	0x40020028
 80037f0:	40020040 	.word	0x40020040
 80037f4:	40020058 	.word	0x40020058
 80037f8:	40020070 	.word	0x40020070
 80037fc:	40020088 	.word	0x40020088
 8003800:	400200a0 	.word	0x400200a0
 8003804:	400200b8 	.word	0x400200b8
 8003808:	40020410 	.word	0x40020410
 800380c:	40020428 	.word	0x40020428
 8003810:	40020440 	.word	0x40020440
 8003814:	40020458 	.word	0x40020458
 8003818:	40020470 	.word	0x40020470
 800381c:	40020488 	.word	0x40020488
 8003820:	400204a0 	.word	0x400204a0
 8003824:	400204b8 	.word	0x400204b8
 8003828:	58025408 	.word	0x58025408
 800382c:	5802541c 	.word	0x5802541c
 8003830:	58025430 	.word	0x58025430
 8003834:	58025444 	.word	0x58025444
 8003838:	58025458 	.word	0x58025458
 800383c:	5802546c 	.word	0x5802546c
 8003840:	58025480 	.word	0x58025480
 8003844:	58025494 	.word	0x58025494
 8003848:	2300      	movs	r3, #0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d028      	beq.n	80038a0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003858:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800385c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003862:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	2201      	movs	r2, #1
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800387c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00c      	beq.n	80038a0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003890:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003894:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800389e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d003      	beq.n	80038c0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop

080038cc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b098      	sub	sp, #96	@ 0x60
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80038d4:	4a84      	ldr	r2, [pc, #528]	@ (8003ae8 <HAL_FDCAN_Init+0x21c>)
 80038d6:	f107 030c 	add.w	r3, r7, #12
 80038da:	4611      	mov	r1, r2
 80038dc:	224c      	movs	r2, #76	@ 0x4c
 80038de:	4618      	mov	r0, r3
 80038e0:	f00c fcc8 	bl	8010274 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e1c6      	b.n	8003c7c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a7e      	ldr	r2, [pc, #504]	@ (8003aec <HAL_FDCAN_Init+0x220>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d106      	bne.n	8003906 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003900:	461a      	mov	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fe f88a 	bl	8001a34 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699a      	ldr	r2, [r3, #24]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0210 	bic.w	r2, r2, #16
 800392e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003930:	f7ff f97c 	bl	8002c2c <HAL_GetTick>
 8003934:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003936:	e014      	b.n	8003962 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003938:	f7ff f978 	bl	8002c2c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b0a      	cmp	r3, #10
 8003944:	d90d      	bls.n	8003962 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2203      	movs	r2, #3
 800395a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e18c      	b.n	8003c7c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	2b08      	cmp	r3, #8
 800396e:	d0e3      	beq.n	8003938 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003980:	f7ff f954 	bl	8002c2c <HAL_GetTick>
 8003984:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003986:	e014      	b.n	80039b2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003988:	f7ff f950 	bl	8002c2c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b0a      	cmp	r3, #10
 8003994:	d90d      	bls.n	80039b2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800399c:	f043 0201 	orr.w	r2, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2203      	movs	r2, #3
 80039aa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e164      	b.n	8003c7c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0e3      	beq.n	8003988 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699a      	ldr	r2, [r3, #24]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0202 	orr.w	r2, r2, #2
 80039ce:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	7c1b      	ldrb	r3, [r3, #16]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d108      	bne.n	80039ea <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699a      	ldr	r2, [r3, #24]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039e6:	619a      	str	r2, [r3, #24]
 80039e8:	e007      	b.n	80039fa <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699a      	ldr	r2, [r3, #24]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039f8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	7c5b      	ldrb	r3, [r3, #17]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d108      	bne.n	8003a14 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	699a      	ldr	r2, [r3, #24]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a10:	619a      	str	r2, [r3, #24]
 8003a12:	e007      	b.n	8003a24 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699a      	ldr	r2, [r3, #24]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a22:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	7c9b      	ldrb	r3, [r3, #18]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d108      	bne.n	8003a3e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699a      	ldr	r2, [r3, #24]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a3a:	619a      	str	r2, [r3, #24]
 8003a3c:	e007      	b.n	8003a4e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699a      	ldr	r2, [r3, #24]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a4c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699a      	ldr	r2, [r3, #24]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003a72:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	691a      	ldr	r2, [r3, #16]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0210 	bic.w	r2, r2, #16
 8003a82:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d108      	bne.n	8003a9e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699a      	ldr	r2, [r3, #24]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0204 	orr.w	r2, r2, #4
 8003a9a:	619a      	str	r2, [r3, #24]
 8003a9c:	e030      	b.n	8003b00 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d02c      	beq.n	8003b00 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d020      	beq.n	8003af0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	699a      	ldr	r2, [r3, #24]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003abc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f042 0210 	orr.w	r2, r2, #16
 8003acc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d114      	bne.n	8003b00 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699a      	ldr	r2, [r3, #24]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0220 	orr.w	r2, r2, #32
 8003ae4:	619a      	str	r2, [r3, #24]
 8003ae6:	e00b      	b.n	8003b00 <HAL_FDCAN_Init+0x234>
 8003ae8:	0801091c 	.word	0x0801091c
 8003aec:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699a      	ldr	r2, [r3, #24]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0220 	orr.w	r2, r2, #32
 8003afe:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	3b01      	subs	r3, #1
 8003b06:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b10:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003b18:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	3b01      	subs	r3, #1
 8003b22:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003b28:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b2a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b34:	d115      	bne.n	8003b62 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b40:	3b01      	subs	r3, #1
 8003b42:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b44:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003b4e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	3b01      	subs	r3, #1
 8003b58:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003b5e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b60:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b88:	4413      	add	r3, r2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d011      	beq.n	8003bb2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003b96:	f023 0107 	bic.w	r1, r3, #7
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	3360      	adds	r3, #96	@ 0x60
 8003ba2:	443b      	add	r3, r7
 8003ba4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d011      	beq.n	8003bde <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003bc2:	f023 0107 	bic.w	r1, r3, #7
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	3360      	adds	r3, #96	@ 0x60
 8003bce:	443b      	add	r3, r7
 8003bd0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d012      	beq.n	8003c0c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003bee:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	3360      	adds	r3, #96	@ 0x60
 8003bfa:	443b      	add	r3, r7
 8003bfc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003c00:	011a      	lsls	r2, r3, #4
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d012      	beq.n	8003c3a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003c1c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	3360      	adds	r3, #96	@ 0x60
 8003c28:	443b      	add	r3, r7
 8003c2a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003c2e:	021a      	lsls	r2, r3, #8
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a11      	ldr	r2, [pc, #68]	@ (8003c84 <HAL_FDCAN_Init+0x3b8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d107      	bne.n	8003c54 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f022 0203 	bic.w	r2, r2, #3
 8003c52:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 fe71 	bl	8004954 <FDCAN_CalcultateRamBlockAddresses>
 8003c72:	4603      	mov	r3, r0
 8003c74:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003c78:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3760      	adds	r7, #96	@ 0x60
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	4000a000 	.word	0x4000a000

08003c88 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003c98:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003c9a:	7bfb      	ldrb	r3, [r7, #15]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d002      	beq.n	8003ca6 <HAL_FDCAN_ConfigFilter+0x1e>
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d157      	bne.n	8003d56 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d12b      	bne.n	8003d06 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b07      	cmp	r3, #7
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8003cc2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003cc8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8003cca:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	e00e      	b.n	8003cf0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003cde:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8003ce6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	e025      	b.n	8003d52 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	075a      	lsls	r2, r3, #29
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b07      	cmp	r3, #7
 8003d1a:	d103      	bne.n	8003d24 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	e006      	b.n	8003d32 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	079a      	lsls	r2, r3, #30
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	4413      	add	r3, r2
 8003d3e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	e008      	b.n	8003d68 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d5c:	f043 0202 	orr.w	r2, r3, #2
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
  }
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d110      	bne.n	8003db0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003d96:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003d9c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003da8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	e008      	b.n	8003dc2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003db6:	f043 0204 	orr.w	r2, r3, #4
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
  }
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	60f8      	str	r0, [r7, #12]
 8003dd6:	60b9      	str	r1, [r7, #8]
 8003dd8:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d130      	bne.n	8003e48 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10d      	bne.n	8003e08 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003df4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	061a      	lsls	r2, r3, #24
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8003e06:	e01d      	b.n	8003e44 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d10d      	bne.n	8003e2a <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e16:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	061a      	lsls	r2, r3, #24
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8003e28:	e00c      	b.n	8003e44 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e32:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	061a      	lsls	r2, r3, #24
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 8003e44:	2300      	movs	r3, #0
 8003e46:	e008      	b.n	8003e5a <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e4e:	f043 0204 	orr.w	r2, r3, #4
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
  }
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d111      	bne.n	8003e9e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	699a      	ldr	r2, [r3, #24]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0201 	bic.w	r2, r2, #1
 8003e90:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	e008      	b.n	8003eb0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ea4:	f043 0204 	orr.w	r2, r3, #4
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
  }
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d141      	bne.n	8003f58 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003edc:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d109      	bne.n	8003ef8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003eea:	f043 0220 	orr.w	r2, r3, #32
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e038      	b.n	8003f6a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d009      	beq.n	8003f1c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f0e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e026      	b.n	8003f6a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	f003 031f 	and.w	r3, r3, #31
 8003f2a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 fe94 	bl	8004c60 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	fa01 f202 	lsl.w	r2, r1, r2
 8003f44:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003f48:	2201      	movs	r2, #1
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8003f54:	2300      	movs	r3, #0
 8003f56:	e008      	b.n	8003f6a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f5e:	f043 0208 	orr.w	r2, r3, #8
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
  }
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b08b      	sub	sp, #44	@ 0x2c
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
 8003f80:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003f8c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8003f8e:	7efb      	ldrb	r3, [r7, #27]
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	f040 8149 	bne.w	8004228 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b40      	cmp	r3, #64	@ 0x40
 8003f9a:	d14c      	bne.n	8004036 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fa4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d109      	bne.n	8003fc0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fb2:	f043 0220 	orr.w	r2, r3, #32
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e13c      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d109      	bne.n	8003fe4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fd6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e12a      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ff4:	d10a      	bne.n	800400c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ffe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004002:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004006:	d101      	bne.n	800400c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004008:	2301      	movs	r3, #1
 800400a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004014:	0a1b      	lsrs	r3, r3, #8
 8004016:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800401a:	69fa      	ldr	r2, [r7, #28]
 800401c:	4413      	add	r3, r2
 800401e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004028:	69f9      	ldr	r1, [r7, #28]
 800402a:	fb01 f303 	mul.w	r3, r1, r3
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	4413      	add	r3, r2
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
 8004034:	e068      	b.n	8004108 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b41      	cmp	r3, #65	@ 0x41
 800403a:	d14c      	bne.n	80040d6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004044:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d109      	bne.n	8004060 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004052:	f043 0220 	orr.w	r2, r3, #32
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0ec      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004068:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800406c:	2b00      	cmp	r3, #0
 800406e:	d109      	bne.n	8004084 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004076:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0da      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800408c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004094:	d10a      	bne.n	80040ac <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800409e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040a6:	d101      	bne.n	80040ac <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80040a8:	2301      	movs	r3, #1
 80040aa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040b4:	0a1b      	lsrs	r3, r3, #8
 80040b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	4413      	add	r3, r2
 80040be:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c8:	69f9      	ldr	r1, [r7, #28]
 80040ca:	fb01 f303 	mul.w	r3, r1, r3
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80040d4:	e018      	b.n	8004108 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040da:	68ba      	ldr	r2, [r7, #8]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d309      	bcc.n	80040f4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040e6:	f043 0220 	orr.w	r2, r3, #32
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e0a2      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	68b9      	ldr	r1, [r7, #8]
 80040fe:	fb01 f303 	mul.w	r3, r1, r3
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d107      	bne.n	800412c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800411c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	0c9b      	lsrs	r3, r3, #18
 8004122:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	e005      	b.n	8004138 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004152:	3304      	adds	r3, #4
 8004154:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	b29a      	uxth	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	0c1b      	lsrs	r3, r3, #16
 8004166:	f003 020f 	and.w	r2, r3, #15
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	0e1b      	lsrs	r3, r3, #24
 800418c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	0fda      	lsrs	r2, r3, #31
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	3304      	adds	r3, #4
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80041a8:	2300      	movs	r3, #0
 80041aa:	623b      	str	r3, [r7, #32]
 80041ac:	e00a      	b.n	80041c4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	6a3b      	ldr	r3, [r7, #32]
 80041b2:	441a      	add	r2, r3
 80041b4:	6839      	ldr	r1, [r7, #0]
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	440b      	add	r3, r1
 80041ba:	7812      	ldrb	r2, [r2, #0]
 80041bc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80041be:	6a3b      	ldr	r3, [r7, #32]
 80041c0:	3301      	adds	r3, #1
 80041c2:	623b      	str	r3, [r7, #32]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004248 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80041ca:	5cd3      	ldrb	r3, [r2, r3]
 80041cc:	461a      	mov	r2, r3
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d3ec      	bcc.n	80041ae <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b40      	cmp	r3, #64	@ 0x40
 80041d8:	d105      	bne.n	80041e6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80041e4:	e01e      	b.n	8004224 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b41      	cmp	r3, #65	@ 0x41
 80041ea:	d105      	bne.n	80041f8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69fa      	ldr	r2, [r7, #28]
 80041f2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80041f6:	e015      	b.n	8004224 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	2b1f      	cmp	r3, #31
 80041fc:	d808      	bhi.n	8004210 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2101      	movs	r1, #1
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	fa01 f202 	lsl.w	r2, r1, r2
 800420a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800420e:	e009      	b.n	8004224 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f003 021f 	and.w	r2, r3, #31
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2101      	movs	r1, #1
 800421c:	fa01 f202 	lsl.w	r2, r1, r2
 8004220:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004224:	2300      	movs	r3, #0
 8004226:	e008      	b.n	800423a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800422e:	f043 0208 	orr.w	r2, r3, #8
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
  }
}
 800423a:	4618      	mov	r0, r3
 800423c:	372c      	adds	r7, #44	@ 0x2c
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	080109a8 	.word	0x080109a8

0800424c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800425e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004260:	7dfb      	ldrb	r3, [r7, #23]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d002      	beq.n	800426c <HAL_FDCAN_ActivateNotification+0x20>
 8004266:	7dfb      	ldrb	r3, [r7, #23]
 8004268:	2b02      	cmp	r3, #2
 800426a:	d155      	bne.n	8004318 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	4013      	ands	r3, r2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d108      	bne.n	800428c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0201 	orr.w	r2, r2, #1
 8004288:	65da      	str	r2, [r3, #92]	@ 0x5c
 800428a:	e014      	b.n	80042b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4013      	ands	r3, r2
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	429a      	cmp	r2, r3
 800429a:	d108      	bne.n	80042ae <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0202 	orr.w	r2, r2, #2
 80042aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80042ac:	e003      	b.n	80042b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2203      	movs	r2, #3
 80042b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d009      	beq.n	80042d4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004338 <HAL_FDCAN_ActivateNotification+0xec>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	6812      	ldr	r2, [r2, #0]
 8004302:	430b      	orrs	r3, r1
 8004304:	6553      	str	r3, [r2, #84]	@ 0x54
 8004306:	4b0d      	ldr	r3, [pc, #52]	@ (800433c <HAL_FDCAN_ActivateNotification+0xf0>)
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	0f9b      	lsrs	r3, r3, #30
 800430e:	490b      	ldr	r1, [pc, #44]	@ (800433c <HAL_FDCAN_ActivateNotification+0xf0>)
 8004310:	4313      	orrs	r3, r2
 8004312:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	e008      	b.n	800432a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800431e:	f043 0202 	orr.w	r2, r3, #2
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
  }
}
 800432a:	4618      	mov	r0, r3
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	3fcfffff 	.word	0x3fcfffff
 800433c:	4000a800 	.word	0x4000a800

08004340 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b096      	sub	sp, #88	@ 0x58
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004348:	4b9a      	ldr	r3, [pc, #616]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	079b      	lsls	r3, r3, #30
 800434e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004350:	4b98      	ldr	r3, [pc, #608]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	079b      	lsls	r3, r3, #30
 8004356:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004358:	4013      	ands	r3, r2
 800435a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004362:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004366:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004370:	4013      	ands	r3, r2
 8004372:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004386:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004388:	4013      	ands	r3, r2
 800438a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004392:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043a0:	4013      	ands	r3, r2
 80043a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043aa:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80043ae:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043b8:	4013      	ands	r3, r2
 80043ba:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80043c6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043d0:	4013      	ands	r3, r2
 80043d2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80043e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e6:	0a1b      	lsrs	r3, r3, #8
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d010      	beq.n	8004412 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80043f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f2:	0a1b      	lsrs	r3, r3, #8
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00a      	beq.n	8004412 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004404:	651a      	str	r2, [r3, #80]	@ 0x50
 8004406:	4b6b      	ldr	r3, [pc, #428]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 8004408:	2200      	movs	r2, #0
 800440a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 fa54 	bl	80048ba <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004414:	0a9b      	lsrs	r3, r3, #10
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01d      	beq.n	800445a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800441e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004420:	0a9b      	lsrs	r3, r3, #10
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d017      	beq.n	800445a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004432:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800443c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800443e:	4013      	ands	r3, r2
 8004440:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800444a:	651a      	str	r2, [r3, #80]	@ 0x50
 800444c:	4b59      	ldr	r3, [pc, #356]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 800444e:	2200      	movs	r2, #0
 8004450:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004452:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 fa07 	bl	8004868 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800445a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00d      	beq.n	800447c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004466:	4b54      	ldr	r3, [pc, #336]	@ (80045b8 <HAL_FDCAN_IRQHandler+0x278>)
 8004468:	400b      	ands	r3, r1
 800446a:	6513      	str	r3, [r2, #80]	@ 0x50
 800446c:	4a51      	ldr	r2, [pc, #324]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 800446e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004470:	0f9b      	lsrs	r3, r3, #30
 8004472:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004474:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9c0 	bl	80047fc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800447c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00d      	beq.n	800449e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004488:	4b4b      	ldr	r3, [pc, #300]	@ (80045b8 <HAL_FDCAN_IRQHandler+0x278>)
 800448a:	400b      	ands	r3, r1
 800448c:	6513      	str	r3, [r2, #80]	@ 0x50
 800448e:	4a49      	ldr	r2, [pc, #292]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 8004490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004492:	0f9b      	lsrs	r3, r3, #30
 8004494:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004496:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f9ba 	bl	8004812 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800449e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00d      	beq.n	80044c0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80044aa:	4b43      	ldr	r3, [pc, #268]	@ (80045b8 <HAL_FDCAN_IRQHandler+0x278>)
 80044ac:	400b      	ands	r3, r1
 80044ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80044b0:	4a40      	ldr	r2, [pc, #256]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 80044b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b4:	0f9b      	lsrs	r3, r3, #30
 80044b6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80044b8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fc ffe2 	bl	8001484 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80044c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00d      	beq.n	80044e2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80044cc:	4b3a      	ldr	r3, [pc, #232]	@ (80045b8 <HAL_FDCAN_IRQHandler+0x278>)
 80044ce:	400b      	ands	r3, r1
 80044d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80044d2:	4a38      	ldr	r2, [pc, #224]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 80044d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d6:	0f9b      	lsrs	r3, r3, #30
 80044d8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80044da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f9a3 	bl	8004828 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80044e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044e4:	0adb      	lsrs	r3, r3, #11
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d010      	beq.n	8004510 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80044ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f0:	0adb      	lsrs	r3, r3, #11
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004502:	651a      	str	r2, [r3, #80]	@ 0x50
 8004504:	4b2b      	ldr	r3, [pc, #172]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 8004506:	2200      	movs	r2, #0
 8004508:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f997 	bl	800483e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004512:	0a5b      	lsrs	r3, r3, #9
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01d      	beq.n	8004558 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800451c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451e:	0a5b      	lsrs	r3, r3, #9
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d017      	beq.n	8004558 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004530:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800453a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800453c:	4013      	ands	r3, r2
 800453e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004548:	651a      	str	r2, [r3, #80]	@ 0x50
 800454a:	4b1a      	ldr	r3, [pc, #104]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 800454c:	2200      	movs	r2, #0
 800454e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004550:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f97d 	bl	8004852 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800455a:	0cdb      	lsrs	r3, r3, #19
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d010      	beq.n	8004586 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004566:	0cdb      	lsrs	r3, r3, #19
 8004568:	f003 0301 	and.w	r3, r3, #1
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00a      	beq.n	8004586 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004578:	651a      	str	r2, [r3, #80]	@ 0x50
 800457a:	4b0e      	ldr	r3, [pc, #56]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 800457c:	2200      	movs	r2, #0
 800457e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f97c 	bl	800487e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004588:	0c1b      	lsrs	r3, r3, #16
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d016      	beq.n	80045c0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004594:	0c1b      	lsrs	r3, r3, #16
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d010      	beq.n	80045c0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80045a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80045a8:	4b02      	ldr	r3, [pc, #8]	@ (80045b4 <HAL_FDCAN_IRQHandler+0x274>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	e004      	b.n	80045bc <HAL_FDCAN_IRQHandler+0x27c>
 80045b2:	bf00      	nop
 80045b4:	4000a800 	.word	0x4000a800
 80045b8:	3fcfffff 	.word	0x3fcfffff
 80045bc:	f000 f969 	bl	8004892 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80045c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045c2:	0c9b      	lsrs	r3, r3, #18
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d010      	beq.n	80045ee <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80045cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ce:	0c9b      	lsrs	r3, r3, #18
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80045e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80045e2:	4b83      	ldr	r3, [pc, #524]	@ (80047f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f95c 	bl	80048a6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80045ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045f0:	0c5b      	lsrs	r3, r3, #17
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d015      	beq.n	8004626 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80045fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045fc:	0c5b      	lsrs	r3, r3, #17
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00f      	beq.n	8004626 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800460e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004610:	4b77      	ldr	r3, [pc, #476]	@ (80047f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004612:	2200      	movs	r2, #0
 8004614:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800461c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00d      	beq.n	8004648 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004632:	4b70      	ldr	r3, [pc, #448]	@ (80047f4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004634:	400b      	ands	r3, r1
 8004636:	6513      	str	r3, [r2, #80]	@ 0x50
 8004638:	4a6d      	ldr	r2, [pc, #436]	@ (80047f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800463a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800463c:	0f9b      	lsrs	r3, r3, #30
 800463e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004640:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f94d 	bl	80048e2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800464a:	2b00      	cmp	r3, #0
 800464c:	d011      	beq.n	8004672 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004654:	4b67      	ldr	r3, [pc, #412]	@ (80047f4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004656:	400b      	ands	r3, r1
 8004658:	6513      	str	r3, [r2, #80]	@ 0x50
 800465a:	4a65      	ldr	r2, [pc, #404]	@ (80047f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800465c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800465e:	0f9b      	lsrs	r3, r3, #30
 8004660:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a60      	ldr	r2, [pc, #384]	@ (80047f8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	f040 80ac 	bne.w	80047d6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0303 	and.w	r3, r3, #3
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 80a4 	beq.w	80047d6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f003 030f 	and.w	r3, r3, #15
 8004698:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046a2:	4013      	ands	r3, r2
 80046a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046ba:	4013      	ands	r3, r2
 80046bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d2:	4013      	ands	r3, r2
 80046d4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80046e0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	6a3a      	ldr	r2, [r7, #32]
 80046ea:	4013      	ands	r3, r2
 80046ec:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80046f8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	4013      	ands	r3, r2
 8004704:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8004716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004722:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004724:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f8e6 	bl	80048f8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800472c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472e:	2b00      	cmp	r3, #0
 8004730:	d007      	beq.n	8004742 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004738:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800473a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f8e6 	bl	800490e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	099b      	lsrs	r3, r3, #6
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01a      	beq.n	8004784 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	099b      	lsrs	r3, r3, #6
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d014      	beq.n	8004784 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004760:	0c1b      	lsrs	r3, r3, #16
 8004762:	b29b      	uxth	r3, r3
 8004764:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800476c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004770:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2240      	movs	r2, #64	@ 0x40
 8004778:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	6939      	ldr	r1, [r7, #16]
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f8d0 	bl	8004924 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004790:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8004792:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f8d1 	bl	800493c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00b      	beq.n	80047b8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	6a3a      	ldr	r2, [r7, #32]
 80047a6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d002      	beq.n	80047e6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 f874 	bl	80048ce <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80047e6:	bf00      	nop
 80047e8:	3758      	adds	r7, #88	@ 0x58
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	4000a800 	.word	0x4000a800
 80047f4:	3fcfffff 	.word	0x3fcfffff
 80047f8:	4000a000 	.word	0x4000a000

080047fc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8004806:	bf00      	nop
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b083      	sub	sp, #12
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80048d6:	bf00      	nop
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
 8004916:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8004930:	bf00      	nop
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800496a:	4ba7      	ldr	r3, [pc, #668]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800496c:	4013      	ands	r3, r2
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	0091      	lsls	r1, r2, #2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6812      	ldr	r2, [r2, #0]
 8004976:	430b      	orrs	r3, r1
 8004978:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004984:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498c:	041a      	lsls	r2, r3, #16
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	4413      	add	r3, r2
 80049a0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80049aa:	4b97      	ldr	r3, [pc, #604]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	0091      	lsls	r1, r2, #2
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6812      	ldr	r2, [r2, #0]
 80049b6:	430b      	orrs	r3, r1
 80049b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049cc:	041a      	lsls	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	4413      	add	r3, r2
 80049e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80049ec:	4b86      	ldr	r3, [pc, #536]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	0091      	lsls	r1, r2, #2
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6812      	ldr	r2, [r2, #0]
 80049f8:	430b      	orrs	r3, r1
 80049fa:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a06:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	041a      	lsls	r2, r3, #16
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004a22:	fb02 f303 	mul.w	r3, r2, r3
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	4413      	add	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004a34:	4b74      	ldr	r3, [pc, #464]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004a36:	4013      	ands	r3, r2
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	0091      	lsls	r1, r2, #2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	430b      	orrs	r3, r1
 8004a42:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a4e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a56:	041a      	lsls	r2, r3, #16
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004a6a:	fb02 f303 	mul.w	r3, r2, r3
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	4413      	add	r3, r2
 8004a72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004a7c:	4b62      	ldr	r3, [pc, #392]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	0091      	lsls	r1, r2, #2
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6812      	ldr	r2, [r2, #0]
 8004a88:	430b      	orrs	r3, r1
 8004a8a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004a96:	fb02 f303 	mul.w	r3, r2, r3
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004aa8:	4b57      	ldr	r3, [pc, #348]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	0091      	lsls	r1, r2, #2
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	430b      	orrs	r3, r1
 8004ab6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ac2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aca:	041a      	lsls	r2, r3, #16
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	4413      	add	r3, r2
 8004ae0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004aea:	4b47      	ldr	r3, [pc, #284]	@ (8004c08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	0091      	lsls	r1, r2, #2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6812      	ldr	r2, [r2, #0]
 8004af6:	430b      	orrs	r3, r1
 8004af8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004b04:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0c:	041a      	lsls	r2, r3, #16
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004b20:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b28:	061a      	lsls	r2, r3, #24
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b38:	4b34      	ldr	r3, [pc, #208]	@ (8004c0c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009a      	lsls	r2, r3, #2
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	441a      	add	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	441a      	add	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004b6e:	fb01 f303 	mul.w	r3, r1, r3
 8004b72:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004b74:	441a      	add	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004b86:	fb01 f303 	mul.w	r3, r1, r3
 8004b8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004b8c:	441a      	add	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b9a:	6879      	ldr	r1, [r7, #4]
 8004b9c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004b9e:	fb01 f303 	mul.w	r3, r1, r3
 8004ba2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004ba4:	441a      	add	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb6:	00db      	lsls	r3, r3, #3
 8004bb8:	441a      	add	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004bce:	fb01 f303 	mul.w	r3, r1, r3
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	441a      	add	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004bea:	fb01 f303 	mul.w	r3, r1, r3
 8004bee:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004bf0:	441a      	add	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfe:	4a04      	ldr	r2, [pc, #16]	@ (8004c10 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d915      	bls.n	8004c30 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004c04:	e006      	b.n	8004c14 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004c06:	bf00      	nop
 8004c08:	ffff0003 	.word	0xffff0003
 8004c0c:	10002b00 	.word	0x10002b00
 8004c10:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c1a:	f043 0220 	orr.w	r2, r3, #32
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2203      	movs	r2, #3
 8004c28:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e010      	b.n	8004c52 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	e005      	b.n	8004c44 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	3304      	adds	r3, #4
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d3f3      	bcc.n	8004c38 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop

08004c60 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b089      	sub	sp, #36	@ 0x24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10a      	bne.n	8004c8c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004c7e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004c86:	4313      	orrs	r3, r2
 8004c88:	61fb      	str	r3, [r7, #28]
 8004c8a:	e00a      	b.n	8004ca2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004c94:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004c9a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004c9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ca0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004cac:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004cb2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004cb8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cce:	6839      	ldr	r1, [r7, #0]
 8004cd0:	fb01 f303 	mul.w	r3, r1, r3
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	69fa      	ldr	r2, [r7, #28]
 8004cde:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	3304      	adds	r3, #4
 8004cf0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	617b      	str	r3, [r7, #20]
 8004cf6:	e020      	b.n	8004d3a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	3303      	adds	r3, #3
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	4413      	add	r3, r2
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	3302      	adds	r3, #2
 8004d08:	6879      	ldr	r1, [r7, #4]
 8004d0a:	440b      	add	r3, r1
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004d10:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	3301      	adds	r3, #1
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	440b      	add	r3, r1
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004d1e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	440a      	add	r2, r1
 8004d26:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004d28:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	3304      	adds	r3, #4
 8004d32:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	3304      	adds	r3, #4
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	4a06      	ldr	r2, [pc, #24]	@ (8004d58 <FDCAN_CopyMessageToRAM+0xf8>)
 8004d40:	5cd3      	ldrb	r3, [r2, r3]
 8004d42:	461a      	mov	r2, r3
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d3d6      	bcc.n	8004cf8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	bf00      	nop
 8004d4e:	3724      	adds	r7, #36	@ 0x24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	080109a8 	.word	0x080109a8

08004d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	@ 0x24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d66:	2300      	movs	r3, #0
 8004d68:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004d6a:	4b86      	ldr	r3, [pc, #536]	@ (8004f84 <HAL_GPIO_Init+0x228>)
 8004d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d6e:	e18c      	b.n	800508a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	2101      	movs	r1, #1
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 817e 	beq.w	8005084 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f003 0303 	and.w	r3, r3, #3
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d005      	beq.n	8004da0 <HAL_GPIO_Init+0x44>
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f003 0303 	and.w	r3, r3, #3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d130      	bne.n	8004e02 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	2203      	movs	r2, #3
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	43db      	mvns	r3, r3
 8004db2:	69ba      	ldr	r2, [r7, #24]
 8004db4:	4013      	ands	r3, r2
 8004db6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	005b      	lsls	r3, r3, #1
 8004dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	fa02 f303 	lsl.w	r3, r2, r3
 8004dde:	43db      	mvns	r3, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4013      	ands	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	091b      	lsrs	r3, r3, #4
 8004dec:	f003 0201 	and.w	r2, r3, #1
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f003 0303 	and.w	r3, r3, #3
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d017      	beq.n	8004e3e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	2203      	movs	r2, #3
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	43db      	mvns	r3, r3
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	4013      	ands	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d123      	bne.n	8004e92 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	08da      	lsrs	r2, r3, #3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	3208      	adds	r2, #8
 8004e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	220f      	movs	r2, #15
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	43db      	mvns	r3, r3
 8004e68:	69ba      	ldr	r2, [r7, #24]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	08da      	lsrs	r2, r3, #3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3208      	adds	r2, #8
 8004e8c:	69b9      	ldr	r1, [r7, #24]
 8004e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f003 0203 	and.w	r2, r3, #3
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	005b      	lsls	r3, r3, #1
 8004eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 80d8 	beq.w	8005084 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8004f88 <HAL_GPIO_Init+0x22c>)
 8004ed6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004eda:	4a2b      	ldr	r2, [pc, #172]	@ (8004f88 <HAL_GPIO_Init+0x22c>)
 8004edc:	f043 0302 	orr.w	r3, r3, #2
 8004ee0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004ee4:	4b28      	ldr	r3, [pc, #160]	@ (8004f88 <HAL_GPIO_Init+0x22c>)
 8004ee6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	60fb      	str	r3, [r7, #12]
 8004ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ef2:	4a26      	ldr	r2, [pc, #152]	@ (8004f8c <HAL_GPIO_Init+0x230>)
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	089b      	lsrs	r3, r3, #2
 8004ef8:	3302      	adds	r3, #2
 8004efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	220f      	movs	r2, #15
 8004f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	4013      	ands	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a1d      	ldr	r2, [pc, #116]	@ (8004f90 <HAL_GPIO_Init+0x234>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d04a      	beq.n	8004fb4 <HAL_GPIO_Init+0x258>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a1c      	ldr	r2, [pc, #112]	@ (8004f94 <HAL_GPIO_Init+0x238>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d02b      	beq.n	8004f7e <HAL_GPIO_Init+0x222>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a1b      	ldr	r2, [pc, #108]	@ (8004f98 <HAL_GPIO_Init+0x23c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d025      	beq.n	8004f7a <HAL_GPIO_Init+0x21e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a1a      	ldr	r2, [pc, #104]	@ (8004f9c <HAL_GPIO_Init+0x240>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d01f      	beq.n	8004f76 <HAL_GPIO_Init+0x21a>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a19      	ldr	r2, [pc, #100]	@ (8004fa0 <HAL_GPIO_Init+0x244>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d019      	beq.n	8004f72 <HAL_GPIO_Init+0x216>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a18      	ldr	r2, [pc, #96]	@ (8004fa4 <HAL_GPIO_Init+0x248>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d013      	beq.n	8004f6e <HAL_GPIO_Init+0x212>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a17      	ldr	r2, [pc, #92]	@ (8004fa8 <HAL_GPIO_Init+0x24c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00d      	beq.n	8004f6a <HAL_GPIO_Init+0x20e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a16      	ldr	r2, [pc, #88]	@ (8004fac <HAL_GPIO_Init+0x250>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d007      	beq.n	8004f66 <HAL_GPIO_Init+0x20a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a15      	ldr	r2, [pc, #84]	@ (8004fb0 <HAL_GPIO_Init+0x254>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d101      	bne.n	8004f62 <HAL_GPIO_Init+0x206>
 8004f5e:	2309      	movs	r3, #9
 8004f60:	e029      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f62:	230a      	movs	r3, #10
 8004f64:	e027      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f66:	2307      	movs	r3, #7
 8004f68:	e025      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f6a:	2306      	movs	r3, #6
 8004f6c:	e023      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f6e:	2305      	movs	r3, #5
 8004f70:	e021      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f72:	2304      	movs	r3, #4
 8004f74:	e01f      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f76:	2303      	movs	r3, #3
 8004f78:	e01d      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	e01b      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e019      	b.n	8004fb6 <HAL_GPIO_Init+0x25a>
 8004f82:	bf00      	nop
 8004f84:	58000080 	.word	0x58000080
 8004f88:	58024400 	.word	0x58024400
 8004f8c:	58000400 	.word	0x58000400
 8004f90:	58020000 	.word	0x58020000
 8004f94:	58020400 	.word	0x58020400
 8004f98:	58020800 	.word	0x58020800
 8004f9c:	58020c00 	.word	0x58020c00
 8004fa0:	58021000 	.word	0x58021000
 8004fa4:	58021400 	.word	0x58021400
 8004fa8:	58021800 	.word	0x58021800
 8004fac:	58021c00 	.word	0x58021c00
 8004fb0:	58022400 	.word	0x58022400
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	69fa      	ldr	r2, [r7, #28]
 8004fb8:	f002 0203 	and.w	r2, r2, #3
 8004fbc:	0092      	lsls	r2, r2, #2
 8004fbe:	4093      	lsls	r3, r2
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fc6:	4938      	ldr	r1, [pc, #224]	@ (80050a8 <HAL_GPIO_Init+0x34c>)
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	3302      	adds	r3, #2
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004ffa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	43db      	mvns	r3, r3
 800500e:	69ba      	ldr	r2, [r7, #24]
 8005010:	4013      	ands	r3, r2
 8005012:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d003      	beq.n	8005028 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005028:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	43db      	mvns	r3, r3
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4013      	ands	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	4313      	orrs	r3, r2
 8005052:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	43db      	mvns	r3, r3
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	4013      	ands	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	4313      	orrs	r3, r2
 800507c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	3301      	adds	r3, #1
 8005088:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	f47f ae6b 	bne.w	8004d70 <HAL_GPIO_Init+0x14>
  }
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	3724      	adds	r7, #36	@ 0x24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	58000400 	.word	0x58000400

080050ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	807b      	strh	r3, [r7, #2]
 80050b8:	4613      	mov	r3, r2
 80050ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050bc:	787b      	ldrb	r3, [r7, #1]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050c2:	887a      	ldrh	r2, [r7, #2]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80050c8:	e003      	b.n	80050d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80050ca:	887b      	ldrh	r3, [r7, #2]
 80050cc:	041a      	lsls	r2, r3, #16
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	619a      	str	r2, [r3, #24]
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
	...

080050e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80050e8:	4b19      	ldr	r3, [pc, #100]	@ (8005150 <HAL_PWREx_ConfigSupply+0x70>)
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f003 0304 	and.w	r3, r3, #4
 80050f0:	2b04      	cmp	r3, #4
 80050f2:	d00a      	beq.n	800510a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80050f4:	4b16      	ldr	r3, [pc, #88]	@ (8005150 <HAL_PWREx_ConfigSupply+0x70>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d001      	beq.n	8005106 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e01f      	b.n	8005146 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005106:	2300      	movs	r3, #0
 8005108:	e01d      	b.n	8005146 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800510a:	4b11      	ldr	r3, [pc, #68]	@ (8005150 <HAL_PWREx_ConfigSupply+0x70>)
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	f023 0207 	bic.w	r2, r3, #7
 8005112:	490f      	ldr	r1, [pc, #60]	@ (8005150 <HAL_PWREx_ConfigSupply+0x70>)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4313      	orrs	r3, r2
 8005118:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800511a:	f7fd fd87 	bl	8002c2c <HAL_GetTick>
 800511e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005120:	e009      	b.n	8005136 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005122:	f7fd fd83 	bl	8002c2c <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005130:	d901      	bls.n	8005136 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e007      	b.n	8005146 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005136:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <HAL_PWREx_ConfigSupply+0x70>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800513e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005142:	d1ee      	bne.n	8005122 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	58024800 	.word	0x58024800

08005154 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08c      	sub	sp, #48	@ 0x30
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e3c8      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8087 	beq.w	8005282 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005174:	4b88      	ldr	r3, [pc, #544]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800517e:	4b86      	ldr	r3, [pc, #536]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005182:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005186:	2b10      	cmp	r3, #16
 8005188:	d007      	beq.n	800519a <HAL_RCC_OscConfig+0x46>
 800518a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800518c:	2b18      	cmp	r3, #24
 800518e:	d110      	bne.n	80051b2 <HAL_RCC_OscConfig+0x5e>
 8005190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d10b      	bne.n	80051b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800519a:	4b7f      	ldr	r3, [pc, #508]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d06c      	beq.n	8005280 <HAL_RCC_OscConfig+0x12c>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d168      	bne.n	8005280 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e3a2      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ba:	d106      	bne.n	80051ca <HAL_RCC_OscConfig+0x76>
 80051bc:	4b76      	ldr	r3, [pc, #472]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a75      	ldr	r2, [pc, #468]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	e02e      	b.n	8005228 <HAL_RCC_OscConfig+0xd4>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10c      	bne.n	80051ec <HAL_RCC_OscConfig+0x98>
 80051d2:	4b71      	ldr	r3, [pc, #452]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a70      	ldr	r2, [pc, #448]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	4b6e      	ldr	r3, [pc, #440]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a6d      	ldr	r2, [pc, #436]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	e01d      	b.n	8005228 <HAL_RCC_OscConfig+0xd4>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051f4:	d10c      	bne.n	8005210 <HAL_RCC_OscConfig+0xbc>
 80051f6:	4b68      	ldr	r3, [pc, #416]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a67      	ldr	r2, [pc, #412]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80051fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005200:	6013      	str	r3, [r2, #0]
 8005202:	4b65      	ldr	r3, [pc, #404]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a64      	ldr	r2, [pc, #400]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	e00b      	b.n	8005228 <HAL_RCC_OscConfig+0xd4>
 8005210:	4b61      	ldr	r3, [pc, #388]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a60      	ldr	r2, [pc, #384]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800521a:	6013      	str	r3, [r2, #0]
 800521c:	4b5e      	ldr	r3, [pc, #376]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a5d      	ldr	r2, [pc, #372]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d013      	beq.n	8005258 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005230:	f7fd fcfc 	bl	8002c2c <HAL_GetTick>
 8005234:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005236:	e008      	b.n	800524a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005238:	f7fd fcf8 	bl	8002c2c <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b64      	cmp	r3, #100	@ 0x64
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e356      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800524a:	4b53      	ldr	r3, [pc, #332]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0f0      	beq.n	8005238 <HAL_RCC_OscConfig+0xe4>
 8005256:	e014      	b.n	8005282 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005258:	f7fd fce8 	bl	8002c2c <HAL_GetTick>
 800525c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005260:	f7fd fce4 	bl	8002c2c <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	@ 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e342      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005272:	4b49      	ldr	r3, [pc, #292]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f0      	bne.n	8005260 <HAL_RCC_OscConfig+0x10c>
 800527e:	e000      	b.n	8005282 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 808c 	beq.w	80053a8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005290:	4b41      	ldr	r3, [pc, #260]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005298:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800529a:	4b3f      	ldr	r3, [pc, #252]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800529c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <HAL_RCC_OscConfig+0x162>
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	2b18      	cmp	r3, #24
 80052aa:	d137      	bne.n	800531c <HAL_RCC_OscConfig+0x1c8>
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d132      	bne.n	800531c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052b6:	4b38      	ldr	r3, [pc, #224]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <HAL_RCC_OscConfig+0x17a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e314      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80052ce:	4b32      	ldr	r3, [pc, #200]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f023 0219 	bic.w	r2, r3, #25
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	492f      	ldr	r1, [pc, #188]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fd fca4 	bl	8002c2c <HAL_GetTick>
 80052e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052e8:	f7fd fca0 	bl	8002c2c <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e2fe      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052fa:	4b27      	ldr	r3, [pc, #156]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0304 	and.w	r3, r3, #4
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0f0      	beq.n	80052e8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005306:	4b24      	ldr	r3, [pc, #144]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	061b      	lsls	r3, r3, #24
 8005314:	4920      	ldr	r1, [pc, #128]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005316:	4313      	orrs	r3, r2
 8005318:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800531a:	e045      	b.n	80053a8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d026      	beq.n	8005372 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005324:	4b1c      	ldr	r3, [pc, #112]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f023 0219 	bic.w	r2, r3, #25
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4919      	ldr	r1, [pc, #100]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005332:	4313      	orrs	r3, r2
 8005334:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005336:	f7fd fc79 	bl	8002c2c <HAL_GetTick>
 800533a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800533e:	f7fd fc75 	bl	8002c2c <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e2d3      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005350:	4b11      	ldr	r3, [pc, #68]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535c:	4b0e      	ldr	r3, [pc, #56]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	061b      	lsls	r3, r3, #24
 800536a:	490b      	ldr	r1, [pc, #44]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 800536c:	4313      	orrs	r3, r2
 800536e:	604b      	str	r3, [r1, #4]
 8005370:	e01a      	b.n	80053a8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005372:	4b09      	ldr	r3, [pc, #36]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a08      	ldr	r2, [pc, #32]	@ (8005398 <HAL_RCC_OscConfig+0x244>)
 8005378:	f023 0301 	bic.w	r3, r3, #1
 800537c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537e:	f7fd fc55 	bl	8002c2c <HAL_GetTick>
 8005382:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005384:	e00a      	b.n	800539c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005386:	f7fd fc51 	bl	8002c2c <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b02      	cmp	r3, #2
 8005392:	d903      	bls.n	800539c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e2af      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
 8005398:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800539c:	4b96      	ldr	r3, [pc, #600]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1ee      	bne.n	8005386 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d06a      	beq.n	800548a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053b4:	4b90      	ldr	r3, [pc, #576]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053bc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053be:	4b8e      	ldr	r3, [pc, #568]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80053c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	2b08      	cmp	r3, #8
 80053c8:	d007      	beq.n	80053da <HAL_RCC_OscConfig+0x286>
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b18      	cmp	r3, #24
 80053ce:	d11b      	bne.n	8005408 <HAL_RCC_OscConfig+0x2b4>
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f003 0303 	and.w	r3, r3, #3
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d116      	bne.n	8005408 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80053da:	4b87      	ldr	r3, [pc, #540]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d005      	beq.n	80053f2 <HAL_RCC_OscConfig+0x29e>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d001      	beq.n	80053f2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e282      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053f2:	4b81      	ldr	r3, [pc, #516]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	061b      	lsls	r3, r3, #24
 8005400:	497d      	ldr	r1, [pc, #500]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005402:	4313      	orrs	r3, r2
 8005404:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005406:	e040      	b.n	800548a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d023      	beq.n	8005458 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005410:	4b79      	ldr	r3, [pc, #484]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a78      	ldr	r2, [pc, #480]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800541a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fd fc06 	bl	8002c2c <HAL_GetTick>
 8005420:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005424:	f7fd fc02 	bl	8002c2c <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e260      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005436:	4b70      	ldr	r3, [pc, #448]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800543e:	2b00      	cmp	r3, #0
 8005440:	d0f0      	beq.n	8005424 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005442:	4b6d      	ldr	r3, [pc, #436]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	061b      	lsls	r3, r3, #24
 8005450:	4969      	ldr	r1, [pc, #420]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005452:	4313      	orrs	r3, r2
 8005454:	60cb      	str	r3, [r1, #12]
 8005456:	e018      	b.n	800548a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005458:	4b67      	ldr	r3, [pc, #412]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a66      	ldr	r2, [pc, #408]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800545e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005464:	f7fd fbe2 	bl	8002c2c <HAL_GetTick>
 8005468:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800546a:	e008      	b.n	800547e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800546c:	f7fd fbde 	bl	8002c2c <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d901      	bls.n	800547e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e23c      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800547e:	4b5e      	ldr	r3, [pc, #376]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1f0      	bne.n	800546c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0308 	and.w	r3, r3, #8
 8005492:	2b00      	cmp	r3, #0
 8005494:	d036      	beq.n	8005504 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d019      	beq.n	80054d2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800549e:	4b56      	ldr	r3, [pc, #344]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a2:	4a55      	ldr	r2, [pc, #340]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054a4:	f043 0301 	orr.w	r3, r3, #1
 80054a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054aa:	f7fd fbbf 	bl	8002c2c <HAL_GetTick>
 80054ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054b0:	e008      	b.n	80054c4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054b2:	f7fd fbbb 	bl	8002c2c <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d901      	bls.n	80054c4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e219      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054c4:	4b4c      	ldr	r3, [pc, #304]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0f0      	beq.n	80054b2 <HAL_RCC_OscConfig+0x35e>
 80054d0:	e018      	b.n	8005504 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054d2:	4b49      	ldr	r3, [pc, #292]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d6:	4a48      	ldr	r2, [pc, #288]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054d8:	f023 0301 	bic.w	r3, r3, #1
 80054dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054de:	f7fd fba5 	bl	8002c2c <HAL_GetTick>
 80054e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054e4:	e008      	b.n	80054f8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e6:	f7fd fba1 	bl	8002c2c <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d901      	bls.n	80054f8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e1ff      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054f8:	4b3f      	ldr	r3, [pc, #252]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80054fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1f0      	bne.n	80054e6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0320 	and.w	r3, r3, #32
 800550c:	2b00      	cmp	r3, #0
 800550e:	d036      	beq.n	800557e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d019      	beq.n	800554c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005518:	4b37      	ldr	r3, [pc, #220]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a36      	ldr	r2, [pc, #216]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800551e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005522:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005524:	f7fd fb82 	bl	8002c2c <HAL_GetTick>
 8005528:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800552a:	e008      	b.n	800553e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800552c:	f7fd fb7e 	bl	8002c2c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b02      	cmp	r3, #2
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e1dc      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800553e:	4b2e      	ldr	r3, [pc, #184]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCC_OscConfig+0x3d8>
 800554a:	e018      	b.n	800557e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800554c:	4b2a      	ldr	r3, [pc, #168]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a29      	ldr	r2, [pc, #164]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005552:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005556:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005558:	f7fd fb68 	bl	8002c2c <HAL_GetTick>
 800555c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800555e:	e008      	b.n	8005572 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005560:	f7fd fb64 	bl	8002c2c <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e1c2      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005572:	4b21      	ldr	r3, [pc, #132]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1f0      	bne.n	8005560 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 8086 	beq.w	8005698 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800558c:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <HAL_RCC_OscConfig+0x4a8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a1a      	ldr	r2, [pc, #104]	@ (80055fc <HAL_RCC_OscConfig+0x4a8>)
 8005592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005596:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005598:	f7fd fb48 	bl	8002c2c <HAL_GetTick>
 800559c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800559e:	e008      	b.n	80055b2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a0:	f7fd fb44 	bl	8002c2c <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b64      	cmp	r3, #100	@ 0x64
 80055ac:	d901      	bls.n	80055b2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e1a2      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055b2:	4b12      	ldr	r3, [pc, #72]	@ (80055fc <HAL_RCC_OscConfig+0x4a8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0f0      	beq.n	80055a0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d106      	bne.n	80055d4 <HAL_RCC_OscConfig+0x480>
 80055c6:	4b0c      	ldr	r3, [pc, #48]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ca:	4a0b      	ldr	r2, [pc, #44]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055cc:	f043 0301 	orr.w	r3, r3, #1
 80055d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80055d2:	e032      	b.n	800563a <HAL_RCC_OscConfig+0x4e6>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d111      	bne.n	8005600 <HAL_RCC_OscConfig+0x4ac>
 80055dc:	4b06      	ldr	r3, [pc, #24]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e0:	4a05      	ldr	r2, [pc, #20]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055e2:	f023 0301 	bic.w	r3, r3, #1
 80055e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e8:	4b03      	ldr	r3, [pc, #12]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ec:	4a02      	ldr	r2, [pc, #8]	@ (80055f8 <HAL_RCC_OscConfig+0x4a4>)
 80055ee:	f023 0304 	bic.w	r3, r3, #4
 80055f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80055f4:	e021      	b.n	800563a <HAL_RCC_OscConfig+0x4e6>
 80055f6:	bf00      	nop
 80055f8:	58024400 	.word	0x58024400
 80055fc:	58024800 	.word	0x58024800
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	2b05      	cmp	r3, #5
 8005606:	d10c      	bne.n	8005622 <HAL_RCC_OscConfig+0x4ce>
 8005608:	4b83      	ldr	r3, [pc, #524]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800560a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560c:	4a82      	ldr	r2, [pc, #520]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800560e:	f043 0304 	orr.w	r3, r3, #4
 8005612:	6713      	str	r3, [r2, #112]	@ 0x70
 8005614:	4b80      	ldr	r3, [pc, #512]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005618:	4a7f      	ldr	r2, [pc, #508]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800561a:	f043 0301 	orr.w	r3, r3, #1
 800561e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005620:	e00b      	b.n	800563a <HAL_RCC_OscConfig+0x4e6>
 8005622:	4b7d      	ldr	r3, [pc, #500]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005626:	4a7c      	ldr	r2, [pc, #496]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005628:	f023 0301 	bic.w	r3, r3, #1
 800562c:	6713      	str	r3, [r2, #112]	@ 0x70
 800562e:	4b7a      	ldr	r3, [pc, #488]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005632:	4a79      	ldr	r2, [pc, #484]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005634:	f023 0304 	bic.w	r3, r3, #4
 8005638:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d015      	beq.n	800566e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005642:	f7fd faf3 	bl	8002c2c <HAL_GetTick>
 8005646:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005648:	e00a      	b.n	8005660 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800564a:	f7fd faef 	bl	8002c2c <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005658:	4293      	cmp	r3, r2
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e14b      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005660:	4b6d      	ldr	r3, [pc, #436]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0ee      	beq.n	800564a <HAL_RCC_OscConfig+0x4f6>
 800566c:	e014      	b.n	8005698 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566e:	f7fd fadd 	bl	8002c2c <HAL_GetTick>
 8005672:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005674:	e00a      	b.n	800568c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005676:	f7fd fad9 	bl	8002c2c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005684:	4293      	cmp	r3, r2
 8005686:	d901      	bls.n	800568c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e135      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800568c:	4b62      	ldr	r3, [pc, #392]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800568e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1ee      	bne.n	8005676 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	2b00      	cmp	r3, #0
 800569e:	f000 812a 	beq.w	80058f6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80056a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056aa:	2b18      	cmp	r3, #24
 80056ac:	f000 80ba 	beq.w	8005824 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	f040 8095 	bne.w	80057e4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ba:	4b57      	ldr	r3, [pc, #348]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a56      	ldr	r2, [pc, #344]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80056c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c6:	f7fd fab1 	bl	8002c2c <HAL_GetTick>
 80056ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056cc:	e008      	b.n	80056e0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ce:	f7fd faad 	bl	8002c2c <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e10b      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f0      	bne.n	80056ce <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056ec:	4b4a      	ldr	r3, [pc, #296]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80056ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056f0:	4b4a      	ldr	r3, [pc, #296]	@ (800581c <HAL_RCC_OscConfig+0x6c8>)
 80056f2:	4013      	ands	r3, r2
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80056fc:	0112      	lsls	r2, r2, #4
 80056fe:	430a      	orrs	r2, r1
 8005700:	4945      	ldr	r1, [pc, #276]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005702:	4313      	orrs	r3, r2
 8005704:	628b      	str	r3, [r1, #40]	@ 0x28
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800570a:	3b01      	subs	r3, #1
 800570c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005714:	3b01      	subs	r3, #1
 8005716:	025b      	lsls	r3, r3, #9
 8005718:	b29b      	uxth	r3, r3
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005720:	3b01      	subs	r3, #1
 8005722:	041b      	lsls	r3, r3, #16
 8005724:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005728:	431a      	orrs	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800572e:	3b01      	subs	r3, #1
 8005730:	061b      	lsls	r3, r3, #24
 8005732:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005736:	4938      	ldr	r1, [pc, #224]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005738:	4313      	orrs	r3, r2
 800573a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800573c:	4b36      	ldr	r3, [pc, #216]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800573e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005740:	4a35      	ldr	r2, [pc, #212]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005742:	f023 0301 	bic.w	r3, r3, #1
 8005746:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005748:	4b33      	ldr	r3, [pc, #204]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800574a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800574c:	4b34      	ldr	r3, [pc, #208]	@ (8005820 <HAL_RCC_OscConfig+0x6cc>)
 800574e:	4013      	ands	r3, r2
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005754:	00d2      	lsls	r2, r2, #3
 8005756:	4930      	ldr	r1, [pc, #192]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005758:	4313      	orrs	r3, r2
 800575a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800575c:	4b2e      	ldr	r3, [pc, #184]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800575e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005760:	f023 020c 	bic.w	r2, r3, #12
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005768:	492b      	ldr	r1, [pc, #172]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800576a:	4313      	orrs	r3, r2
 800576c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800576e:	4b2a      	ldr	r3, [pc, #168]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005772:	f023 0202 	bic.w	r2, r3, #2
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	4927      	ldr	r1, [pc, #156]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800577c:	4313      	orrs	r3, r2
 800577e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005780:	4b25      	ldr	r3, [pc, #148]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005784:	4a24      	ldr	r2, [pc, #144]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005786:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800578a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800578c:	4b22      	ldr	r3, [pc, #136]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800578e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005790:	4a21      	ldr	r2, [pc, #132]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 8005792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005796:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005798:	4b1f      	ldr	r3, [pc, #124]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	4a1e      	ldr	r2, [pc, #120]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800579e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80057a4:	4b1c      	ldr	r3, [pc, #112]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057aa:	f043 0301 	orr.w	r3, r3, #1
 80057ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057b0:	4b19      	ldr	r3, [pc, #100]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a18      	ldr	r2, [pc, #96]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057bc:	f7fd fa36 	bl	8002c2c <HAL_GetTick>
 80057c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057c4:	f7fd fa32 	bl	8002c2c <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e090      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057d6:	4b10      	ldr	r3, [pc, #64]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0f0      	beq.n	80057c4 <HAL_RCC_OscConfig+0x670>
 80057e2:	e088      	b.n	80058f6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a0b      	ldr	r2, [pc, #44]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 80057ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f0:	f7fd fa1c 	bl	8002c2c <HAL_GetTick>
 80057f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f8:	f7fd fa18 	bl	8002c2c <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e076      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800580a:	4b03      	ldr	r3, [pc, #12]	@ (8005818 <HAL_RCC_OscConfig+0x6c4>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1f0      	bne.n	80057f8 <HAL_RCC_OscConfig+0x6a4>
 8005816:	e06e      	b.n	80058f6 <HAL_RCC_OscConfig+0x7a2>
 8005818:	58024400 	.word	0x58024400
 800581c:	fffffc0c 	.word	0xfffffc0c
 8005820:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005824:	4b36      	ldr	r3, [pc, #216]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800582a:	4b35      	ldr	r3, [pc, #212]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 800582c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005834:	2b01      	cmp	r3, #1
 8005836:	d031      	beq.n	800589c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f003 0203 	and.w	r2, r3, #3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005842:	429a      	cmp	r2, r3
 8005844:	d12a      	bne.n	800589c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005852:	429a      	cmp	r2, r3
 8005854:	d122      	bne.n	800589c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005860:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005862:	429a      	cmp	r2, r3
 8005864:	d11a      	bne.n	800589c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	0a5b      	lsrs	r3, r3, #9
 800586a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005872:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005874:	429a      	cmp	r2, r3
 8005876:	d111      	bne.n	800589c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	0c1b      	lsrs	r3, r3, #16
 800587c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005886:	429a      	cmp	r2, r3
 8005888:	d108      	bne.n	800589c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	0e1b      	lsrs	r3, r3, #24
 800588e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005896:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005898:	429a      	cmp	r2, r3
 800589a:	d001      	beq.n	80058a0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e02b      	b.n	80058f8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80058a0:	4b17      	ldr	r3, [pc, #92]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058a4:	08db      	lsrs	r3, r3, #3
 80058a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d01f      	beq.n	80058f6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80058b6:	4b12      	ldr	r3, [pc, #72]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ba:	4a11      	ldr	r2, [pc, #68]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058bc:	f023 0301 	bic.w	r3, r3, #1
 80058c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80058c2:	f7fd f9b3 	bl	8002c2c <HAL_GetTick>
 80058c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80058c8:	bf00      	nop
 80058ca:	f7fd f9af 	bl	8002c2c <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d0f9      	beq.n	80058ca <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80058d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058da:	4b0a      	ldr	r3, [pc, #40]	@ (8005904 <HAL_RCC_OscConfig+0x7b0>)
 80058dc:	4013      	ands	r3, r2
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80058e2:	00d2      	lsls	r2, r2, #3
 80058e4:	4906      	ldr	r1, [pc, #24]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80058ea:	4b05      	ldr	r3, [pc, #20]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	4a04      	ldr	r2, [pc, #16]	@ (8005900 <HAL_RCC_OscConfig+0x7ac>)
 80058f0:	f043 0301 	orr.w	r3, r3, #1
 80058f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3730      	adds	r7, #48	@ 0x30
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	58024400 	.word	0x58024400
 8005904:	ffff0007 	.word	0xffff0007

08005908 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e19c      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800591c:	4b8a      	ldr	r3, [pc, #552]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d910      	bls.n	800594c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592a:	4b87      	ldr	r3, [pc, #540]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f023 020f 	bic.w	r2, r3, #15
 8005932:	4985      	ldr	r1, [pc, #532]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800593a:	4b83      	ldr	r3, [pc, #524]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 030f 	and.w	r3, r3, #15
 8005942:	683a      	ldr	r2, [r7, #0]
 8005944:	429a      	cmp	r2, r3
 8005946:	d001      	beq.n	800594c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e184      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	d010      	beq.n	800597a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691a      	ldr	r2, [r3, #16]
 800595c:	4b7b      	ldr	r3, [pc, #492]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005964:	429a      	cmp	r2, r3
 8005966:	d908      	bls.n	800597a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005968:	4b78      	ldr	r3, [pc, #480]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	4975      	ldr	r1, [pc, #468]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005976:	4313      	orrs	r3, r2
 8005978:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d010      	beq.n	80059a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	695a      	ldr	r2, [r3, #20]
 800598a:	4b70      	ldr	r3, [pc, #448]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005992:	429a      	cmp	r2, r3
 8005994:	d908      	bls.n	80059a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005996:	4b6d      	ldr	r3, [pc, #436]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	496a      	ldr	r1, [pc, #424]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0310 	and.w	r3, r3, #16
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d010      	beq.n	80059d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	699a      	ldr	r2, [r3, #24]
 80059b8:	4b64      	ldr	r3, [pc, #400]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d908      	bls.n	80059d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80059c4:	4b61      	ldr	r3, [pc, #388]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059c6:	69db      	ldr	r3, [r3, #28]
 80059c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	495e      	ldr	r1, [pc, #376]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0320 	and.w	r3, r3, #32
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d010      	beq.n	8005a04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	69da      	ldr	r2, [r3, #28]
 80059e6:	4b59      	ldr	r3, [pc, #356]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d908      	bls.n	8005a04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80059f2:	4b56      	ldr	r3, [pc, #344]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	4953      	ldr	r1, [pc, #332]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a00:	4313      	orrs	r3, r2
 8005a02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d010      	beq.n	8005a32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68da      	ldr	r2, [r3, #12]
 8005a14:	4b4d      	ldr	r3, [pc, #308]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f003 030f 	and.w	r3, r3, #15
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d908      	bls.n	8005a32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a20:	4b4a      	ldr	r3, [pc, #296]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	f023 020f 	bic.w	r2, r3, #15
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	4947      	ldr	r1, [pc, #284]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d055      	beq.n	8005aea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005a3e:	4b43      	ldr	r3, [pc, #268]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	4940      	ldr	r1, [pc, #256]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d107      	bne.n	8005a68 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005a58:	4b3c      	ldr	r3, [pc, #240]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d121      	bne.n	8005aa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e0f6      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	2b03      	cmp	r3, #3
 8005a6e:	d107      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a70:	4b36      	ldr	r3, [pc, #216]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d115      	bne.n	8005aa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e0ea      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d107      	bne.n	8005a98 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a88:	4b30      	ldr	r3, [pc, #192]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d109      	bne.n	8005aa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e0de      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a98:	4b2c      	ldr	r3, [pc, #176]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d101      	bne.n	8005aa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e0d6      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005aa8:	4b28      	ldr	r3, [pc, #160]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	f023 0207 	bic.w	r2, r3, #7
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	4925      	ldr	r1, [pc, #148]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aba:	f7fd f8b7 	bl	8002c2c <HAL_GetTick>
 8005abe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ac0:	e00a      	b.n	8005ad8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ac2:	f7fd f8b3 	bl	8002c2c <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e0be      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	00db      	lsls	r3, r3, #3
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d1eb      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d010      	beq.n	8005b18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68da      	ldr	r2, [r3, #12]
 8005afa:	4b14      	ldr	r3, [pc, #80]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d208      	bcs.n	8005b18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b06:	4b11      	ldr	r3, [pc, #68]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	f023 020f 	bic.w	r2, r3, #15
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	490e      	ldr	r1, [pc, #56]	@ (8005b4c <HAL_RCC_ClockConfig+0x244>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b18:	4b0b      	ldr	r3, [pc, #44]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 030f 	and.w	r3, r3, #15
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d214      	bcs.n	8005b50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b26:	4b08      	ldr	r3, [pc, #32]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f023 020f 	bic.w	r2, r3, #15
 8005b2e:	4906      	ldr	r1, [pc, #24]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b36:	4b04      	ldr	r3, [pc, #16]	@ (8005b48 <HAL_RCC_ClockConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 030f 	and.w	r3, r3, #15
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d005      	beq.n	8005b50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e086      	b.n	8005c56 <HAL_RCC_ClockConfig+0x34e>
 8005b48:	52002000 	.word	0x52002000
 8005b4c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d010      	beq.n	8005b7e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	4b3f      	ldr	r3, [pc, #252]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d208      	bcs.n	8005b7e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b6c:	4b3c      	ldr	r3, [pc, #240]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	4939      	ldr	r1, [pc, #228]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0308 	and.w	r3, r3, #8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d010      	beq.n	8005bac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695a      	ldr	r2, [r3, #20]
 8005b8e:	4b34      	ldr	r3, [pc, #208]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d208      	bcs.n	8005bac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b9a:	4b31      	ldr	r3, [pc, #196]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	492e      	ldr	r1, [pc, #184]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0310 	and.w	r3, r3, #16
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d010      	beq.n	8005bda <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699a      	ldr	r2, [r3, #24]
 8005bbc:	4b28      	ldr	r3, [pc, #160]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d208      	bcs.n	8005bda <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005bc8:	4b25      	ldr	r3, [pc, #148]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	4922      	ldr	r1, [pc, #136]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0320 	and.w	r3, r3, #32
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d010      	beq.n	8005c08 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69da      	ldr	r2, [r3, #28]
 8005bea:	4b1d      	ldr	r3, [pc, #116]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d208      	bcs.n	8005c08 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69db      	ldr	r3, [r3, #28]
 8005c02:	4917      	ldr	r1, [pc, #92]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c08:	f000 f834 	bl	8005c74 <HAL_RCC_GetSysClockFreq>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	4b14      	ldr	r3, [pc, #80]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	0a1b      	lsrs	r3, r3, #8
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	4912      	ldr	r1, [pc, #72]	@ (8005c64 <HAL_RCC_ClockConfig+0x35c>)
 8005c1a:	5ccb      	ldrb	r3, [r1, r3]
 8005c1c:	f003 031f 	and.w	r3, r3, #31
 8005c20:	fa22 f303 	lsr.w	r3, r2, r3
 8005c24:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c26:	4b0e      	ldr	r3, [pc, #56]	@ (8005c60 <HAL_RCC_ClockConfig+0x358>)
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	f003 030f 	and.w	r3, r3, #15
 8005c2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005c64 <HAL_RCC_ClockConfig+0x35c>)
 8005c30:	5cd3      	ldrb	r3, [r2, r3]
 8005c32:	f003 031f 	and.w	r3, r3, #31
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c68 <HAL_RCC_ClockConfig+0x360>)
 8005c3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c40:	4a0a      	ldr	r2, [pc, #40]	@ (8005c6c <HAL_RCC_ClockConfig+0x364>)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005c46:	4b0a      	ldr	r3, [pc, #40]	@ (8005c70 <HAL_RCC_ClockConfig+0x368>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fc fc98 	bl	8002580 <HAL_InitTick>
 8005c50:	4603      	mov	r3, r0
 8005c52:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	58024400 	.word	0x58024400
 8005c64:	08010998 	.word	0x08010998
 8005c68:	24000040 	.word	0x24000040
 8005c6c:	2400003c 	.word	0x2400003c
 8005c70:	24000044 	.word	0x24000044

08005c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b089      	sub	sp, #36	@ 0x24
 8005c78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c7a:	4bb3      	ldr	r3, [pc, #716]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c82:	2b18      	cmp	r3, #24
 8005c84:	f200 8155 	bhi.w	8005f32 <HAL_RCC_GetSysClockFreq+0x2be>
 8005c88:	a201      	add	r2, pc, #4	@ (adr r2, 8005c90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c8e:	bf00      	nop
 8005c90:	08005cf5 	.word	0x08005cf5
 8005c94:	08005f33 	.word	0x08005f33
 8005c98:	08005f33 	.word	0x08005f33
 8005c9c:	08005f33 	.word	0x08005f33
 8005ca0:	08005f33 	.word	0x08005f33
 8005ca4:	08005f33 	.word	0x08005f33
 8005ca8:	08005f33 	.word	0x08005f33
 8005cac:	08005f33 	.word	0x08005f33
 8005cb0:	08005d1b 	.word	0x08005d1b
 8005cb4:	08005f33 	.word	0x08005f33
 8005cb8:	08005f33 	.word	0x08005f33
 8005cbc:	08005f33 	.word	0x08005f33
 8005cc0:	08005f33 	.word	0x08005f33
 8005cc4:	08005f33 	.word	0x08005f33
 8005cc8:	08005f33 	.word	0x08005f33
 8005ccc:	08005f33 	.word	0x08005f33
 8005cd0:	08005d21 	.word	0x08005d21
 8005cd4:	08005f33 	.word	0x08005f33
 8005cd8:	08005f33 	.word	0x08005f33
 8005cdc:	08005f33 	.word	0x08005f33
 8005ce0:	08005f33 	.word	0x08005f33
 8005ce4:	08005f33 	.word	0x08005f33
 8005ce8:	08005f33 	.word	0x08005f33
 8005cec:	08005f33 	.word	0x08005f33
 8005cf0:	08005d27 	.word	0x08005d27
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cf4:	4b94      	ldr	r3, [pc, #592]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d009      	beq.n	8005d14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d00:	4b91      	ldr	r3, [pc, #580]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	08db      	lsrs	r3, r3, #3
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	4a90      	ldr	r2, [pc, #576]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005d12:	e111      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005d14:	4b8d      	ldr	r3, [pc, #564]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d16:	61bb      	str	r3, [r7, #24]
      break;
 8005d18:	e10e      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005d1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d1c:	61bb      	str	r3, [r7, #24]
      break;
 8005d1e:	e10b      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005d20:	4b8c      	ldr	r3, [pc, #560]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005d22:	61bb      	str	r3, [r7, #24]
      break;
 8005d24:	e108      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d26:	4b88      	ldr	r3, [pc, #544]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2a:	f003 0303 	and.w	r3, r3, #3
 8005d2e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005d30:	4b85      	ldr	r3, [pc, #532]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d34:	091b      	lsrs	r3, r3, #4
 8005d36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d3a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d3c:	4b82      	ldr	r3, [pc, #520]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005d46:	4b80      	ldr	r3, [pc, #512]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d4a:	08db      	lsrs	r3, r3, #3
 8005d4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	fb02 f303 	mul.w	r3, r2, r3
 8005d56:	ee07 3a90 	vmov	s15, r3
 8005d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d5e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80e1 	beq.w	8005f2c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	f000 8083 	beq.w	8005e78 <HAL_RCC_GetSysClockFreq+0x204>
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	f200 80a1 	bhi.w	8005ebc <HAL_RCC_GetSysClockFreq+0x248>
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <HAL_RCC_GetSysClockFreq+0x114>
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d056      	beq.n	8005e34 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d86:	e099      	b.n	8005ebc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d88:	4b6f      	ldr	r3, [pc, #444]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0320 	and.w	r3, r3, #32
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d02d      	beq.n	8005df0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d94:	4b6c      	ldr	r3, [pc, #432]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	08db      	lsrs	r3, r3, #3
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	4a6b      	ldr	r2, [pc, #428]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005da0:	fa22 f303 	lsr.w	r3, r2, r3
 8005da4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	ee07 3a90 	vmov	s15, r3
 8005dac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	ee07 3a90 	vmov	s15, r3
 8005db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dbe:	4b62      	ldr	r3, [pc, #392]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dc6:	ee07 3a90 	vmov	s15, r3
 8005dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dce:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dd2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005f58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005dee:	e087      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	ee07 3a90 	vmov	s15, r3
 8005df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dfa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005f5c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e02:	4b51      	ldr	r3, [pc, #324]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e12:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e16:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005f58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e32:	e065      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	ee07 3a90 	vmov	s15, r3
 8005e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e3e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005f60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e46:	4b40      	ldr	r3, [pc, #256]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e4e:	ee07 3a90 	vmov	s15, r3
 8005e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e56:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e5a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005f58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e76:	e043      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	ee07 3a90 	vmov	s15, r3
 8005e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e82:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005f64 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e92:	ee07 3a90 	vmov	s15, r3
 8005e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e9e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005f58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005eba:	e021      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	ee07 3a90 	vmov	s15, r3
 8005ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ec6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ece:	4b1e      	ldr	r3, [pc, #120]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed6:	ee07 3a90 	vmov	s15, r3
 8005eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ede:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ee2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005f58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005efe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005f00:	4b11      	ldr	r3, [pc, #68]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f04:	0a5b      	lsrs	r3, r3, #9
 8005f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	ee07 3a90 	vmov	s15, r3
 8005f14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f18:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f24:	ee17 3a90 	vmov	r3, s15
 8005f28:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005f2a:	e005      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	61bb      	str	r3, [r7, #24]
      break;
 8005f30:	e002      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005f32:	4b07      	ldr	r3, [pc, #28]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f34:	61bb      	str	r3, [r7, #24]
      break;
 8005f36:	bf00      	nop
  }

  return sysclockfreq;
 8005f38:	69bb      	ldr	r3, [r7, #24]
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3724      	adds	r7, #36	@ 0x24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	58024400 	.word	0x58024400
 8005f4c:	03d09000 	.word	0x03d09000
 8005f50:	003d0900 	.word	0x003d0900
 8005f54:	016e3600 	.word	0x016e3600
 8005f58:	46000000 	.word	0x46000000
 8005f5c:	4c742400 	.word	0x4c742400
 8005f60:	4a742400 	.word	0x4a742400
 8005f64:	4bb71b00 	.word	0x4bb71b00

08005f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005f6e:	f7ff fe81 	bl	8005c74 <HAL_RCC_GetSysClockFreq>
 8005f72:	4602      	mov	r2, r0
 8005f74:	4b10      	ldr	r3, [pc, #64]	@ (8005fb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f76:	699b      	ldr	r3, [r3, #24]
 8005f78:	0a1b      	lsrs	r3, r3, #8
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	490f      	ldr	r1, [pc, #60]	@ (8005fbc <HAL_RCC_GetHCLKFreq+0x54>)
 8005f80:	5ccb      	ldrb	r3, [r1, r3]
 8005f82:	f003 031f 	and.w	r3, r3, #31
 8005f86:	fa22 f303 	lsr.w	r3, r2, r3
 8005f8a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	f003 030f 	and.w	r3, r3, #15
 8005f94:	4a09      	ldr	r2, [pc, #36]	@ (8005fbc <HAL_RCC_GetHCLKFreq+0x54>)
 8005f96:	5cd3      	ldrb	r3, [r2, r3]
 8005f98:	f003 031f 	and.w	r3, r3, #31
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8005fa2:	4a07      	ldr	r2, [pc, #28]	@ (8005fc0 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fa4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005fa6:	4a07      	ldr	r2, [pc, #28]	@ (8005fc4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005fac:	4b04      	ldr	r3, [pc, #16]	@ (8005fc0 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fae:	681b      	ldr	r3, [r3, #0]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3708      	adds	r7, #8
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	58024400 	.word	0x58024400
 8005fbc:	08010998 	.word	0x08010998
 8005fc0:	24000040 	.word	0x24000040
 8005fc4:	2400003c 	.word	0x2400003c

08005fc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005fcc:	f7ff ffcc 	bl	8005f68 <HAL_RCC_GetHCLKFreq>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	4b06      	ldr	r3, [pc, #24]	@ (8005fec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	091b      	lsrs	r3, r3, #4
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	4904      	ldr	r1, [pc, #16]	@ (8005ff0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005fde:	5ccb      	ldrb	r3, [r1, r3]
 8005fe0:	f003 031f 	and.w	r3, r3, #31
 8005fe4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	58024400 	.word	0x58024400
 8005ff0:	08010998 	.word	0x08010998

08005ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005ff8:	f7ff ffb6 	bl	8005f68 <HAL_RCC_GetHCLKFreq>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	4b06      	ldr	r3, [pc, #24]	@ (8006018 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	0a1b      	lsrs	r3, r3, #8
 8006004:	f003 0307 	and.w	r3, r3, #7
 8006008:	4904      	ldr	r1, [pc, #16]	@ (800601c <HAL_RCC_GetPCLK2Freq+0x28>)
 800600a:	5ccb      	ldrb	r3, [r1, r3]
 800600c:	f003 031f 	and.w	r3, r3, #31
 8006010:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006014:	4618      	mov	r0, r3
 8006016:	bd80      	pop	{r7, pc}
 8006018:	58024400 	.word	0x58024400
 800601c:	08010998 	.word	0x08010998

08006020 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	223f      	movs	r2, #63	@ 0x3f
 800602e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006030:	4b1a      	ldr	r3, [pc, #104]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	f003 0207 	and.w	r2, r3, #7
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800603c:	4b17      	ldr	r3, [pc, #92]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006048:	4b14      	ldr	r3, [pc, #80]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	f003 020f 	and.w	r2, r3, #15
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006054:	4b11      	ldr	r3, [pc, #68]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006060:	4b0e      	ldr	r3, [pc, #56]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800606c:	4b0b      	ldr	r3, [pc, #44]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 800606e:	69db      	ldr	r3, [r3, #28]
 8006070:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006078:	4b08      	ldr	r3, [pc, #32]	@ (800609c <HAL_RCC_GetClockConfig+0x7c>)
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006084:	4b06      	ldr	r3, [pc, #24]	@ (80060a0 <HAL_RCC_GetClockConfig+0x80>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 020f 	and.w	r2, r3, #15
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	601a      	str	r2, [r3, #0]
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	58024400 	.word	0x58024400
 80060a0:	52002000 	.word	0x52002000

080060a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a8:	b0c6      	sub	sp, #280	@ 0x118
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80060b0:	2300      	movs	r3, #0
 80060b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80060b6:	2300      	movs	r3, #0
 80060b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80060bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80060c8:	2500      	movs	r5, #0
 80060ca:	ea54 0305 	orrs.w	r3, r4, r5
 80060ce:	d049      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80060d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80060da:	d02f      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80060dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80060e0:	d828      	bhi.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80060e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060e6:	d01a      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80060e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060ec:	d822      	bhi.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80060f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060f6:	d007      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80060f8:	e01c      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060fa:	4bab      	ldr	r3, [pc, #684]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80060fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fe:	4aaa      	ldr	r2, [pc, #680]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006104:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006106:	e01a      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800610c:	3308      	adds	r3, #8
 800610e:	2102      	movs	r1, #2
 8006110:	4618      	mov	r0, r3
 8006112:	f001 fc25 	bl	8007960 <RCCEx_PLL2_Config>
 8006116:	4603      	mov	r3, r0
 8006118:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800611c:	e00f      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800611e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006122:	3328      	adds	r3, #40	@ 0x28
 8006124:	2102      	movs	r1, #2
 8006126:	4618      	mov	r0, r3
 8006128:	f001 fccc 	bl	8007ac4 <RCCEx_PLL3_Config>
 800612c:	4603      	mov	r3, r0
 800612e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006132:	e004      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800613a:	e000      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800613c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800613e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10a      	bne.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006146:	4b98      	ldr	r3, [pc, #608]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800614a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800614e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006154:	4a94      	ldr	r2, [pc, #592]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006156:	430b      	orrs	r3, r1
 8006158:	6513      	str	r3, [r2, #80]	@ 0x50
 800615a:	e003      	b.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800615c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006160:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006170:	f04f 0900 	mov.w	r9, #0
 8006174:	ea58 0309 	orrs.w	r3, r8, r9
 8006178:	d047      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800617a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800617e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006180:	2b04      	cmp	r3, #4
 8006182:	d82a      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006184:	a201      	add	r2, pc, #4	@ (adr r2, 800618c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618a:	bf00      	nop
 800618c:	080061a1 	.word	0x080061a1
 8006190:	080061af 	.word	0x080061af
 8006194:	080061c5 	.word	0x080061c5
 8006198:	080061e3 	.word	0x080061e3
 800619c:	080061e3 	.word	0x080061e3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a0:	4b81      	ldr	r3, [pc, #516]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	4a80      	ldr	r2, [pc, #512]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80061a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80061ac:	e01a      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061b2:	3308      	adds	r3, #8
 80061b4:	2100      	movs	r1, #0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f001 fbd2 	bl	8007960 <RCCEx_PLL2_Config>
 80061bc:	4603      	mov	r3, r0
 80061be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80061c2:	e00f      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061c8:	3328      	adds	r3, #40	@ 0x28
 80061ca:	2100      	movs	r1, #0
 80061cc:	4618      	mov	r0, r3
 80061ce:	f001 fc79 	bl	8007ac4 <RCCEx_PLL3_Config>
 80061d2:	4603      	mov	r3, r0
 80061d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80061d8:	e004      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80061e0:	e000      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80061e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10a      	bne.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061ec:	4b6e      	ldr	r3, [pc, #440]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80061ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061f0:	f023 0107 	bic.w	r1, r3, #7
 80061f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fa:	4a6b      	ldr	r2, [pc, #428]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80061fc:	430b      	orrs	r3, r1
 80061fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8006200:	e003      	b.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006202:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006206:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800620a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800620e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006212:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006216:	f04f 0b00 	mov.w	fp, #0
 800621a:	ea5a 030b 	orrs.w	r3, sl, fp
 800621e:	d05b      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006224:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006228:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800622c:	d03b      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800622e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006232:	d834      	bhi.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006234:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006238:	d037      	beq.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800623a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800623e:	d82e      	bhi.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006240:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006244:	d033      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006246:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800624a:	d828      	bhi.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800624c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006250:	d01a      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006252:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006256:	d822      	bhi.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d003      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800625c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006260:	d007      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006262:	e01c      	b.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006264:	4b50      	ldr	r3, [pc, #320]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006268:	4a4f      	ldr	r2, [pc, #316]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800626a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800626e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006270:	e01e      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006276:	3308      	adds	r3, #8
 8006278:	2100      	movs	r1, #0
 800627a:	4618      	mov	r0, r3
 800627c:	f001 fb70 	bl	8007960 <RCCEx_PLL2_Config>
 8006280:	4603      	mov	r3, r0
 8006282:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006286:	e013      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800628c:	3328      	adds	r3, #40	@ 0x28
 800628e:	2100      	movs	r1, #0
 8006290:	4618      	mov	r0, r3
 8006292:	f001 fc17 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006296:	4603      	mov	r3, r0
 8006298:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800629c:	e008      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80062a4:	e004      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80062a6:	bf00      	nop
 80062a8:	e002      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80062aa:	bf00      	nop
 80062ac:	e000      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80062ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10b      	bne.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80062b8:	4b3b      	ldr	r3, [pc, #236]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062bc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80062c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80062c8:	4a37      	ldr	r2, [pc, #220]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062ca:	430b      	orrs	r3, r1
 80062cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80062ce:	e003      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80062d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80062d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80062e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80062e8:	2300      	movs	r3, #0
 80062ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80062ee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80062f2:	460b      	mov	r3, r1
 80062f4:	4313      	orrs	r3, r2
 80062f6:	d05d      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80062f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006300:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006304:	d03b      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006306:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800630a:	d834      	bhi.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800630c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006310:	d037      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006312:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006316:	d82e      	bhi.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006318:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800631c:	d033      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800631e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006322:	d828      	bhi.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006324:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006328:	d01a      	beq.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800632a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800632e:	d822      	bhi.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006334:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006338:	d007      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800633a:	e01c      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800633c:	4b1a      	ldr	r3, [pc, #104]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800633e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006340:	4a19      	ldr	r2, [pc, #100]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006346:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006348:	e01e      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800634a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800634e:	3308      	adds	r3, #8
 8006350:	2100      	movs	r1, #0
 8006352:	4618      	mov	r0, r3
 8006354:	f001 fb04 	bl	8007960 <RCCEx_PLL2_Config>
 8006358:	4603      	mov	r3, r0
 800635a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800635e:	e013      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006364:	3328      	adds	r3, #40	@ 0x28
 8006366:	2100      	movs	r1, #0
 8006368:	4618      	mov	r0, r3
 800636a:	f001 fbab 	bl	8007ac4 <RCCEx_PLL3_Config>
 800636e:	4603      	mov	r3, r0
 8006370:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006374:	e008      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800637c:	e004      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800637e:	bf00      	nop
 8006380:	e002      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006382:	bf00      	nop
 8006384:	e000      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006386:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006388:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10d      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006390:	4b05      	ldr	r3, [pc, #20]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006394:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800639c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80063a0:	4a01      	ldr	r2, [pc, #4]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063a2:	430b      	orrs	r3, r1
 80063a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80063a6:	e005      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80063a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80063b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80063c0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80063c4:	2300      	movs	r3, #0
 80063c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80063ca:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4313      	orrs	r3, r2
 80063d2:	d03a      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80063d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063da:	2b30      	cmp	r3, #48	@ 0x30
 80063dc:	d01f      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80063de:	2b30      	cmp	r3, #48	@ 0x30
 80063e0:	d819      	bhi.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d00c      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80063e6:	2b20      	cmp	r3, #32
 80063e8:	d815      	bhi.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d019      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80063ee:	2b10      	cmp	r3, #16
 80063f0:	d111      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063f2:	4baa      	ldr	r3, [pc, #680]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f6:	4aa9      	ldr	r2, [pc, #676]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80063fe:	e011      	b.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006404:	3308      	adds	r3, #8
 8006406:	2102      	movs	r1, #2
 8006408:	4618      	mov	r0, r3
 800640a:	f001 faa9 	bl	8007960 <RCCEx_PLL2_Config>
 800640e:	4603      	mov	r3, r0
 8006410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006414:	e006      	b.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800641c:	e002      	b.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800641e:	bf00      	nop
 8006420:	e000      	b.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006422:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006424:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006428:	2b00      	cmp	r3, #0
 800642a:	d10a      	bne.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800642c:	4b9b      	ldr	r3, [pc, #620]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800642e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006430:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800643a:	4a98      	ldr	r2, [pc, #608]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800643c:	430b      	orrs	r3, r1
 800643e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006440:	e003      	b.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006442:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006446:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800644a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800644e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006452:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006456:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800645a:	2300      	movs	r3, #0
 800645c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006460:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006464:	460b      	mov	r3, r1
 8006466:	4313      	orrs	r3, r2
 8006468:	d051      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800646a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800646e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006470:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006474:	d035      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006476:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800647a:	d82e      	bhi.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x436>
 800647c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006480:	d031      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006482:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006486:	d828      	bhi.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800648c:	d01a      	beq.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800648e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006492:	d822      	bhi.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800649c:	d007      	beq.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800649e:	e01c      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064a0:	4b7e      	ldr	r3, [pc, #504]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	4a7d      	ldr	r2, [pc, #500]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064ac:	e01c      	b.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064b2:	3308      	adds	r3, #8
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f001 fa52 	bl	8007960 <RCCEx_PLL2_Config>
 80064bc:	4603      	mov	r3, r0
 80064be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064c2:	e011      	b.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c8:	3328      	adds	r3, #40	@ 0x28
 80064ca:	2100      	movs	r1, #0
 80064cc:	4618      	mov	r0, r3
 80064ce:	f001 faf9 	bl	8007ac4 <RCCEx_PLL3_Config>
 80064d2:	4603      	mov	r3, r0
 80064d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064d8:	e006      	b.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80064e0:	e002      	b.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80064e2:	bf00      	nop
 80064e4:	e000      	b.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80064e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d10a      	bne.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80064f0:	4b6a      	ldr	r3, [pc, #424]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80064f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064fe:	4a67      	ldr	r2, [pc, #412]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006500:	430b      	orrs	r3, r1
 8006502:	6513      	str	r3, [r2, #80]	@ 0x50
 8006504:	e003      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006506:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800650a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800650e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006516:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800651a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800651e:	2300      	movs	r3, #0
 8006520:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006524:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006528:	460b      	mov	r3, r1
 800652a:	4313      	orrs	r3, r2
 800652c:	d053      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800652e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006538:	d033      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800653a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800653e:	d82c      	bhi.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006540:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006544:	d02f      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006546:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800654a:	d826      	bhi.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800654c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006550:	d02b      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006552:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006556:	d820      	bhi.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800655c:	d012      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800655e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006562:	d81a      	bhi.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006564:	2b00      	cmp	r3, #0
 8006566:	d022      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800656c:	d115      	bne.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800656e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006572:	3308      	adds	r3, #8
 8006574:	2101      	movs	r1, #1
 8006576:	4618      	mov	r0, r3
 8006578:	f001 f9f2 	bl	8007960 <RCCEx_PLL2_Config>
 800657c:	4603      	mov	r3, r0
 800657e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006582:	e015      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006588:	3328      	adds	r3, #40	@ 0x28
 800658a:	2101      	movs	r1, #1
 800658c:	4618      	mov	r0, r3
 800658e:	f001 fa99 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006592:	4603      	mov	r3, r0
 8006594:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006598:	e00a      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065a0:	e006      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80065a2:	bf00      	nop
 80065a4:	e004      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80065a6:	bf00      	nop
 80065a8:	e002      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80065aa:	bf00      	nop
 80065ac:	e000      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80065ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d10a      	bne.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80065b8:	4b38      	ldr	r3, [pc, #224]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80065c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065c6:	4a35      	ldr	r2, [pc, #212]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065c8:	430b      	orrs	r3, r1
 80065ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80065cc:	e003      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80065d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80065e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80065e6:	2300      	movs	r3, #0
 80065e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80065ec:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80065f0:	460b      	mov	r3, r1
 80065f2:	4313      	orrs	r3, r2
 80065f4:	d058      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80065f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80065fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006602:	d033      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006604:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006608:	d82c      	bhi.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800660a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800660e:	d02f      	beq.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006614:	d826      	bhi.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006616:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800661a:	d02b      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800661c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006620:	d820      	bhi.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006622:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006626:	d012      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800662c:	d81a      	bhi.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800662e:	2b00      	cmp	r3, #0
 8006630:	d022      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006632:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006636:	d115      	bne.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800663c:	3308      	adds	r3, #8
 800663e:	2101      	movs	r1, #1
 8006640:	4618      	mov	r0, r3
 8006642:	f001 f98d 	bl	8007960 <RCCEx_PLL2_Config>
 8006646:	4603      	mov	r3, r0
 8006648:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800664c:	e015      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800664e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006652:	3328      	adds	r3, #40	@ 0x28
 8006654:	2101      	movs	r1, #1
 8006656:	4618      	mov	r0, r3
 8006658:	f001 fa34 	bl	8007ac4 <RCCEx_PLL3_Config>
 800665c:	4603      	mov	r3, r0
 800665e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006662:	e00a      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800666a:	e006      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800666c:	bf00      	nop
 800666e:	e004      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006670:	bf00      	nop
 8006672:	e002      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006674:	bf00      	nop
 8006676:	e000      	b.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006678:	bf00      	nop
    }

    if (ret == HAL_OK)
 800667a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10e      	bne.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006682:	4b06      	ldr	r3, [pc, #24]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006686:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800668a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800668e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006692:	4a02      	ldr	r2, [pc, #8]	@ (800669c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006694:	430b      	orrs	r3, r1
 8006696:	6593      	str	r3, [r2, #88]	@ 0x58
 8006698:	e006      	b.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800669a:	bf00      	nop
 800669c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80066a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80066b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066b8:	2300      	movs	r3, #0
 80066ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80066be:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80066c2:	460b      	mov	r3, r1
 80066c4:	4313      	orrs	r3, r2
 80066c6:	d037      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80066c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066d2:	d00e      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80066d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066d8:	d816      	bhi.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d018      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80066de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066e2:	d111      	bne.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066e4:	4bc4      	ldr	r3, [pc, #784]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e8:	4ac3      	ldr	r2, [pc, #780]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80066f0:	e00f      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f6:	3308      	adds	r3, #8
 80066f8:	2101      	movs	r1, #1
 80066fa:	4618      	mov	r0, r3
 80066fc:	f001 f930 	bl	8007960 <RCCEx_PLL2_Config>
 8006700:	4603      	mov	r3, r0
 8006702:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006706:	e004      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800670e:	e000      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006710:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006712:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10a      	bne.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800671a:	4bb7      	ldr	r3, [pc, #732]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800671c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800671e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006726:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006728:	4ab3      	ldr	r2, [pc, #716]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800672a:	430b      	orrs	r3, r1
 800672c:	6513      	str	r3, [r2, #80]	@ 0x50
 800672e:	e003      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006730:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006734:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006740:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006744:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006748:	2300      	movs	r3, #0
 800674a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800674e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006752:	460b      	mov	r3, r1
 8006754:	4313      	orrs	r3, r2
 8006756:	d039      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800675c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800675e:	2b03      	cmp	r3, #3
 8006760:	d81c      	bhi.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006762:	a201      	add	r2, pc, #4	@ (adr r2, 8006768 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006768:	080067a5 	.word	0x080067a5
 800676c:	08006779 	.word	0x08006779
 8006770:	08006787 	.word	0x08006787
 8006774:	080067a5 	.word	0x080067a5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006778:	4b9f      	ldr	r3, [pc, #636]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	4a9e      	ldr	r2, [pc, #632]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800677e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006784:	e00f      	b.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800678a:	3308      	adds	r3, #8
 800678c:	2102      	movs	r1, #2
 800678e:	4618      	mov	r0, r3
 8006790:	f001 f8e6 	bl	8007960 <RCCEx_PLL2_Config>
 8006794:	4603      	mov	r3, r0
 8006796:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800679a:	e004      	b.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067a2:	e000      	b.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80067a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10a      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80067ae:	4b92      	ldr	r3, [pc, #584]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b2:	f023 0103 	bic.w	r1, r3, #3
 80067b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067bc:	4a8e      	ldr	r2, [pc, #568]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067be:	430b      	orrs	r3, r1
 80067c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067c2:	e003      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80067d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067dc:	2300      	movs	r3, #0
 80067de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80067e2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067e6:	460b      	mov	r3, r1
 80067e8:	4313      	orrs	r3, r2
 80067ea:	f000 8099 	beq.w	8006920 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067ee:	4b83      	ldr	r3, [pc, #524]	@ (80069fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a82      	ldr	r2, [pc, #520]	@ (80069fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80067f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067fa:	f7fc fa17 	bl	8002c2c <HAL_GetTick>
 80067fe:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006802:	e00b      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006804:	f7fc fa12 	bl	8002c2c <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b64      	cmp	r3, #100	@ 0x64
 8006812:	d903      	bls.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800681a:	e005      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800681c:	4b77      	ldr	r3, [pc, #476]	@ (80069fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0ed      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800682c:	2b00      	cmp	r3, #0
 800682e:	d173      	bne.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006830:	4b71      	ldr	r3, [pc, #452]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006832:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006838:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800683c:	4053      	eors	r3, r2
 800683e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006842:	2b00      	cmp	r3, #0
 8006844:	d015      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006846:	4b6c      	ldr	r3, [pc, #432]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800684a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800684e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006852:	4b69      	ldr	r3, [pc, #420]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006856:	4a68      	ldr	r2, [pc, #416]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800685c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800685e:	4b66      	ldr	r3, [pc, #408]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006862:	4a65      	ldr	r2, [pc, #404]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006868:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800686a:	4a63      	ldr	r2, [pc, #396]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800686c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006870:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006876:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800687a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800687e:	d118      	bne.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006880:	f7fc f9d4 	bl	8002c2c <HAL_GetTick>
 8006884:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006888:	e00d      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800688a:	f7fc f9cf 	bl	8002c2c <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006894:	1ad2      	subs	r2, r2, r3
 8006896:	f241 3388 	movw	r3, #5000	@ 0x1388
 800689a:	429a      	cmp	r2, r3
 800689c:	d903      	bls.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80068a4:	e005      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068a6:	4b54      	ldr	r3, [pc, #336]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068aa:	f003 0302 	and.w	r3, r3, #2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0eb      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80068b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d129      	bne.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80068c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068ca:	d10e      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x846>
 80068cc:	4b4a      	ldr	r3, [pc, #296]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80068d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80068dc:	091a      	lsrs	r2, r3, #4
 80068de:	4b48      	ldr	r3, [pc, #288]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	4a45      	ldr	r2, [pc, #276]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068e4:	430b      	orrs	r3, r1
 80068e6:	6113      	str	r3, [r2, #16]
 80068e8:	e005      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80068ea:	4b43      	ldr	r3, [pc, #268]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	4a42      	ldr	r2, [pc, #264]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80068f4:	6113      	str	r3, [r2, #16]
 80068f6:	4b40      	ldr	r3, [pc, #256]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068f8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80068fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006906:	4a3c      	ldr	r2, [pc, #240]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006908:	430b      	orrs	r3, r1
 800690a:	6713      	str	r3, [r2, #112]	@ 0x70
 800690c:	e008      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800690e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006912:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006916:	e003      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800691c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f002 0301 	and.w	r3, r2, #1
 800692c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006930:	2300      	movs	r3, #0
 8006932:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006936:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800693a:	460b      	mov	r3, r1
 800693c:	4313      	orrs	r3, r2
 800693e:	f000 808f 	beq.w	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006946:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006948:	2b28      	cmp	r3, #40	@ 0x28
 800694a:	d871      	bhi.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800694c:	a201      	add	r2, pc, #4	@ (adr r2, 8006954 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800694e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006952:	bf00      	nop
 8006954:	08006a39 	.word	0x08006a39
 8006958:	08006a31 	.word	0x08006a31
 800695c:	08006a31 	.word	0x08006a31
 8006960:	08006a31 	.word	0x08006a31
 8006964:	08006a31 	.word	0x08006a31
 8006968:	08006a31 	.word	0x08006a31
 800696c:	08006a31 	.word	0x08006a31
 8006970:	08006a31 	.word	0x08006a31
 8006974:	08006a05 	.word	0x08006a05
 8006978:	08006a31 	.word	0x08006a31
 800697c:	08006a31 	.word	0x08006a31
 8006980:	08006a31 	.word	0x08006a31
 8006984:	08006a31 	.word	0x08006a31
 8006988:	08006a31 	.word	0x08006a31
 800698c:	08006a31 	.word	0x08006a31
 8006990:	08006a31 	.word	0x08006a31
 8006994:	08006a1b 	.word	0x08006a1b
 8006998:	08006a31 	.word	0x08006a31
 800699c:	08006a31 	.word	0x08006a31
 80069a0:	08006a31 	.word	0x08006a31
 80069a4:	08006a31 	.word	0x08006a31
 80069a8:	08006a31 	.word	0x08006a31
 80069ac:	08006a31 	.word	0x08006a31
 80069b0:	08006a31 	.word	0x08006a31
 80069b4:	08006a39 	.word	0x08006a39
 80069b8:	08006a31 	.word	0x08006a31
 80069bc:	08006a31 	.word	0x08006a31
 80069c0:	08006a31 	.word	0x08006a31
 80069c4:	08006a31 	.word	0x08006a31
 80069c8:	08006a31 	.word	0x08006a31
 80069cc:	08006a31 	.word	0x08006a31
 80069d0:	08006a31 	.word	0x08006a31
 80069d4:	08006a39 	.word	0x08006a39
 80069d8:	08006a31 	.word	0x08006a31
 80069dc:	08006a31 	.word	0x08006a31
 80069e0:	08006a31 	.word	0x08006a31
 80069e4:	08006a31 	.word	0x08006a31
 80069e8:	08006a31 	.word	0x08006a31
 80069ec:	08006a31 	.word	0x08006a31
 80069f0:	08006a31 	.word	0x08006a31
 80069f4:	08006a39 	.word	0x08006a39
 80069f8:	58024400 	.word	0x58024400
 80069fc:	58024800 	.word	0x58024800
 8006a00:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a08:	3308      	adds	r3, #8
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f000 ffa7 	bl	8007960 <RCCEx_PLL2_Config>
 8006a12:	4603      	mov	r3, r0
 8006a14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006a18:	e00f      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1e:	3328      	adds	r3, #40	@ 0x28
 8006a20:	2101      	movs	r1, #1
 8006a22:	4618      	mov	r0, r3
 8006a24:	f001 f84e 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006a2e:	e004      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a36:	e000      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10a      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006a42:	4bbf      	ldr	r3, [pc, #764]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a46:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a50:	4abb      	ldr	r2, [pc, #748]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006a52:	430b      	orrs	r3, r1
 8006a54:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a56:	e003      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a68:	f002 0302 	and.w	r3, r2, #2
 8006a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a70:	2300      	movs	r3, #0
 8006a72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	d041      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a86:	2b05      	cmp	r3, #5
 8006a88:	d824      	bhi.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a90 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a90:	08006add 	.word	0x08006add
 8006a94:	08006aa9 	.word	0x08006aa9
 8006a98:	08006abf 	.word	0x08006abf
 8006a9c:	08006add 	.word	0x08006add
 8006aa0:	08006add 	.word	0x08006add
 8006aa4:	08006add 	.word	0x08006add
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006aa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aac:	3308      	adds	r3, #8
 8006aae:	2101      	movs	r1, #1
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 ff55 	bl	8007960 <RCCEx_PLL2_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006abc:	e00f      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ac2:	3328      	adds	r3, #40	@ 0x28
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 fffc 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006acc:	4603      	mov	r3, r0
 8006ace:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006ad2:	e004      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ada:	e000      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006adc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ade:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10a      	bne.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006ae6:	4b96      	ldr	r3, [pc, #600]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aea:	f023 0107 	bic.w	r1, r3, #7
 8006aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006af4:	4a92      	ldr	r2, [pc, #584]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006af6:	430b      	orrs	r3, r1
 8006af8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006afa:	e003      	b.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006afc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f002 0304 	and.w	r3, r2, #4
 8006b10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b14:	2300      	movs	r3, #0
 8006b16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b1a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4313      	orrs	r3, r2
 8006b22:	d044      	beq.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2c:	2b05      	cmp	r3, #5
 8006b2e:	d825      	bhi.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006b30:	a201      	add	r2, pc, #4	@ (adr r2, 8006b38 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b85 	.word	0x08006b85
 8006b3c:	08006b51 	.word	0x08006b51
 8006b40:	08006b67 	.word	0x08006b67
 8006b44:	08006b85 	.word	0x08006b85
 8006b48:	08006b85 	.word	0x08006b85
 8006b4c:	08006b85 	.word	0x08006b85
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b54:	3308      	adds	r3, #8
 8006b56:	2101      	movs	r1, #1
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 ff01 	bl	8007960 <RCCEx_PLL2_Config>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006b64:	e00f      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b6a:	3328      	adds	r3, #40	@ 0x28
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f000 ffa8 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006b74:	4603      	mov	r3, r0
 8006b76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006b7a:	e004      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b82:	e000      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10b      	bne.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b8e:	4b6c      	ldr	r3, [pc, #432]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b92:	f023 0107 	bic.w	r1, r3, #7
 8006b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b9e:	4a68      	ldr	r2, [pc, #416]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ba0:	430b      	orrs	r3, r1
 8006ba2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ba4:	e003      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006baa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb6:	f002 0320 	and.w	r3, r2, #32
 8006bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006bc4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	d055      	beq.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bda:	d033      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006bdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006be0:	d82c      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be6:	d02f      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bec:	d826      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006bee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bf2:	d02b      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006bf4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bf8:	d820      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006bfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bfe:	d012      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006c00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c04:	d81a      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d022      	beq.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006c0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c0e:	d115      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c14:	3308      	adds	r3, #8
 8006c16:	2100      	movs	r1, #0
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f000 fea1 	bl	8007960 <RCCEx_PLL2_Config>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c24:	e015      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2a:	3328      	adds	r3, #40	@ 0x28
 8006c2c:	2102      	movs	r1, #2
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 ff48 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006c34:	4603      	mov	r3, r0
 8006c36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c3a:	e00a      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c42:	e006      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006c44:	bf00      	nop
 8006c46:	e004      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006c48:	bf00      	nop
 8006c4a:	e002      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006c4c:	bf00      	nop
 8006c4e:	e000      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006c50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10b      	bne.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c5a:	4b39      	ldr	r3, [pc, #228]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c6a:	4a35      	ldr	r2, [pc, #212]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c6c:	430b      	orrs	r3, r1
 8006c6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006c70:	e003      	b.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c82:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006c86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c90:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006c94:	460b      	mov	r3, r1
 8006c96:	4313      	orrs	r3, r2
 8006c98:	d058      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ca2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006ca6:	d033      	beq.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006ca8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006cac:	d82c      	bhi.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb2:	d02f      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb8:	d826      	bhi.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006cba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006cbe:	d02b      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006cc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006cc4:	d820      	bhi.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006cc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cca:	d012      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006ccc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cd0:	d81a      	bhi.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d022      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cda:	d115      	bne.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 fe3b 	bl	8007960 <RCCEx_PLL2_Config>
 8006cea:	4603      	mov	r3, r0
 8006cec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006cf0:	e015      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cf6:	3328      	adds	r3, #40	@ 0x28
 8006cf8:	2102      	movs	r1, #2
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f000 fee2 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006d00:	4603      	mov	r3, r0
 8006d02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006d06:	e00a      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d0e:	e006      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006d10:	bf00      	nop
 8006d12:	e004      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006d14:	bf00      	nop
 8006d16:	e002      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006d18:	bf00      	nop
 8006d1a:	e000      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006d1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10e      	bne.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d26:	4b06      	ldr	r3, [pc, #24]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d2a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d36:	4a02      	ldr	r2, [pc, #8]	@ (8006d40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d38:	430b      	orrs	r3, r1
 8006d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d3c:	e006      	b.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006d3e:	bf00      	nop
 8006d40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006d4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d54:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006d58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d62:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006d66:	460b      	mov	r3, r1
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	d055      	beq.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d74:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006d78:	d033      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006d7a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006d7e:	d82c      	bhi.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d84:	d02f      	beq.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006d86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d8a:	d826      	bhi.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006d8c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006d90:	d02b      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006d92:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006d96:	d820      	bhi.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006d98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d9c:	d012      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006d9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006da2:	d81a      	bhi.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d022      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006da8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dac:	d115      	bne.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db2:	3308      	adds	r3, #8
 8006db4:	2100      	movs	r1, #0
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 fdd2 	bl	8007960 <RCCEx_PLL2_Config>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006dc2:	e015      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc8:	3328      	adds	r3, #40	@ 0x28
 8006dca:	2102      	movs	r1, #2
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f000 fe79 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006dd8:	e00a      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006de0:	e006      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006de2:	bf00      	nop
 8006de4:	e004      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006de6:	bf00      	nop
 8006de8:	e002      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006dea:	bf00      	nop
 8006dec:	e000      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006dee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006df0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10b      	bne.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006df8:	4ba0      	ldr	r3, [pc, #640]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e08:	4a9c      	ldr	r2, [pc, #624]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006e0a:	430b      	orrs	r3, r1
 8006e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e0e:	e003      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e20:	f002 0308 	and.w	r3, r2, #8
 8006e24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e2e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006e32:	460b      	mov	r3, r1
 8006e34:	4313      	orrs	r3, r2
 8006e36:	d01e      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8006e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e44:	d10c      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e4a:	3328      	adds	r3, #40	@ 0x28
 8006e4c:	2102      	movs	r1, #2
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fe38 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d002      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006e60:	4b86      	ldr	r3, [pc, #536]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e64:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e70:	4a82      	ldr	r2, [pc, #520]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006e72:	430b      	orrs	r3, r1
 8006e74:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7e:	f002 0310 	and.w	r3, r2, #16
 8006e82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e86:	2300      	movs	r3, #0
 8006e88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e8c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006e90:	460b      	mov	r3, r1
 8006e92:	4313      	orrs	r3, r2
 8006e94:	d01e      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea2:	d10c      	bne.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea8:	3328      	adds	r3, #40	@ 0x28
 8006eaa:	2102      	movs	r1, #2
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 fe09 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ebe:	4b6f      	ldr	r3, [pc, #444]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ece:	4a6b      	ldr	r2, [pc, #428]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ed0:	430b      	orrs	r3, r1
 8006ed2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006edc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006ee0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ee6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006eea:	460b      	mov	r3, r1
 8006eec:	4313      	orrs	r3, r2
 8006eee:	d03e      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006efc:	d022      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006efe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f02:	d81b      	bhi.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d003      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8006f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f0c:	d00b      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8006f0e:	e015      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f14:	3308      	adds	r3, #8
 8006f16:	2100      	movs	r1, #0
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 fd21 	bl	8007960 <RCCEx_PLL2_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f24:	e00f      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2a:	3328      	adds	r3, #40	@ 0x28
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fdc8 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f3a:	e004      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f42:	e000      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8006f44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f46:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10b      	bne.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f52:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006f5e:	4a47      	ldr	r2, [pc, #284]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006f60:	430b      	orrs	r3, r1
 8006f62:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f64:	e003      	b.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f6a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f76:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006f7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f80:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006f84:	460b      	mov	r3, r1
 8006f86:	4313      	orrs	r3, r2
 8006f88:	d03b      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f92:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f96:	d01f      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006f98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f9c:	d818      	bhi.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fa2:	d003      	beq.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8006fa4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fa8:	d007      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8006faa:	e011      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fac:	4b33      	ldr	r3, [pc, #204]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb0:	4a32      	ldr	r2, [pc, #200]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006fb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006fb8:	e00f      	b.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fbe:	3328      	adds	r3, #40	@ 0x28
 8006fc0:	2101      	movs	r1, #1
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 fd7e 	bl	8007ac4 <RCCEx_PLL3_Config>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8006fce:	e004      	b.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fd6:	e000      	b.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8006fd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10b      	bne.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fe2:	4b26      	ldr	r3, [pc, #152]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ff2:	4a22      	ldr	r2, [pc, #136]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ff8:	e003      	b.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ffa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ffe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800700e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007010:	2300      	movs	r3, #0
 8007012:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007014:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007018:	460b      	mov	r3, r1
 800701a:	4313      	orrs	r3, r2
 800701c:	d034      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800701e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007024:	2b00      	cmp	r3, #0
 8007026:	d003      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702c:	d007      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800702e:	e011      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007030:	4b12      	ldr	r3, [pc, #72]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007034:	4a11      	ldr	r2, [pc, #68]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800703a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800703c:	e00e      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800703e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007042:	3308      	adds	r3, #8
 8007044:	2102      	movs	r1, #2
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fc8a 	bl	8007960 <RCCEx_PLL2_Config>
 800704c:	4603      	mov	r3, r0
 800704e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007052:	e003      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800705a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800705c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10d      	bne.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007064:	4b05      	ldr	r3, [pc, #20]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007068:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800706c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007072:	4a02      	ldr	r2, [pc, #8]	@ (800707c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007074:	430b      	orrs	r3, r1
 8007076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007078:	e006      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800707a:	bf00      	nop
 800707c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007080:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007084:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007094:	663b      	str	r3, [r7, #96]	@ 0x60
 8007096:	2300      	movs	r3, #0
 8007098:	667b      	str	r3, [r7, #100]	@ 0x64
 800709a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800709e:	460b      	mov	r3, r1
 80070a0:	4313      	orrs	r3, r2
 80070a2:	d00c      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80070a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a8:	3328      	adds	r3, #40	@ 0x28
 80070aa:	2102      	movs	r1, #2
 80070ac:	4618      	mov	r0, r3
 80070ae:	f000 fd09 	bl	8007ac4 <RCCEx_PLL3_Config>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d002      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80070be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80070ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070cc:	2300      	movs	r3, #0
 80070ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070d0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80070d4:	460b      	mov	r3, r1
 80070d6:	4313      	orrs	r3, r2
 80070d8:	d036      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80070da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070e4:	d018      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80070e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ea:	d811      	bhi.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80070ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f0:	d014      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80070f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f6:	d80b      	bhi.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d011      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80070fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007100:	d106      	bne.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007102:	4bb7      	ldr	r3, [pc, #732]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007106:	4ab6      	ldr	r2, [pc, #728]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007108:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800710c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800710e:	e008      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007116:	e004      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007118:	bf00      	nop
 800711a:	e002      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800711c:	bf00      	nop
 800711e:	e000      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007122:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800712a:	4bad      	ldr	r3, [pc, #692]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800712c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007136:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007138:	4aa9      	ldr	r2, [pc, #676]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800713a:	430b      	orrs	r3, r1
 800713c:	6553      	str	r3, [r2, #84]	@ 0x54
 800713e:	e003      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007140:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007144:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007148:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007154:	653b      	str	r3, [r7, #80]	@ 0x50
 8007156:	2300      	movs	r3, #0
 8007158:	657b      	str	r3, [r7, #84]	@ 0x54
 800715a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800715e:	460b      	mov	r3, r1
 8007160:	4313      	orrs	r3, r2
 8007162:	d009      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007164:	4b9e      	ldr	r3, [pc, #632]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007168:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800716c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007172:	4a9b      	ldr	r2, [pc, #620]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007174:	430b      	orrs	r3, r1
 8007176:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007184:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007186:	2300      	movs	r3, #0
 8007188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800718a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800718e:	460b      	mov	r3, r1
 8007190:	4313      	orrs	r3, r2
 8007192:	d009      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007194:	4b92      	ldr	r3, [pc, #584]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007198:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800719c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071a2:	4a8f      	ldr	r2, [pc, #572]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80071a4:	430b      	orrs	r3, r1
 80071a6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80071a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80071b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80071b6:	2300      	movs	r3, #0
 80071b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80071ba:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80071be:	460b      	mov	r3, r1
 80071c0:	4313      	orrs	r3, r2
 80071c2:	d00e      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80071c4:	4b86      	ldr	r3, [pc, #536]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	4a85      	ldr	r2, [pc, #532]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80071ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80071ce:	6113      	str	r3, [r2, #16]
 80071d0:	4b83      	ldr	r3, [pc, #524]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80071d2:	6919      	ldr	r1, [r3, #16]
 80071d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80071dc:	4a80      	ldr	r2, [pc, #512]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80071de:	430b      	orrs	r3, r1
 80071e0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80071e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ea:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80071ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80071f0:	2300      	movs	r3, #0
 80071f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071f4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80071f8:	460b      	mov	r3, r1
 80071fa:	4313      	orrs	r3, r2
 80071fc:	d009      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80071fe:	4b78      	ldr	r3, [pc, #480]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007202:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800720a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800720c:	4a74      	ldr	r2, [pc, #464]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800720e:	430b      	orrs	r3, r1
 8007210:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800721e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007220:	2300      	movs	r3, #0
 8007222:	637b      	str	r3, [r7, #52]	@ 0x34
 8007224:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007228:	460b      	mov	r3, r1
 800722a:	4313      	orrs	r3, r2
 800722c:	d00a      	beq.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800722e:	4b6c      	ldr	r3, [pc, #432]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007232:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800723a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723e:	4a68      	ldr	r2, [pc, #416]	@ (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007240:	430b      	orrs	r3, r1
 8007242:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724c:	2100      	movs	r1, #0
 800724e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007256:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800725a:	460b      	mov	r3, r1
 800725c:	4313      	orrs	r3, r2
 800725e:	d011      	beq.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007264:	3308      	adds	r3, #8
 8007266:	2100      	movs	r1, #0
 8007268:	4618      	mov	r0, r3
 800726a:	f000 fb79 	bl	8007960 <RCCEx_PLL2_Config>
 800726e:	4603      	mov	r3, r0
 8007270:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007278:	2b00      	cmp	r3, #0
 800727a:	d003      	beq.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800727c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007280:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728c:	2100      	movs	r1, #0
 800728e:	6239      	str	r1, [r7, #32]
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	627b      	str	r3, [r7, #36]	@ 0x24
 8007296:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800729a:	460b      	mov	r3, r1
 800729c:	4313      	orrs	r3, r2
 800729e:	d011      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a4:	3308      	adds	r3, #8
 80072a6:	2101      	movs	r1, #1
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 fb59 	bl	8007960 <RCCEx_PLL2_Config>
 80072ae:	4603      	mov	r3, r0
 80072b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80072b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80072c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072cc:	2100      	movs	r1, #0
 80072ce:	61b9      	str	r1, [r7, #24]
 80072d0:	f003 0304 	and.w	r3, r3, #4
 80072d4:	61fb      	str	r3, [r7, #28]
 80072d6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80072da:	460b      	mov	r3, r1
 80072dc:	4313      	orrs	r3, r2
 80072de:	d011      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e4:	3308      	adds	r3, #8
 80072e6:	2102      	movs	r1, #2
 80072e8:	4618      	mov	r0, r3
 80072ea:	f000 fb39 	bl	8007960 <RCCEx_PLL2_Config>
 80072ee:	4603      	mov	r3, r0
 80072f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80072f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007300:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730c:	2100      	movs	r1, #0
 800730e:	6139      	str	r1, [r7, #16]
 8007310:	f003 0308 	and.w	r3, r3, #8
 8007314:	617b      	str	r3, [r7, #20]
 8007316:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800731a:	460b      	mov	r3, r1
 800731c:	4313      	orrs	r3, r2
 800731e:	d011      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007324:	3328      	adds	r3, #40	@ 0x28
 8007326:	2100      	movs	r1, #0
 8007328:	4618      	mov	r0, r3
 800732a:	f000 fbcb 	bl	8007ac4 <RCCEx_PLL3_Config>
 800732e:	4603      	mov	r3, r0
 8007330:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800733c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007340:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734c:	2100      	movs	r1, #0
 800734e:	60b9      	str	r1, [r7, #8]
 8007350:	f003 0310 	and.w	r3, r3, #16
 8007354:	60fb      	str	r3, [r7, #12]
 8007356:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800735a:	460b      	mov	r3, r1
 800735c:	4313      	orrs	r3, r2
 800735e:	d011      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007364:	3328      	adds	r3, #40	@ 0x28
 8007366:	2101      	movs	r1, #1
 8007368:	4618      	mov	r0, r3
 800736a:	f000 fbab 	bl	8007ac4 <RCCEx_PLL3_Config>
 800736e:	4603      	mov	r3, r0
 8007370:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007374:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007378:	2b00      	cmp	r3, #0
 800737a:	d003      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800737c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007380:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738c:	2100      	movs	r1, #0
 800738e:	6039      	str	r1, [r7, #0]
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	607b      	str	r3, [r7, #4]
 8007396:	e9d7 1200 	ldrd	r1, r2, [r7]
 800739a:	460b      	mov	r3, r1
 800739c:	4313      	orrs	r3, r2
 800739e:	d011      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80073a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a4:	3328      	adds	r3, #40	@ 0x28
 80073a6:	2102      	movs	r1, #2
 80073a8:	4618      	mov	r0, r3
 80073aa:	f000 fb8b 	bl	8007ac4 <RCCEx_PLL3_Config>
 80073ae:	4603      	mov	r3, r0
 80073b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80073b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d003      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80073c4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d101      	bne.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	e000      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80073d8:	46bd      	mov	sp, r7
 80073da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073de:	bf00      	nop
 80073e0:	58024400 	.word	0x58024400

080073e4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80073e8:	f7fe fdbe 	bl	8005f68 <HAL_RCC_GetHCLKFreq>
 80073ec:	4602      	mov	r2, r0
 80073ee:	4b06      	ldr	r3, [pc, #24]	@ (8007408 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	091b      	lsrs	r3, r3, #4
 80073f4:	f003 0307 	and.w	r3, r3, #7
 80073f8:	4904      	ldr	r1, [pc, #16]	@ (800740c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80073fa:	5ccb      	ldrb	r3, [r1, r3]
 80073fc:	f003 031f 	and.w	r3, r3, #31
 8007400:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007404:	4618      	mov	r0, r3
 8007406:	bd80      	pop	{r7, pc}
 8007408:	58024400 	.word	0x58024400
 800740c:	08010998 	.word	0x08010998

08007410 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007410:	b480      	push	{r7}
 8007412:	b089      	sub	sp, #36	@ 0x24
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007418:	4ba1      	ldr	r3, [pc, #644]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800741a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741c:	f003 0303 	and.w	r3, r3, #3
 8007420:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007422:	4b9f      	ldr	r3, [pc, #636]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007426:	0b1b      	lsrs	r3, r3, #12
 8007428:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800742c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800742e:	4b9c      	ldr	r3, [pc, #624]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007432:	091b      	lsrs	r3, r3, #4
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800743a:	4b99      	ldr	r3, [pc, #612]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800743c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800743e:	08db      	lsrs	r3, r3, #3
 8007440:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	fb02 f303 	mul.w	r3, r2, r3
 800744a:	ee07 3a90 	vmov	s15, r3
 800744e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007452:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	2b00      	cmp	r3, #0
 800745a:	f000 8111 	beq.w	8007680 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	2b02      	cmp	r3, #2
 8007462:	f000 8083 	beq.w	800756c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	2b02      	cmp	r3, #2
 800746a:	f200 80a1 	bhi.w	80075b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d003      	beq.n	800747c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	2b01      	cmp	r3, #1
 8007478:	d056      	beq.n	8007528 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800747a:	e099      	b.n	80075b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800747c:	4b88      	ldr	r3, [pc, #544]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0320 	and.w	r3, r3, #32
 8007484:	2b00      	cmp	r3, #0
 8007486:	d02d      	beq.n	80074e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007488:	4b85      	ldr	r3, [pc, #532]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	08db      	lsrs	r3, r3, #3
 800748e:	f003 0303 	and.w	r3, r3, #3
 8007492:	4a84      	ldr	r2, [pc, #528]	@ (80076a4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007494:	fa22 f303 	lsr.w	r3, r2, r3
 8007498:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	ee07 3a90 	vmov	s15, r3
 80074a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	ee07 3a90 	vmov	s15, r3
 80074aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074b2:	4b7b      	ldr	r3, [pc, #492]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ba:	ee07 3a90 	vmov	s15, r3
 80074be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80074c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80074ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80074e2:	e087      	b.n	80075f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	ee07 3a90 	vmov	s15, r3
 80074ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80076ac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80074f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074f6:	4b6a      	ldr	r3, [pc, #424]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074fe:	ee07 3a90 	vmov	s15, r3
 8007502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007506:	ed97 6a03 	vldr	s12, [r7, #12]
 800750a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800750e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800751a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800751e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007522:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007526:	e065      	b.n	80075f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	ee07 3a90 	vmov	s15, r3
 800752e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007532:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80076b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800753a:	4b59      	ldr	r3, [pc, #356]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800753c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007542:	ee07 3a90 	vmov	s15, r3
 8007546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800754a:	ed97 6a03 	vldr	s12, [r7, #12]
 800754e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800755a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800755e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800756a:	e043      	b.n	80075f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	ee07 3a90 	vmov	s15, r3
 8007572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007576:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80076b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800757a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800757e:	4b48      	ldr	r3, [pc, #288]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007586:	ee07 3a90 	vmov	s15, r3
 800758a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800758e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007592:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800759a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800759e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075ae:	e021      	b.n	80075f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	ee07 3a90 	vmov	s15, r3
 80075b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80076b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80075be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075c2:	4b37      	ldr	r3, [pc, #220]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075ca:	ee07 3a90 	vmov	s15, r3
 80075ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80075d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80075f4:	4b2a      	ldr	r3, [pc, #168]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f8:	0a5b      	lsrs	r3, r3, #9
 80075fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075fe:	ee07 3a90 	vmov	s15, r3
 8007602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007606:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800760a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800760e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007616:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800761a:	ee17 2a90 	vmov	r2, s15
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007622:	4b1f      	ldr	r3, [pc, #124]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007626:	0c1b      	lsrs	r3, r3, #16
 8007628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800762c:	ee07 3a90 	vmov	s15, r3
 8007630:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007634:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007638:	ee37 7a87 	vadd.f32	s14, s15, s14
 800763c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007648:	ee17 2a90 	vmov	r2, s15
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007650:	4b13      	ldr	r3, [pc, #76]	@ (80076a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007654:	0e1b      	lsrs	r3, r3, #24
 8007656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800765a:	ee07 3a90 	vmov	s15, r3
 800765e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007662:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007666:	ee37 7a87 	vadd.f32	s14, s15, s14
 800766a:	edd7 6a07 	vldr	s13, [r7, #28]
 800766e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007672:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007676:	ee17 2a90 	vmov	r2, s15
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800767e:	e008      	b.n	8007692 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	609a      	str	r2, [r3, #8]
}
 8007692:	bf00      	nop
 8007694:	3724      	adds	r7, #36	@ 0x24
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	58024400 	.word	0x58024400
 80076a4:	03d09000 	.word	0x03d09000
 80076a8:	46000000 	.word	0x46000000
 80076ac:	4c742400 	.word	0x4c742400
 80076b0:	4a742400 	.word	0x4a742400
 80076b4:	4bb71b00 	.word	0x4bb71b00

080076b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b089      	sub	sp, #36	@ 0x24
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076c0:	4ba1      	ldr	r3, [pc, #644]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c4:	f003 0303 	and.w	r3, r3, #3
 80076c8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80076ca:	4b9f      	ldr	r3, [pc, #636]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ce:	0d1b      	lsrs	r3, r3, #20
 80076d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076d4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80076d6:	4b9c      	ldr	r3, [pc, #624]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076da:	0a1b      	lsrs	r3, r3, #8
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80076e2:	4b99      	ldr	r3, [pc, #612]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076e6:	08db      	lsrs	r3, r3, #3
 80076e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	fb02 f303 	mul.w	r3, r2, r3
 80076f2:	ee07 3a90 	vmov	s15, r3
 80076f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 8111 	beq.w	8007928 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007706:	69bb      	ldr	r3, [r7, #24]
 8007708:	2b02      	cmp	r3, #2
 800770a:	f000 8083 	beq.w	8007814 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	2b02      	cmp	r3, #2
 8007712:	f200 80a1 	bhi.w	8007858 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	2b01      	cmp	r3, #1
 8007720:	d056      	beq.n	80077d0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007722:	e099      	b.n	8007858 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007724:	4b88      	ldr	r3, [pc, #544]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0320 	and.w	r3, r3, #32
 800772c:	2b00      	cmp	r3, #0
 800772e:	d02d      	beq.n	800778c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007730:	4b85      	ldr	r3, [pc, #532]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	08db      	lsrs	r3, r3, #3
 8007736:	f003 0303 	and.w	r3, r3, #3
 800773a:	4a84      	ldr	r2, [pc, #528]	@ (800794c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800773c:	fa22 f303 	lsr.w	r3, r2, r3
 8007740:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	ee07 3a90 	vmov	s15, r3
 8007748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	ee07 3a90 	vmov	s15, r3
 8007752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800775a:	4b7b      	ldr	r3, [pc, #492]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800775c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800775e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007762:	ee07 3a90 	vmov	s15, r3
 8007766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800776a:	ed97 6a03 	vldr	s12, [r7, #12]
 800776e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800777a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800777e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007786:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800778a:	e087      	b.n	800789c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	ee07 3a90 	vmov	s15, r3
 8007792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007796:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007954 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800779a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800779e:	4b6a      	ldr	r3, [pc, #424]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077a6:	ee07 3a90 	vmov	s15, r3
 80077aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80077b2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077ce:	e065      	b.n	800789c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077da:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007958 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80077de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077e2:	4b59      	ldr	r3, [pc, #356]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077ea:	ee07 3a90 	vmov	s15, r3
 80077ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80077f6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800780a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007812:	e043      	b.n	800789c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	ee07 3a90 	vmov	s15, r3
 800781a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800795c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007826:	4b48      	ldr	r3, [pc, #288]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782e:	ee07 3a90 	vmov	s15, r3
 8007832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007836:	ed97 6a03 	vldr	s12, [r7, #12]
 800783a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800783e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800784a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800784e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007856:	e021      	b.n	800789c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	ee07 3a90 	vmov	s15, r3
 800785e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007862:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007958 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800786a:	4b37      	ldr	r3, [pc, #220]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800786c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007872:	ee07 3a90 	vmov	s15, r3
 8007876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800787a:	ed97 6a03 	vldr	s12, [r7, #12]
 800787e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800788a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800788e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800789a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800789c:	4b2a      	ldr	r3, [pc, #168]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800789e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a0:	0a5b      	lsrs	r3, r3, #9
 80078a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078a6:	ee07 3a90 	vmov	s15, r3
 80078aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80078ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078c2:	ee17 2a90 	vmov	r2, s15
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80078ca:	4b1f      	ldr	r3, [pc, #124]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	0c1b      	lsrs	r3, r3, #16
 80078d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078d4:	ee07 3a90 	vmov	s15, r3
 80078d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80078e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078f0:	ee17 2a90 	vmov	r2, s15
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80078f8:	4b13      	ldr	r3, [pc, #76]	@ (8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fc:	0e1b      	lsrs	r3, r3, #24
 80078fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007902:	ee07 3a90 	vmov	s15, r3
 8007906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800790a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800790e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007912:	edd7 6a07 	vldr	s13, [r7, #28]
 8007916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800791a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800791e:	ee17 2a90 	vmov	r2, s15
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007926:	e008      	b.n	800793a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	609a      	str	r2, [r3, #8]
}
 800793a:	bf00      	nop
 800793c:	3724      	adds	r7, #36	@ 0x24
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	58024400 	.word	0x58024400
 800794c:	03d09000 	.word	0x03d09000
 8007950:	46000000 	.word	0x46000000
 8007954:	4c742400 	.word	0x4c742400
 8007958:	4a742400 	.word	0x4a742400
 800795c:	4bb71b00 	.word	0x4bb71b00

08007960 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800796e:	4b53      	ldr	r3, [pc, #332]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007972:	f003 0303 	and.w	r3, r3, #3
 8007976:	2b03      	cmp	r3, #3
 8007978:	d101      	bne.n	800797e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e099      	b.n	8007ab2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800797e:	4b4f      	ldr	r3, [pc, #316]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a4e      	ldr	r2, [pc, #312]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007984:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800798a:	f7fb f94f 	bl	8002c2c <HAL_GetTick>
 800798e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007990:	e008      	b.n	80079a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007992:	f7fb f94b 	bl	8002c2c <HAL_GetTick>
 8007996:	4602      	mov	r2, r0
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	1ad3      	subs	r3, r2, r3
 800799c:	2b02      	cmp	r3, #2
 800799e:	d901      	bls.n	80079a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e086      	b.n	8007ab2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079a4:	4b45      	ldr	r3, [pc, #276]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1f0      	bne.n	8007992 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079b0:	4b42      	ldr	r3, [pc, #264]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 80079b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	031b      	lsls	r3, r3, #12
 80079be:	493f      	ldr	r1, [pc, #252]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	025b      	lsls	r3, r3, #9
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	431a      	orrs	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	3b01      	subs	r3, #1
 80079e0:	041b      	lsls	r3, r3, #16
 80079e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80079e6:	431a      	orrs	r2, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	3b01      	subs	r3, #1
 80079ee:	061b      	lsls	r3, r3, #24
 80079f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80079f4:	4931      	ldr	r1, [pc, #196]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80079fa:	4b30      	ldr	r3, [pc, #192]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 80079fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	492d      	ldr	r1, [pc, #180]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a10:	f023 0220 	bic.w	r2, r3, #32
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	4928      	ldr	r1, [pc, #160]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a1e:	4b27      	ldr	r3, [pc, #156]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a22:	4a26      	ldr	r2, [pc, #152]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a24:	f023 0310 	bic.w	r3, r3, #16
 8007a28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a2a:	4b24      	ldr	r3, [pc, #144]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a2e:	4b24      	ldr	r3, [pc, #144]	@ (8007ac0 <RCCEx_PLL2_Config+0x160>)
 8007a30:	4013      	ands	r3, r2
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	69d2      	ldr	r2, [r2, #28]
 8007a36:	00d2      	lsls	r2, r2, #3
 8007a38:	4920      	ldr	r1, [pc, #128]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a42:	4a1e      	ldr	r2, [pc, #120]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a44:	f043 0310 	orr.w	r3, r3, #16
 8007a48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d106      	bne.n	8007a5e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a50:	4b1a      	ldr	r3, [pc, #104]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	4a19      	ldr	r2, [pc, #100]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a5c:	e00f      	b.n	8007a7e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d106      	bne.n	8007a72 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a64:	4b15      	ldr	r3, [pc, #84]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a68:	4a14      	ldr	r2, [pc, #80]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a70:	e005      	b.n	8007a7e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a72:	4b12      	ldr	r3, [pc, #72]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a76:	4a11      	ldr	r2, [pc, #68]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a0e      	ldr	r2, [pc, #56]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007a84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a8a:	f7fb f8cf 	bl	8002c2c <HAL_GetTick>
 8007a8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a90:	e008      	b.n	8007aa4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a92:	f7fb f8cb 	bl	8002c2c <HAL_GetTick>
 8007a96:	4602      	mov	r2, r0
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	1ad3      	subs	r3, r2, r3
 8007a9c:	2b02      	cmp	r3, #2
 8007a9e:	d901      	bls.n	8007aa4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e006      	b.n	8007ab2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007aa4:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <RCCEx_PLL2_Config+0x15c>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d0f0      	beq.n	8007a92 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	58024400 	.word	0x58024400
 8007ac0:	ffff0007 	.word	0xffff0007

08007ac4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ad2:	4b53      	ldr	r3, [pc, #332]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad6:	f003 0303 	and.w	r3, r3, #3
 8007ada:	2b03      	cmp	r3, #3
 8007adc:	d101      	bne.n	8007ae2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e099      	b.n	8007c16 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a4e      	ldr	r2, [pc, #312]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007ae8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007aec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aee:	f7fb f89d 	bl	8002c2c <HAL_GetTick>
 8007af2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007af4:	e008      	b.n	8007b08 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007af6:	f7fb f899 	bl	8002c2c <HAL_GetTick>
 8007afa:	4602      	mov	r2, r0
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	d901      	bls.n	8007b08 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e086      	b.n	8007c16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b08:	4b45      	ldr	r3, [pc, #276]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1f0      	bne.n	8007af6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b14:	4b42      	ldr	r3, [pc, #264]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b18:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	051b      	lsls	r3, r3, #20
 8007b22:	493f      	ldr	r1, [pc, #252]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b24:	4313      	orrs	r3, r2
 8007b26:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	3b01      	subs	r3, #1
 8007b2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	025b      	lsls	r3, r3, #9
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	431a      	orrs	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	041b      	lsls	r3, r3, #16
 8007b46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b4a:	431a      	orrs	r2, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	691b      	ldr	r3, [r3, #16]
 8007b50:	3b01      	subs	r3, #1
 8007b52:	061b      	lsls	r3, r3, #24
 8007b54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b58:	4931      	ldr	r1, [pc, #196]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b5e:	4b30      	ldr	r3, [pc, #192]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b62:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	492d      	ldr	r1, [pc, #180]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b70:	4b2b      	ldr	r3, [pc, #172]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b74:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	4928      	ldr	r1, [pc, #160]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007b82:	4b27      	ldr	r3, [pc, #156]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b86:	4a26      	ldr	r2, [pc, #152]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007b8e:	4b24      	ldr	r3, [pc, #144]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b92:	4b24      	ldr	r3, [pc, #144]	@ (8007c24 <RCCEx_PLL3_Config+0x160>)
 8007b94:	4013      	ands	r3, r2
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	69d2      	ldr	r2, [r2, #28]
 8007b9a:	00d2      	lsls	r2, r2, #3
 8007b9c:	4920      	ldr	r1, [pc, #128]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d106      	bne.n	8007bc2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bb8:	4a19      	ldr	r2, [pc, #100]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bc0:	e00f      	b.n	8007be2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d106      	bne.n	8007bd6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007bc8:	4b15      	ldr	r3, [pc, #84]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bcc:	4a14      	ldr	r2, [pc, #80]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bd4:	e005      	b.n	8007be2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bd6:	4b12      	ldr	r3, [pc, #72]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bda:	4a11      	ldr	r2, [pc, #68]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007bdc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007be0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007be2:	4b0f      	ldr	r3, [pc, #60]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a0e      	ldr	r2, [pc, #56]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bee:	f7fb f81d 	bl	8002c2c <HAL_GetTick>
 8007bf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bf4:	e008      	b.n	8007c08 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007bf6:	f7fb f819 	bl	8002c2c <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d901      	bls.n	8007c08 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e006      	b.n	8007c16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c08:	4b05      	ldr	r3, [pc, #20]	@ (8007c20 <RCCEx_PLL3_Config+0x15c>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0f0      	beq.n	8007bf6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3710      	adds	r7, #16
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	58024400 	.word	0x58024400
 8007c24:	ffff0007 	.word	0xffff0007

08007c28 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e10f      	b.n	8007e5a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a87      	ldr	r2, [pc, #540]	@ (8007e64 <HAL_SPI_Init+0x23c>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d00f      	beq.n	8007c6a <HAL_SPI_Init+0x42>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a86      	ldr	r2, [pc, #536]	@ (8007e68 <HAL_SPI_Init+0x240>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d00a      	beq.n	8007c6a <HAL_SPI_Init+0x42>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a84      	ldr	r2, [pc, #528]	@ (8007e6c <HAL_SPI_Init+0x244>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d005      	beq.n	8007c6a <HAL_SPI_Init+0x42>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	2b0f      	cmp	r3, #15
 8007c64:	d901      	bls.n	8007c6a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e0f7      	b.n	8007e5a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 ff22 	bl	8008ab4 <SPI_GetPacketSize>
 8007c70:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a7b      	ldr	r2, [pc, #492]	@ (8007e64 <HAL_SPI_Init+0x23c>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d00c      	beq.n	8007c96 <HAL_SPI_Init+0x6e>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a79      	ldr	r2, [pc, #484]	@ (8007e68 <HAL_SPI_Init+0x240>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d007      	beq.n	8007c96 <HAL_SPI_Init+0x6e>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a78      	ldr	r2, [pc, #480]	@ (8007e6c <HAL_SPI_Init+0x244>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d002      	beq.n	8007c96 <HAL_SPI_Init+0x6e>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d811      	bhi.n	8007cba <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c9a:	4a72      	ldr	r2, [pc, #456]	@ (8007e64 <HAL_SPI_Init+0x23c>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d009      	beq.n	8007cb4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a70      	ldr	r2, [pc, #448]	@ (8007e68 <HAL_SPI_Init+0x240>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d004      	beq.n	8007cb4 <HAL_SPI_Init+0x8c>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a6f      	ldr	r2, [pc, #444]	@ (8007e6c <HAL_SPI_Init+0x244>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d104      	bne.n	8007cbe <HAL_SPI_Init+0x96>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b10      	cmp	r3, #16
 8007cb8:	d901      	bls.n	8007cbe <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e0cd      	b.n	8007e5a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d106      	bne.n	8007cd8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7fa fba0 	bl	8002418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 0201 	bic.w	r2, r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007cfa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d04:	d119      	bne.n	8007d3a <HAL_SPI_Init+0x112>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d0e:	d103      	bne.n	8007d18 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d008      	beq.n	8007d2a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d10c      	bne.n	8007d3a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d28:	d107      	bne.n	8007d3a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d38:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00f      	beq.n	8007d66 <HAL_SPI_Init+0x13e>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	2b06      	cmp	r3, #6
 8007d4c:	d90b      	bls.n	8007d66 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	430a      	orrs	r2, r1
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	e007      	b.n	8007d76 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d74:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	69da      	ldr	r2, [r3, #28]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d88:	ea42 0103 	orr.w	r1, r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68da      	ldr	r2, [r3, #12]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	431a      	orrs	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da6:	431a      	orrs	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	699b      	ldr	r3, [r3, #24]
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	431a      	orrs	r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	431a      	orrs	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dca:	431a      	orrs	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dd6:	ea42 0103 	orr.w	r1, r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d113      	bne.n	8007e16 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e00:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e14:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0201 	bic.w	r2, r2, #1
 8007e24:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00a      	beq.n	8007e48 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	40013000 	.word	0x40013000
 8007e68:	40003800 	.word	0x40003800
 8007e6c:	40003c00 	.word	0x40003c00

08007e70 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b08e      	sub	sp, #56	@ 0x38
 8007e74:	af02      	add	r7, sp, #8
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	3320      	adds	r3, #32
 8007e84:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3330      	adds	r3, #48	@ 0x30
 8007e8c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e92:	095b      	lsrs	r3, r3, #5
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	3301      	adds	r3, #1
 8007e98:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e9a:	f7fa fec7 	bl	8002c2c <HAL_GetTick>
 8007e9e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8007ea0:	887b      	ldrh	r3, [r7, #2]
 8007ea2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8007ea4:	887b      	ldrh	r3, [r7, #2]
 8007ea6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d001      	beq.n	8007eb8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	e310      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d005      	beq.n	8007eca <HAL_SPI_TransmitReceive+0x5a>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d002      	beq.n	8007eca <HAL_SPI_TransmitReceive+0x5a>
 8007ec4:	887b      	ldrh	r3, [r7, #2]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e305      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d101      	bne.n	8007edc <HAL_SPI_TransmitReceive+0x6c>
 8007ed8:	2302      	movs	r3, #2
 8007eda:	e2fe      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2205      	movs	r2, #5
 8007ee8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	887a      	ldrh	r2, [r7, #2]
 8007efe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	887a      	ldrh	r2, [r7, #2]
 8007f06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	887a      	ldrh	r2, [r7, #2]
 8007f14:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	887a      	ldrh	r2, [r7, #2]
 8007f1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8007f3a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a70      	ldr	r2, [pc, #448]	@ (8008104 <HAL_SPI_TransmitReceive+0x294>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d009      	beq.n	8007f5a <HAL_SPI_TransmitReceive+0xea>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a6f      	ldr	r2, [pc, #444]	@ (8008108 <HAL_SPI_TransmitReceive+0x298>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d004      	beq.n	8007f5a <HAL_SPI_TransmitReceive+0xea>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a6d      	ldr	r2, [pc, #436]	@ (800810c <HAL_SPI_TransmitReceive+0x29c>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d102      	bne.n	8007f60 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8007f5a:	2310      	movs	r3, #16
 8007f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f5e:	e001      	b.n	8007f64 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8007f60:	2308      	movs	r3, #8
 8007f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	4b69      	ldr	r3, [pc, #420]	@ (8008110 <HAL_SPI_TransmitReceive+0x2a0>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	8879      	ldrh	r1, [r7, #2]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	6812      	ldr	r2, [r2, #0]
 8007f74:	430b      	orrs	r3, r1
 8007f76:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 0201 	orr.w	r2, r2, #1
 8007f86:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f90:	d107      	bne.n	8007fa2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fa0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	68db      	ldr	r3, [r3, #12]
 8007fa6:	2b0f      	cmp	r3, #15
 8007fa8:	f240 80a2 	bls.w	80080f0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8007fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fae:	089b      	lsrs	r3, r3, #2
 8007fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8007fb2:	e094      	b.n	80080de <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	f003 0302 	and.w	r3, r3, #2
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d120      	bne.n	8008004 <HAL_SPI_TransmitReceive+0x194>
 8007fc2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d01d      	beq.n	8008004 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8007fc8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8007fca:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8007fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fce:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d217      	bcs.n	8008004 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6812      	ldr	r2, [r2, #0]
 8007fde:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fe4:	1d1a      	adds	r2, r3, #4
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008002:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800800c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800800e:	2b00      	cmp	r3, #0
 8008010:	d065      	beq.n	80080de <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b01      	cmp	r3, #1
 800801e:	d118      	bne.n	8008052 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008028:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800802a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008030:	1d1a      	adds	r2, r3, #4
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800803c:	b29b      	uxth	r3, r3
 800803e:	3b01      	subs	r3, #1
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800804e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008050:	e045      	b.n	80080de <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008052:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008054:	8bfb      	ldrh	r3, [r7, #30]
 8008056:	429a      	cmp	r2, r3
 8008058:	d21d      	bcs.n	8008096 <HAL_SPI_TransmitReceive+0x226>
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d018      	beq.n	8008096 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800806c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800806e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008074:	1d1a      	adds	r2, r3, #4
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008080:	b29b      	uxth	r3, r3
 8008082:	3b01      	subs	r3, #1
 8008084:	b29a      	uxth	r2, r3
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008092:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008094:	e023      	b.n	80080de <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008096:	f7fa fdc9 	bl	8002c2c <HAL_GetTick>
 800809a:	4602      	mov	r2, r0
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d803      	bhi.n	80080ae <HAL_SPI_TransmitReceive+0x23e>
 80080a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ac:	d102      	bne.n	80080b4 <HAL_SPI_TransmitReceive+0x244>
 80080ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d114      	bne.n	80080de <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 fc2f 	bl	8008918 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2201      	movs	r2, #1
 80080ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e1fd      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80080de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f47f af67 	bne.w	8007fb4 <HAL_SPI_TransmitReceive+0x144>
 80080e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f47f af63 	bne.w	8007fb4 <HAL_SPI_TransmitReceive+0x144>
 80080ee:	e1ce      	b.n	800848e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	2b07      	cmp	r3, #7
 80080f6:	f240 81c2 	bls.w	800847e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80080fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fc:	085b      	lsrs	r3, r3, #1
 80080fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008100:	e0c9      	b.n	8008296 <HAL_SPI_TransmitReceive+0x426>
 8008102:	bf00      	nop
 8008104:	40013000 	.word	0x40013000
 8008108:	40003800 	.word	0x40003800
 800810c:	40003c00 	.word	0x40003c00
 8008110:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b02      	cmp	r3, #2
 8008120:	d11f      	bne.n	8008162 <HAL_SPI_TransmitReceive+0x2f2>
 8008122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008124:	2b00      	cmp	r3, #0
 8008126:	d01c      	beq.n	8008162 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008128:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800812a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008130:	429a      	cmp	r2, r3
 8008132:	d216      	bcs.n	8008162 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008138:	881a      	ldrh	r2, [r3, #0]
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008142:	1c9a      	adds	r2, r3, #2
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800814e:	b29b      	uxth	r3, r3
 8008150:	3b01      	subs	r3, #1
 8008152:	b29a      	uxth	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008160:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800816a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800816c:	2b00      	cmp	r3, #0
 800816e:	f000 8092 	beq.w	8008296 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	f003 0301 	and.w	r3, r3, #1
 800817c:	2b01      	cmp	r3, #1
 800817e:	d118      	bne.n	80081b2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008184:	6a3a      	ldr	r2, [r7, #32]
 8008186:	8812      	ldrh	r2, [r2, #0]
 8008188:	b292      	uxth	r2, r2
 800818a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008190:	1c9a      	adds	r2, r3, #2
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800819c:	b29b      	uxth	r3, r3
 800819e:	3b01      	subs	r3, #1
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80081ae:	853b      	strh	r3, [r7, #40]	@ 0x28
 80081b0:	e071      	b.n	8008296 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80081b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80081b4:	8bfb      	ldrh	r3, [r7, #30]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d228      	bcs.n	800820c <HAL_SPI_TransmitReceive+0x39c>
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d023      	beq.n	800820c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081c8:	6a3a      	ldr	r2, [r7, #32]
 80081ca:	8812      	ldrh	r2, [r2, #0]
 80081cc:	b292      	uxth	r2, r2
 80081ce:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081d4:	1c9a      	adds	r2, r3, #2
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081de:	6a3a      	ldr	r2, [r7, #32]
 80081e0:	8812      	ldrh	r2, [r2, #0]
 80081e2:	b292      	uxth	r2, r2
 80081e4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081ea:	1c9a      	adds	r2, r3, #2
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	3b02      	subs	r3, #2
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008208:	853b      	strh	r3, [r7, #40]	@ 0x28
 800820a:	e044      	b.n	8008296 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800820c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800820e:	2b01      	cmp	r3, #1
 8008210:	d11d      	bne.n	800824e <HAL_SPI_TransmitReceive+0x3de>
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d018      	beq.n	800824e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008220:	6a3a      	ldr	r2, [r7, #32]
 8008222:	8812      	ldrh	r2, [r2, #0]
 8008224:	b292      	uxth	r2, r2
 8008226:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800822c:	1c9a      	adds	r2, r3, #2
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008238:	b29b      	uxth	r3, r3
 800823a:	3b01      	subs	r3, #1
 800823c:	b29a      	uxth	r2, r3
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800824a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800824c:	e023      	b.n	8008296 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800824e:	f7fa fced 	bl	8002c2c <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800825a:	429a      	cmp	r2, r3
 800825c:	d803      	bhi.n	8008266 <HAL_SPI_TransmitReceive+0x3f6>
 800825e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008264:	d102      	bne.n	800826c <HAL_SPI_TransmitReceive+0x3fc>
 8008266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008268:	2b00      	cmp	r3, #0
 800826a:	d114      	bne.n	8008296 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fb53 	bl	8008918 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008278:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2201      	movs	r2, #1
 8008286:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e121      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008296:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008298:	2b00      	cmp	r3, #0
 800829a:	f47f af3b 	bne.w	8008114 <HAL_SPI_TransmitReceive+0x2a4>
 800829e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f47f af37 	bne.w	8008114 <HAL_SPI_TransmitReceive+0x2a4>
 80082a6:	e0f2      	b.n	800848e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d121      	bne.n	80082fa <HAL_SPI_TransmitReceive+0x48a>
 80082b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d01e      	beq.n	80082fa <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80082bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80082be:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80082c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d218      	bcs.n	80082fa <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	3320      	adds	r3, #32
 80082d2:	7812      	ldrb	r2, [r2, #0]
 80082d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082da:	1c5a      	adds	r2, r3, #1
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80082f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	695b      	ldr	r3, [r3, #20]
 8008300:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008302:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 80ba 	beq.w	800847e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	2b01      	cmp	r3, #1
 8008316:	d11b      	bne.n	8008350 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008324:	7812      	ldrb	r2, [r2, #0]
 8008326:	b2d2      	uxtb	r2, r2
 8008328:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800832e:	1c5a      	adds	r2, r3, #1
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800833a:	b29b      	uxth	r3, r3
 800833c:	3b01      	subs	r3, #1
 800833e:	b29a      	uxth	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800834c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800834e:	e096      	b.n	800847e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008350:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008352:	8bfb      	ldrh	r3, [r7, #30]
 8008354:	429a      	cmp	r2, r3
 8008356:	d24a      	bcs.n	80083ee <HAL_SPI_TransmitReceive+0x57e>
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d045      	beq.n	80083ee <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800836e:	7812      	ldrb	r2, [r2, #0]
 8008370:	b2d2      	uxtb	r2, r2
 8008372:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800838a:	7812      	ldrb	r2, [r2, #0]
 800838c:	b2d2      	uxtb	r2, r2
 800838e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008394:	1c5a      	adds	r2, r3, #1
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083a6:	7812      	ldrb	r2, [r2, #0]
 80083a8:	b2d2      	uxtb	r2, r2
 80083aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083c2:	7812      	ldrb	r2, [r2, #0]
 80083c4:	b2d2      	uxtb	r2, r2
 80083c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083cc:	1c5a      	adds	r2, r3, #1
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80083d8:	b29b      	uxth	r3, r3
 80083da:	3b04      	subs	r3, #4
 80083dc:	b29a      	uxth	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80083ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80083ec:	e047      	b.n	800847e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80083ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80083f0:	2b03      	cmp	r3, #3
 80083f2:	d820      	bhi.n	8008436 <HAL_SPI_TransmitReceive+0x5c6>
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d01b      	beq.n	8008436 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800840a:	7812      	ldrb	r2, [r2, #0]
 800840c:	b2d2      	uxtb	r2, r2
 800840e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008414:	1c5a      	adds	r2, r3, #1
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008420:	b29b      	uxth	r3, r3
 8008422:	3b01      	subs	r3, #1
 8008424:	b29a      	uxth	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008432:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008434:	e023      	b.n	800847e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008436:	f7fa fbf9 	bl	8002c2c <HAL_GetTick>
 800843a:	4602      	mov	r2, r0
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	1ad3      	subs	r3, r2, r3
 8008440:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008442:	429a      	cmp	r2, r3
 8008444:	d803      	bhi.n	800844e <HAL_SPI_TransmitReceive+0x5de>
 8008446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800844c:	d102      	bne.n	8008454 <HAL_SPI_TransmitReceive+0x5e4>
 800844e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008450:	2b00      	cmp	r3, #0
 8008452:	d114      	bne.n	800847e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f000 fa5f 	bl	8008918 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008460:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e02d      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800847e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008480:	2b00      	cmp	r3, #0
 8008482:	f47f af11 	bne.w	80082a8 <HAL_SPI_TransmitReceive+0x438>
 8008486:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008488:	2b00      	cmp	r3, #0
 800848a:	f47f af0d 	bne.w	80082a8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	9300      	str	r3, [sp, #0]
 8008492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008494:	2200      	movs	r2, #0
 8008496:	2108      	movs	r1, #8
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f000 fadd 	bl	8008a58 <SPI_WaitOnFlagUntilTimeout>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d007      	beq.n	80084b4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084aa:	f043 0220 	orr.w	r2, r3, #32
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f000 fa2f 	bl	8008918 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	e000      	b.n	80084da <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80084d8:	2300      	movs	r3, #0
  }
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3730      	adds	r7, #48	@ 0x30
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop

080084e4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b08a      	sub	sp, #40	@ 0x28
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80084fc:	6a3a      	ldr	r2, [r7, #32]
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	4013      	ands	r3, r2
 8008502:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800850c:	2300      	movs	r3, #0
 800850e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008516:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	3330      	adds	r3, #48	@ 0x30
 800851e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008526:	2b00      	cmp	r3, #0
 8008528:	d010      	beq.n	800854c <HAL_SPI_IRQHandler+0x68>
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	f003 0308 	and.w	r3, r3, #8
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00b      	beq.n	800854c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	699a      	ldr	r2, [r3, #24]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008542:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 f9c3 	bl	80088d0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800854a:	e192      	b.n	8008872 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008552:	2b00      	cmp	r3, #0
 8008554:	d113      	bne.n	800857e <HAL_SPI_IRQHandler+0x9a>
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	f003 0320 	and.w	r3, r3, #32
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10e      	bne.n	800857e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008566:	2b00      	cmp	r3, #0
 8008568:	d009      	beq.n	800857e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	4798      	blx	r3
    handled = 1UL;
 800857a:	2301      	movs	r3, #1
 800857c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008584:	2b00      	cmp	r3, #0
 8008586:	d10f      	bne.n	80085a8 <HAL_SPI_IRQHandler+0xc4>
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	f003 0301 	and.w	r3, r3, #1
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00a      	beq.n	80085a8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008598:	2b00      	cmp	r3, #0
 800859a:	d105      	bne.n	80085a8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	4798      	blx	r3
    handled = 1UL;
 80085a4:	2301      	movs	r3, #1
 80085a6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10f      	bne.n	80085d2 <HAL_SPI_IRQHandler+0xee>
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	f003 0302 	and.w	r3, r3, #2
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00a      	beq.n	80085d2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d105      	bne.n	80085d2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	4798      	blx	r3
    handled = 1UL;
 80085ce:	2301      	movs	r3, #1
 80085d0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80085d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f040 8147 	bne.w	8008868 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	f003 0308 	and.w	r3, r3, #8
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	f000 808b 	beq.w	80086fc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699a      	ldr	r2, [r3, #24]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f042 0208 	orr.w	r2, r2, #8
 80085f4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	699a      	ldr	r2, [r3, #24]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f042 0210 	orr.w	r2, r2, #16
 8008604:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008614:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	691a      	ldr	r2, [r3, #16]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f022 0208 	bic.w	r2, r2, #8
 8008624:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d13d      	bne.n	80086b0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008634:	e036      	b.n	80086a4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	2b0f      	cmp	r3, #15
 800863c:	d90b      	bls.n	8008656 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008646:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008648:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800864e:	1d1a      	adds	r2, r3, #4
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	665a      	str	r2, [r3, #100]	@ 0x64
 8008654:	e01d      	b.n	8008692 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	2b07      	cmp	r3, #7
 800865c:	d90b      	bls.n	8008676 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008662:	68fa      	ldr	r2, [r7, #12]
 8008664:	8812      	ldrh	r2, [r2, #0]
 8008666:	b292      	uxth	r2, r2
 8008668:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800866e:	1c9a      	adds	r2, r3, #2
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	665a      	str	r2, [r3, #100]	@ 0x64
 8008674:	e00d      	b.n	8008692 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008682:	7812      	ldrb	r2, [r2, #0]
 8008684:	b2d2      	uxtb	r2, r2
 8008686:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800868c:	1c5a      	adds	r2, r3, #1
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008698:	b29b      	uxth	r3, r3
 800869a:	3b01      	subs	r3, #1
 800869c:	b29a      	uxth	r2, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1c2      	bne.n	8008636 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f931 	bl	8008918 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2201      	movs	r2, #1
 80086ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d003      	beq.n	80086d0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 f8f7 	bl	80088bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80086ce:	e0d0      	b.n	8008872 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80086d0:	7cfb      	ldrb	r3, [r7, #19]
 80086d2:	2b05      	cmp	r3, #5
 80086d4:	d103      	bne.n	80086de <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f8e6 	bl	80088a8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80086dc:	e0c6      	b.n	800886c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80086de:	7cfb      	ldrb	r3, [r7, #19]
 80086e0:	2b04      	cmp	r3, #4
 80086e2:	d103      	bne.n	80086ec <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f8d5 	bl	8008894 <HAL_SPI_RxCpltCallback>
    return;
 80086ea:	e0bf      	b.n	800886c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80086ec:	7cfb      	ldrb	r3, [r7, #19]
 80086ee:	2b03      	cmp	r3, #3
 80086f0:	f040 80bc 	bne.w	800886c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 f8c3 	bl	8008880 <HAL_SPI_TxCpltCallback>
    return;
 80086fa:	e0b7      	b.n	800886c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008702:	2b00      	cmp	r3, #0
 8008704:	f000 80b5 	beq.w	8008872 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00f      	beq.n	8008732 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008718:	f043 0204 	orr.w	r2, r3, #4
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	699a      	ldr	r2, [r3, #24]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008730:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00f      	beq.n	800875c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008742:	f043 0201 	orr.w	r2, r3, #1
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	699a      	ldr	r2, [r3, #24]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800875a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00f      	beq.n	8008786 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800876c:	f043 0208 	orr.w	r2, r3, #8
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	699a      	ldr	r2, [r3, #24]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008784:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	f003 0320 	and.w	r3, r3, #32
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00f      	beq.n	80087b0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008796:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	699a      	ldr	r2, [r3, #24]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f042 0220 	orr.w	r2, r2, #32
 80087ae:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d05a      	beq.n	8008870 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 0201 	bic.w	r2, r2, #1
 80087c8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6919      	ldr	r1, [r3, #16]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	4b28      	ldr	r3, [pc, #160]	@ (8008878 <HAL_SPI_IRQHandler+0x394>)
 80087d6:	400b      	ands	r3, r1
 80087d8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80087e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80087e4:	d138      	bne.n	8008858 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	689a      	ldr	r2, [r3, #8]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80087f4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d013      	beq.n	8008826 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008802:	4a1e      	ldr	r2, [pc, #120]	@ (800887c <HAL_SPI_IRQHandler+0x398>)
 8008804:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800880a:	4618      	mov	r0, r3
 800880c:	f7fa fe18 	bl	8003440 <HAL_DMA_Abort_IT>
 8008810:	4603      	mov	r3, r0
 8008812:	2b00      	cmp	r3, #0
 8008814:	d007      	beq.n	8008826 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800881c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800882a:	2b00      	cmp	r3, #0
 800882c:	d020      	beq.n	8008870 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008832:	4a12      	ldr	r2, [pc, #72]	@ (800887c <HAL_SPI_IRQHandler+0x398>)
 8008834:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800883a:	4618      	mov	r0, r3
 800883c:	f7fa fe00 	bl	8003440 <HAL_DMA_Abort_IT>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d014      	beq.n	8008870 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800884c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008856:	e00b      	b.n	8008870 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 f82b 	bl	80088bc <HAL_SPI_ErrorCallback>
    return;
 8008866:	e003      	b.n	8008870 <HAL_SPI_IRQHandler+0x38c>
    return;
 8008868:	bf00      	nop
 800886a:	e002      	b.n	8008872 <HAL_SPI_IRQHandler+0x38e>
    return;
 800886c:	bf00      	nop
 800886e:	e000      	b.n	8008872 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008870:	bf00      	nop
  }
}
 8008872:	3728      	adds	r7, #40	@ 0x28
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}
 8008878:	fffffc94 	.word	0xfffffc94
 800887c:	080088e5 	.word	0x080088e5

08008880 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80088c4:	bf00      	nop
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2201      	movs	r2, #1
 8008906:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f7ff ffd6 	bl	80088bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008910:	bf00      	nop
 8008912:	3710      	adds	r7, #16
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f042 0208 	orr.w	r2, r2, #8
 8008936:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	699a      	ldr	r2, [r3, #24]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f042 0210 	orr.w	r2, r2, #16
 8008946:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f022 0201 	bic.w	r2, r2, #1
 8008956:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6919      	ldr	r1, [r3, #16]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	4b3c      	ldr	r3, [pc, #240]	@ (8008a54 <SPI_CloseTransfer+0x13c>)
 8008964:	400b      	ands	r3, r1
 8008966:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689a      	ldr	r2, [r3, #8]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008976:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b04      	cmp	r3, #4
 8008982:	d014      	beq.n	80089ae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f003 0320 	and.w	r3, r3, #32
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00f      	beq.n	80089ae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008994:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	699a      	ldr	r2, [r3, #24]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0220 	orr.w	r2, r2, #32
 80089ac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	2b03      	cmp	r3, #3
 80089b8:	d014      	beq.n	80089e4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d00f      	beq.n	80089e4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089ca:	f043 0204 	orr.w	r2, r3, #4
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	699a      	ldr	r2, [r3, #24]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089e2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00f      	beq.n	8008a0e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089f4:	f043 0201 	orr.w	r2, r3, #1
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	699a      	ldr	r2, [r3, #24]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a0c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00f      	beq.n	8008a38 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a1e:	f043 0208 	orr.w	r2, r3, #8
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	699a      	ldr	r2, [r3, #24]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a36:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008a48:	bf00      	nop
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	fffffc90 	.word	0xfffffc90

08008a58 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	603b      	str	r3, [r7, #0]
 8008a64:	4613      	mov	r3, r2
 8008a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008a68:	e010      	b.n	8008a8c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a6a:	f7fa f8df 	bl	8002c2c <HAL_GetTick>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	683a      	ldr	r2, [r7, #0]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d803      	bhi.n	8008a82 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a80:	d102      	bne.n	8008a88 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d101      	bne.n	8008a8c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008a88:	2303      	movs	r3, #3
 8008a8a:	e00f      	b.n	8008aac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	695a      	ldr	r2, [r3, #20]
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	4013      	ands	r3, r2
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	bf0c      	ite	eq
 8008a9c:	2301      	moveq	r3, #1
 8008a9e:	2300      	movne	r3, #0
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	79fb      	ldrb	r3, [r7, #7]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d0df      	beq.n	8008a6a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3710      	adds	r7, #16
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac0:	095b      	lsrs	r3, r3, #5
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	3301      	adds	r3, #1
 8008acc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	3307      	adds	r3, #7
 8008ad2:	08db      	lsrs	r3, r3, #3
 8008ad4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	fb02 f303 	mul.w	r3, r2, r3
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3714      	adds	r7, #20
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr

08008aea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b082      	sub	sp, #8
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d101      	bne.n	8008afc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e049      	b.n	8008b90 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d106      	bne.n	8008b16 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f841 	bl	8008b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2202      	movs	r2, #2
 8008b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	3304      	adds	r3, #4
 8008b26:	4619      	mov	r1, r3
 8008b28:	4610      	mov	r0, r2
 8008b2a:	f000 fc7d 	bl	8009428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2201      	movs	r2, #1
 8008b8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3708      	adds	r7, #8
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d001      	beq.n	8008bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e05e      	b.n	8008c82 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	68da      	ldr	r2, [r3, #12]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f042 0201 	orr.w	r2, r2, #1
 8008bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a2b      	ldr	r2, [pc, #172]	@ (8008c90 <HAL_TIM_Base_Start_IT+0xe4>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d02c      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bee:	d027      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a27      	ldr	r2, [pc, #156]	@ (8008c94 <HAL_TIM_Base_Start_IT+0xe8>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d022      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a26      	ldr	r2, [pc, #152]	@ (8008c98 <HAL_TIM_Base_Start_IT+0xec>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d01d      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a24      	ldr	r2, [pc, #144]	@ (8008c9c <HAL_TIM_Base_Start_IT+0xf0>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d018      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a23      	ldr	r2, [pc, #140]	@ (8008ca0 <HAL_TIM_Base_Start_IT+0xf4>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d013      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a21      	ldr	r2, [pc, #132]	@ (8008ca4 <HAL_TIM_Base_Start_IT+0xf8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d00e      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a20      	ldr	r2, [pc, #128]	@ (8008ca8 <HAL_TIM_Base_Start_IT+0xfc>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d009      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a1e      	ldr	r2, [pc, #120]	@ (8008cac <HAL_TIM_Base_Start_IT+0x100>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d004      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x94>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8008cb0 <HAL_TIM_Base_Start_IT+0x104>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d115      	bne.n	8008c6c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689a      	ldr	r2, [r3, #8]
 8008c46:	4b1b      	ldr	r3, [pc, #108]	@ (8008cb4 <HAL_TIM_Base_Start_IT+0x108>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2b06      	cmp	r3, #6
 8008c50:	d015      	beq.n	8008c7e <HAL_TIM_Base_Start_IT+0xd2>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c58:	d011      	beq.n	8008c7e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f042 0201 	orr.w	r2, r2, #1
 8008c68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c6a:	e008      	b.n	8008c7e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0201 	orr.w	r2, r2, #1
 8008c7a:	601a      	str	r2, [r3, #0]
 8008c7c:	e000      	b.n	8008c80 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3714      	adds	r7, #20
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr
 8008c8e:	bf00      	nop
 8008c90:	40010000 	.word	0x40010000
 8008c94:	40000400 	.word	0x40000400
 8008c98:	40000800 	.word	0x40000800
 8008c9c:	40000c00 	.word	0x40000c00
 8008ca0:	40010400 	.word	0x40010400
 8008ca4:	40001800 	.word	0x40001800
 8008ca8:	40014000 	.word	0x40014000
 8008cac:	4000e000 	.word	0x4000e000
 8008cb0:	4000e400 	.word	0x4000e400
 8008cb4:	00010007 	.word	0x00010007

08008cb8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d101      	bne.n	8008cca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e049      	b.n	8008d5e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d106      	bne.n	8008ce4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7f9 fdfa 	bl	80028d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	3304      	adds	r3, #4
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	f000 fb96 	bl	8009428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2201      	movs	r2, #1
 8008d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3708      	adds	r7, #8
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
	...

08008d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d109      	bne.n	8008d8c <HAL_TIM_PWM_Start+0x24>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	bf14      	ite	ne
 8008d84:	2301      	movne	r3, #1
 8008d86:	2300      	moveq	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	e03c      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	d109      	bne.n	8008da6 <HAL_TIM_PWM_Start+0x3e>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	bf14      	ite	ne
 8008d9e:	2301      	movne	r3, #1
 8008da0:	2300      	moveq	r3, #0
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	e02f      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b08      	cmp	r3, #8
 8008daa:	d109      	bne.n	8008dc0 <HAL_TIM_PWM_Start+0x58>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	e022      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	2b0c      	cmp	r3, #12
 8008dc4:	d109      	bne.n	8008dda <HAL_TIM_PWM_Start+0x72>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	bf14      	ite	ne
 8008dd2:	2301      	movne	r3, #1
 8008dd4:	2300      	moveq	r3, #0
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	e015      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b10      	cmp	r3, #16
 8008dde:	d109      	bne.n	8008df4 <HAL_TIM_PWM_Start+0x8c>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	bf14      	ite	ne
 8008dec:	2301      	movne	r3, #1
 8008dee:	2300      	moveq	r3, #0
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	e008      	b.n	8008e06 <HAL_TIM_PWM_Start+0x9e>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	bf14      	ite	ne
 8008e00:	2301      	movne	r3, #1
 8008e02:	2300      	moveq	r3, #0
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e0ab      	b.n	8008f66 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d104      	bne.n	8008e1e <HAL_TIM_PWM_Start+0xb6>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2202      	movs	r2, #2
 8008e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e1c:	e023      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b04      	cmp	r3, #4
 8008e22:	d104      	bne.n	8008e2e <HAL_TIM_PWM_Start+0xc6>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2202      	movs	r2, #2
 8008e28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e2c:	e01b      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	2b08      	cmp	r3, #8
 8008e32:	d104      	bne.n	8008e3e <HAL_TIM_PWM_Start+0xd6>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2202      	movs	r2, #2
 8008e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e3c:	e013      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	2b0c      	cmp	r3, #12
 8008e42:	d104      	bne.n	8008e4e <HAL_TIM_PWM_Start+0xe6>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2202      	movs	r2, #2
 8008e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e4c:	e00b      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	d104      	bne.n	8008e5e <HAL_TIM_PWM_Start+0xf6>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2202      	movs	r2, #2
 8008e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e5c:	e003      	b.n	8008e66 <HAL_TIM_PWM_Start+0xfe>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2202      	movs	r2, #2
 8008e62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f000 fe62 	bl	8009b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a3d      	ldr	r2, [pc, #244]	@ (8008f70 <HAL_TIM_PWM_Start+0x208>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d013      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a3c      	ldr	r2, [pc, #240]	@ (8008f74 <HAL_TIM_PWM_Start+0x20c>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d00e      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a3a      	ldr	r2, [pc, #232]	@ (8008f78 <HAL_TIM_PWM_Start+0x210>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d009      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a39      	ldr	r2, [pc, #228]	@ (8008f7c <HAL_TIM_PWM_Start+0x214>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d004      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x13e>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a37      	ldr	r2, [pc, #220]	@ (8008f80 <HAL_TIM_PWM_Start+0x218>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d101      	bne.n	8008eaa <HAL_TIM_PWM_Start+0x142>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <HAL_TIM_PWM_Start+0x144>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d007      	beq.n	8008ec0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8008f70 <HAL_TIM_PWM_Start+0x208>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d02c      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ed2:	d027      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a2a      	ldr	r2, [pc, #168]	@ (8008f84 <HAL_TIM_PWM_Start+0x21c>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d022      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a29      	ldr	r2, [pc, #164]	@ (8008f88 <HAL_TIM_PWM_Start+0x220>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d01d      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a27      	ldr	r2, [pc, #156]	@ (8008f8c <HAL_TIM_PWM_Start+0x224>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d018      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8008f74 <HAL_TIM_PWM_Start+0x20c>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d013      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a23      	ldr	r2, [pc, #140]	@ (8008f90 <HAL_TIM_PWM_Start+0x228>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d00e      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8008f78 <HAL_TIM_PWM_Start+0x210>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d009      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a1f      	ldr	r2, [pc, #124]	@ (8008f94 <HAL_TIM_PWM_Start+0x22c>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d004      	beq.n	8008f24 <HAL_TIM_PWM_Start+0x1bc>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8008f98 <HAL_TIM_PWM_Start+0x230>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d115      	bne.n	8008f50 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	689a      	ldr	r2, [r3, #8]
 8008f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8008f9c <HAL_TIM_PWM_Start+0x234>)
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2b06      	cmp	r3, #6
 8008f34:	d015      	beq.n	8008f62 <HAL_TIM_PWM_Start+0x1fa>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f3c:	d011      	beq.n	8008f62 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f042 0201 	orr.w	r2, r2, #1
 8008f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f4e:	e008      	b.n	8008f62 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f042 0201 	orr.w	r2, r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]
 8008f60:	e000      	b.n	8008f64 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f64:	2300      	movs	r3, #0
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	40010000 	.word	0x40010000
 8008f74:	40010400 	.word	0x40010400
 8008f78:	40014000 	.word	0x40014000
 8008f7c:	40014400 	.word	0x40014400
 8008f80:	40014800 	.word	0x40014800
 8008f84:	40000400 	.word	0x40000400
 8008f88:	40000800 	.word	0x40000800
 8008f8c:	40000c00 	.word	0x40000c00
 8008f90:	40001800 	.word	0x40001800
 8008f94:	4000e000 	.word	0x4000e000
 8008f98:	4000e400 	.word	0x4000e400
 8008f9c:	00010007 	.word	0x00010007

08008fa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f003 0302 	and.w	r3, r3, #2
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d020      	beq.n	8009004 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f003 0302 	and.w	r3, r3, #2
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d01b      	beq.n	8009004 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f06f 0202 	mvn.w	r2, #2
 8008fd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2201      	movs	r2, #1
 8008fda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	f003 0303 	and.w	r3, r3, #3
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d003      	beq.n	8008ff2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f9fe 	bl	80093ec <HAL_TIM_IC_CaptureCallback>
 8008ff0:	e005      	b.n	8008ffe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f9f0 	bl	80093d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 fa01 	bl	8009400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	f003 0304 	and.w	r3, r3, #4
 800900a:	2b00      	cmp	r3, #0
 800900c:	d020      	beq.n	8009050 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f003 0304 	and.w	r3, r3, #4
 8009014:	2b00      	cmp	r3, #0
 8009016:	d01b      	beq.n	8009050 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f06f 0204 	mvn.w	r2, #4
 8009020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2202      	movs	r2, #2
 8009026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009032:	2b00      	cmp	r3, #0
 8009034:	d003      	beq.n	800903e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 f9d8 	bl	80093ec <HAL_TIM_IC_CaptureCallback>
 800903c:	e005      	b.n	800904a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 f9ca 	bl	80093d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f9db 	bl	8009400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f003 0308 	and.w	r3, r3, #8
 8009056:	2b00      	cmp	r3, #0
 8009058:	d020      	beq.n	800909c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f003 0308 	and.w	r3, r3, #8
 8009060:	2b00      	cmp	r3, #0
 8009062:	d01b      	beq.n	800909c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f06f 0208 	mvn.w	r2, #8
 800906c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2204      	movs	r2, #4
 8009072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	f003 0303 	and.w	r3, r3, #3
 800907e:	2b00      	cmp	r3, #0
 8009080:	d003      	beq.n	800908a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f9b2 	bl	80093ec <HAL_TIM_IC_CaptureCallback>
 8009088:	e005      	b.n	8009096 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f9a4 	bl	80093d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 f9b5 	bl	8009400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f003 0310 	and.w	r3, r3, #16
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d020      	beq.n	80090e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f003 0310 	and.w	r3, r3, #16
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d01b      	beq.n	80090e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f06f 0210 	mvn.w	r2, #16
 80090b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2208      	movs	r2, #8
 80090be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	69db      	ldr	r3, [r3, #28]
 80090c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d003      	beq.n	80090d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 f98c 	bl	80093ec <HAL_TIM_IC_CaptureCallback>
 80090d4:	e005      	b.n	80090e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f97e 	bl	80093d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 f98f 	bl	8009400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	f003 0301 	and.w	r3, r3, #1
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00c      	beq.n	800910c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d007      	beq.n	800910c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f06f 0201 	mvn.w	r2, #1
 8009104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7f9 f916 	bl	8002338 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009112:	2b00      	cmp	r3, #0
 8009114:	d104      	bne.n	8009120 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00c      	beq.n	800913a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009126:	2b00      	cmp	r3, #0
 8009128:	d007      	beq.n	800913a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fdcb 	bl	8009cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00c      	beq.n	800915e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914a:	2b00      	cmp	r3, #0
 800914c:	d007      	beq.n	800915e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 fdc3 	bl	8009ce4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00c      	beq.n	8009182 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	d007      	beq.n	8009182 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800917a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f949 	bl	8009414 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	f003 0320 	and.w	r3, r3, #32
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00c      	beq.n	80091a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f003 0320 	and.w	r3, r3, #32
 8009192:	2b00      	cmp	r3, #0
 8009194:	d007      	beq.n	80091a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f06f 0220 	mvn.w	r2, #32
 800919e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fd8b 	bl	8009cbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091a6:	bf00      	nop
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
	...

080091b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b086      	sub	sp, #24
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091bc:	2300      	movs	r3, #0
 80091be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d101      	bne.n	80091ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80091ca:	2302      	movs	r3, #2
 80091cc:	e0ff      	b.n	80093ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2201      	movs	r2, #1
 80091d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2b14      	cmp	r3, #20
 80091da:	f200 80f0 	bhi.w	80093be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80091de:	a201      	add	r2, pc, #4	@ (adr r2, 80091e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80091e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e4:	08009239 	.word	0x08009239
 80091e8:	080093bf 	.word	0x080093bf
 80091ec:	080093bf 	.word	0x080093bf
 80091f0:	080093bf 	.word	0x080093bf
 80091f4:	08009279 	.word	0x08009279
 80091f8:	080093bf 	.word	0x080093bf
 80091fc:	080093bf 	.word	0x080093bf
 8009200:	080093bf 	.word	0x080093bf
 8009204:	080092bb 	.word	0x080092bb
 8009208:	080093bf 	.word	0x080093bf
 800920c:	080093bf 	.word	0x080093bf
 8009210:	080093bf 	.word	0x080093bf
 8009214:	080092fb 	.word	0x080092fb
 8009218:	080093bf 	.word	0x080093bf
 800921c:	080093bf 	.word	0x080093bf
 8009220:	080093bf 	.word	0x080093bf
 8009224:	0800933d 	.word	0x0800933d
 8009228:	080093bf 	.word	0x080093bf
 800922c:	080093bf 	.word	0x080093bf
 8009230:	080093bf 	.word	0x080093bf
 8009234:	0800937d 	.word	0x0800937d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68b9      	ldr	r1, [r7, #8]
 800923e:	4618      	mov	r0, r3
 8009240:	f000 f9a4 	bl	800958c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	699a      	ldr	r2, [r3, #24]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f042 0208 	orr.w	r2, r2, #8
 8009252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	699a      	ldr	r2, [r3, #24]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f022 0204 	bic.w	r2, r2, #4
 8009262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6999      	ldr	r1, [r3, #24]
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	691a      	ldr	r2, [r3, #16]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	430a      	orrs	r2, r1
 8009274:	619a      	str	r2, [r3, #24]
      break;
 8009276:	e0a5      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	68b9      	ldr	r1, [r7, #8]
 800927e:	4618      	mov	r0, r3
 8009280:	f000 fa14 	bl	80096ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	699a      	ldr	r2, [r3, #24]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	699a      	ldr	r2, [r3, #24]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6999      	ldr	r1, [r3, #24]
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	021a      	lsls	r2, r3, #8
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	430a      	orrs	r2, r1
 80092b6:	619a      	str	r2, [r3, #24]
      break;
 80092b8:	e084      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68b9      	ldr	r1, [r7, #8]
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fa7d 	bl	80097c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	69da      	ldr	r2, [r3, #28]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f042 0208 	orr.w	r2, r2, #8
 80092d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	69da      	ldr	r2, [r3, #28]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0204 	bic.w	r2, r2, #4
 80092e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	69d9      	ldr	r1, [r3, #28]
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	691a      	ldr	r2, [r3, #16]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	430a      	orrs	r2, r1
 80092f6:	61da      	str	r2, [r3, #28]
      break;
 80092f8:	e064      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68b9      	ldr	r1, [r7, #8]
 8009300:	4618      	mov	r0, r3
 8009302:	f000 fae5 	bl	80098d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	69da      	ldr	r2, [r3, #28]
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	69da      	ldr	r2, [r3, #28]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	69d9      	ldr	r1, [r3, #28]
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	021a      	lsls	r2, r3, #8
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	430a      	orrs	r2, r1
 8009338:	61da      	str	r2, [r3, #28]
      break;
 800933a:	e043      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68b9      	ldr	r1, [r7, #8]
 8009342:	4618      	mov	r0, r3
 8009344:	f000 fb2e 	bl	80099a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f042 0208 	orr.w	r2, r2, #8
 8009356:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f022 0204 	bic.w	r2, r2, #4
 8009366:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	691a      	ldr	r2, [r3, #16]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	430a      	orrs	r2, r1
 8009378:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800937a:	e023      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	68b9      	ldr	r1, [r7, #8]
 8009382:	4618      	mov	r0, r3
 8009384:	f000 fb72 	bl	8009a6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009396:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	691b      	ldr	r3, [r3, #16]
 80093b2:	021a      	lsls	r2, r3, #8
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	430a      	orrs	r2, r1
 80093ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80093bc:	e002      	b.n	80093c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	75fb      	strb	r3, [r7, #23]
      break;
 80093c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80093cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3718      	adds	r7, #24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop

080093d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093d8:	b480      	push	{r7}
 80093da:	b083      	sub	sp, #12
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093f4:	bf00      	nop
 80093f6:	370c      	adds	r7, #12
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr

08009400 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009408:	bf00      	nop
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800941c:	bf00      	nop
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a4a      	ldr	r2, [pc, #296]	@ (8009564 <TIM_Base_SetConfig+0x13c>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d013      	beq.n	8009468 <TIM_Base_SetConfig+0x40>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009446:	d00f      	beq.n	8009468 <TIM_Base_SetConfig+0x40>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a47      	ldr	r2, [pc, #284]	@ (8009568 <TIM_Base_SetConfig+0x140>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d00b      	beq.n	8009468 <TIM_Base_SetConfig+0x40>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a46      	ldr	r2, [pc, #280]	@ (800956c <TIM_Base_SetConfig+0x144>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d007      	beq.n	8009468 <TIM_Base_SetConfig+0x40>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a45      	ldr	r2, [pc, #276]	@ (8009570 <TIM_Base_SetConfig+0x148>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d003      	beq.n	8009468 <TIM_Base_SetConfig+0x40>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	4a44      	ldr	r2, [pc, #272]	@ (8009574 <TIM_Base_SetConfig+0x14c>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d108      	bne.n	800947a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800946e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	4313      	orrs	r3, r2
 8009478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a39      	ldr	r2, [pc, #228]	@ (8009564 <TIM_Base_SetConfig+0x13c>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d027      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009488:	d023      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4a36      	ldr	r2, [pc, #216]	@ (8009568 <TIM_Base_SetConfig+0x140>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d01f      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	4a35      	ldr	r2, [pc, #212]	@ (800956c <TIM_Base_SetConfig+0x144>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d01b      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a34      	ldr	r2, [pc, #208]	@ (8009570 <TIM_Base_SetConfig+0x148>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d017      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a33      	ldr	r2, [pc, #204]	@ (8009574 <TIM_Base_SetConfig+0x14c>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d013      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	4a32      	ldr	r2, [pc, #200]	@ (8009578 <TIM_Base_SetConfig+0x150>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d00f      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	4a31      	ldr	r2, [pc, #196]	@ (800957c <TIM_Base_SetConfig+0x154>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d00b      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a30      	ldr	r2, [pc, #192]	@ (8009580 <TIM_Base_SetConfig+0x158>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d007      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a2f      	ldr	r2, [pc, #188]	@ (8009584 <TIM_Base_SetConfig+0x15c>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d003      	beq.n	80094d2 <TIM_Base_SetConfig+0xaa>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a2e      	ldr	r2, [pc, #184]	@ (8009588 <TIM_Base_SetConfig+0x160>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d108      	bne.n	80094e4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	68fa      	ldr	r2, [r7, #12]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68fa      	ldr	r2, [r7, #12]
 80094f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	689a      	ldr	r2, [r3, #8]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a16      	ldr	r2, [pc, #88]	@ (8009564 <TIM_Base_SetConfig+0x13c>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d00f      	beq.n	8009530 <TIM_Base_SetConfig+0x108>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a18      	ldr	r2, [pc, #96]	@ (8009574 <TIM_Base_SetConfig+0x14c>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d00b      	beq.n	8009530 <TIM_Base_SetConfig+0x108>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a17      	ldr	r2, [pc, #92]	@ (8009578 <TIM_Base_SetConfig+0x150>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d007      	beq.n	8009530 <TIM_Base_SetConfig+0x108>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	4a16      	ldr	r2, [pc, #88]	@ (800957c <TIM_Base_SetConfig+0x154>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d003      	beq.n	8009530 <TIM_Base_SetConfig+0x108>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4a15      	ldr	r2, [pc, #84]	@ (8009580 <TIM_Base_SetConfig+0x158>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d103      	bne.n	8009538 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	691a      	ldr	r2, [r3, #16]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2201      	movs	r2, #1
 800953c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b01      	cmp	r3, #1
 8009548:	d105      	bne.n	8009556 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	f023 0201 	bic.w	r2, r3, #1
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	611a      	str	r2, [r3, #16]
  }
}
 8009556:	bf00      	nop
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	40010000 	.word	0x40010000
 8009568:	40000400 	.word	0x40000400
 800956c:	40000800 	.word	0x40000800
 8009570:	40000c00 	.word	0x40000c00
 8009574:	40010400 	.word	0x40010400
 8009578:	40014000 	.word	0x40014000
 800957c:	40014400 	.word	0x40014400
 8009580:	40014800 	.word	0x40014800
 8009584:	4000e000 	.word	0x4000e000
 8009588:	4000e400 	.word	0x4000e400

0800958c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800958c:	b480      	push	{r7}
 800958e:	b087      	sub	sp, #28
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6a1b      	ldr	r3, [r3, #32]
 80095a0:	f023 0201 	bic.w	r2, r3, #1
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	699b      	ldr	r3, [r3, #24]
 80095b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	4b37      	ldr	r3, [pc, #220]	@ (8009694 <TIM_OC1_SetConfig+0x108>)
 80095b8:	4013      	ands	r3, r2
 80095ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f023 0303 	bic.w	r3, r3, #3
 80095c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68fa      	ldr	r2, [r7, #12]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	f023 0302 	bic.w	r3, r3, #2
 80095d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	4313      	orrs	r3, r2
 80095de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4a2d      	ldr	r2, [pc, #180]	@ (8009698 <TIM_OC1_SetConfig+0x10c>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d00f      	beq.n	8009608 <TIM_OC1_SetConfig+0x7c>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a2c      	ldr	r2, [pc, #176]	@ (800969c <TIM_OC1_SetConfig+0x110>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d00b      	beq.n	8009608 <TIM_OC1_SetConfig+0x7c>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a2b      	ldr	r2, [pc, #172]	@ (80096a0 <TIM_OC1_SetConfig+0x114>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d007      	beq.n	8009608 <TIM_OC1_SetConfig+0x7c>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	4a2a      	ldr	r2, [pc, #168]	@ (80096a4 <TIM_OC1_SetConfig+0x118>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d003      	beq.n	8009608 <TIM_OC1_SetConfig+0x7c>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a29      	ldr	r2, [pc, #164]	@ (80096a8 <TIM_OC1_SetConfig+0x11c>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d10c      	bne.n	8009622 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	f023 0308 	bic.w	r3, r3, #8
 800960e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	697a      	ldr	r2, [r7, #20]
 8009616:	4313      	orrs	r3, r2
 8009618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	f023 0304 	bic.w	r3, r3, #4
 8009620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	4a1c      	ldr	r2, [pc, #112]	@ (8009698 <TIM_OC1_SetConfig+0x10c>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d00f      	beq.n	800964a <TIM_OC1_SetConfig+0xbe>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4a1b      	ldr	r2, [pc, #108]	@ (800969c <TIM_OC1_SetConfig+0x110>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d00b      	beq.n	800964a <TIM_OC1_SetConfig+0xbe>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a1a      	ldr	r2, [pc, #104]	@ (80096a0 <TIM_OC1_SetConfig+0x114>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d007      	beq.n	800964a <TIM_OC1_SetConfig+0xbe>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a19      	ldr	r2, [pc, #100]	@ (80096a4 <TIM_OC1_SetConfig+0x118>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d003      	beq.n	800964a <TIM_OC1_SetConfig+0xbe>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a18      	ldr	r2, [pc, #96]	@ (80096a8 <TIM_OC1_SetConfig+0x11c>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d111      	bne.n	800966e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	693a      	ldr	r2, [r7, #16]
 8009660:	4313      	orrs	r3, r2
 8009662:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	699b      	ldr	r3, [r3, #24]
 8009668:	693a      	ldr	r2, [r7, #16]
 800966a:	4313      	orrs	r3, r2
 800966c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	68fa      	ldr	r2, [r7, #12]
 8009678:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	697a      	ldr	r2, [r7, #20]
 8009686:	621a      	str	r2, [r3, #32]
}
 8009688:	bf00      	nop
 800968a:	371c      	adds	r7, #28
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	fffeff8f 	.word	0xfffeff8f
 8009698:	40010000 	.word	0x40010000
 800969c:	40010400 	.word	0x40010400
 80096a0:	40014000 	.word	0x40014000
 80096a4:	40014400 	.word	0x40014400
 80096a8:	40014800 	.word	0x40014800

080096ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b087      	sub	sp, #28
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6a1b      	ldr	r3, [r3, #32]
 80096ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6a1b      	ldr	r3, [r3, #32]
 80096c0:	f023 0210 	bic.w	r2, r3, #16
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	699b      	ldr	r3, [r3, #24]
 80096d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80096d4:	68fa      	ldr	r2, [r7, #12]
 80096d6:	4b34      	ldr	r3, [pc, #208]	@ (80097a8 <TIM_OC2_SetConfig+0xfc>)
 80096d8:	4013      	ands	r3, r2
 80096da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	021b      	lsls	r3, r3, #8
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	f023 0320 	bic.w	r3, r3, #32
 80096f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	697a      	ldr	r2, [r7, #20]
 8009700:	4313      	orrs	r3, r2
 8009702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a29      	ldr	r2, [pc, #164]	@ (80097ac <TIM_OC2_SetConfig+0x100>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d003      	beq.n	8009714 <TIM_OC2_SetConfig+0x68>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a28      	ldr	r2, [pc, #160]	@ (80097b0 <TIM_OC2_SetConfig+0x104>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d10d      	bne.n	8009730 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800971a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	011b      	lsls	r3, r3, #4
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	4313      	orrs	r3, r2
 8009726:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800972e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4a1e      	ldr	r2, [pc, #120]	@ (80097ac <TIM_OC2_SetConfig+0x100>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d00f      	beq.n	8009758 <TIM_OC2_SetConfig+0xac>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a1d      	ldr	r2, [pc, #116]	@ (80097b0 <TIM_OC2_SetConfig+0x104>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d00b      	beq.n	8009758 <TIM_OC2_SetConfig+0xac>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a1c      	ldr	r2, [pc, #112]	@ (80097b4 <TIM_OC2_SetConfig+0x108>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d007      	beq.n	8009758 <TIM_OC2_SetConfig+0xac>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a1b      	ldr	r2, [pc, #108]	@ (80097b8 <TIM_OC2_SetConfig+0x10c>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d003      	beq.n	8009758 <TIM_OC2_SetConfig+0xac>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a1a      	ldr	r2, [pc, #104]	@ (80097bc <TIM_OC2_SetConfig+0x110>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d113      	bne.n	8009780 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800975e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009766:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	695b      	ldr	r3, [r3, #20]
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	4313      	orrs	r3, r2
 8009772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	699b      	ldr	r3, [r3, #24]
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	693a      	ldr	r2, [r7, #16]
 800977c:	4313      	orrs	r3, r2
 800977e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	693a      	ldr	r2, [r7, #16]
 8009784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	697a      	ldr	r2, [r7, #20]
 8009798:	621a      	str	r2, [r3, #32]
}
 800979a:	bf00      	nop
 800979c:	371c      	adds	r7, #28
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop
 80097a8:	feff8fff 	.word	0xfeff8fff
 80097ac:	40010000 	.word	0x40010000
 80097b0:	40010400 	.word	0x40010400
 80097b4:	40014000 	.word	0x40014000
 80097b8:	40014400 	.word	0x40014400
 80097bc:	40014800 	.word	0x40014800

080097c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b087      	sub	sp, #28
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6a1b      	ldr	r3, [r3, #32]
 80097ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a1b      	ldr	r3, [r3, #32]
 80097d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	69db      	ldr	r3, [r3, #28]
 80097e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	4b33      	ldr	r3, [pc, #204]	@ (80098b8 <TIM_OC3_SetConfig+0xf8>)
 80097ec:	4013      	ands	r3, r2
 80097ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f023 0303 	bic.w	r3, r3, #3
 80097f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68fa      	ldr	r2, [r7, #12]
 80097fe:	4313      	orrs	r3, r2
 8009800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	021b      	lsls	r3, r3, #8
 8009810:	697a      	ldr	r2, [r7, #20]
 8009812:	4313      	orrs	r3, r2
 8009814:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	4a28      	ldr	r2, [pc, #160]	@ (80098bc <TIM_OC3_SetConfig+0xfc>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d003      	beq.n	8009826 <TIM_OC3_SetConfig+0x66>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	4a27      	ldr	r2, [pc, #156]	@ (80098c0 <TIM_OC3_SetConfig+0x100>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d10d      	bne.n	8009842 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800982c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	021b      	lsls	r3, r3, #8
 8009834:	697a      	ldr	r2, [r7, #20]
 8009836:	4313      	orrs	r3, r2
 8009838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a1d      	ldr	r2, [pc, #116]	@ (80098bc <TIM_OC3_SetConfig+0xfc>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d00f      	beq.n	800986a <TIM_OC3_SetConfig+0xaa>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a1c      	ldr	r2, [pc, #112]	@ (80098c0 <TIM_OC3_SetConfig+0x100>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d00b      	beq.n	800986a <TIM_OC3_SetConfig+0xaa>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a1b      	ldr	r2, [pc, #108]	@ (80098c4 <TIM_OC3_SetConfig+0x104>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d007      	beq.n	800986a <TIM_OC3_SetConfig+0xaa>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a1a      	ldr	r2, [pc, #104]	@ (80098c8 <TIM_OC3_SetConfig+0x108>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d003      	beq.n	800986a <TIM_OC3_SetConfig+0xaa>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a19      	ldr	r2, [pc, #100]	@ (80098cc <TIM_OC3_SetConfig+0x10c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d113      	bne.n	8009892 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	695b      	ldr	r3, [r3, #20]
 800987e:	011b      	lsls	r3, r3, #4
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	4313      	orrs	r3, r2
 8009884:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	699b      	ldr	r3, [r3, #24]
 800988a:	011b      	lsls	r3, r3, #4
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	4313      	orrs	r3, r2
 8009890:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	693a      	ldr	r2, [r7, #16]
 8009896:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	685a      	ldr	r2, [r3, #4]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	621a      	str	r2, [r3, #32]
}
 80098ac:	bf00      	nop
 80098ae:	371c      	adds	r7, #28
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr
 80098b8:	fffeff8f 	.word	0xfffeff8f
 80098bc:	40010000 	.word	0x40010000
 80098c0:	40010400 	.word	0x40010400
 80098c4:	40014000 	.word	0x40014000
 80098c8:	40014400 	.word	0x40014400
 80098cc:	40014800 	.word	0x40014800

080098d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b087      	sub	sp, #28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6a1b      	ldr	r3, [r3, #32]
 80098de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6a1b      	ldr	r3, [r3, #32]
 80098e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	69db      	ldr	r3, [r3, #28]
 80098f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	4b24      	ldr	r3, [pc, #144]	@ (800998c <TIM_OC4_SetConfig+0xbc>)
 80098fc:	4013      	ands	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	021b      	lsls	r3, r3, #8
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	4313      	orrs	r3, r2
 8009912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800991a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	031b      	lsls	r3, r3, #12
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	4313      	orrs	r3, r2
 8009926:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	4a19      	ldr	r2, [pc, #100]	@ (8009990 <TIM_OC4_SetConfig+0xc0>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d00f      	beq.n	8009950 <TIM_OC4_SetConfig+0x80>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	4a18      	ldr	r2, [pc, #96]	@ (8009994 <TIM_OC4_SetConfig+0xc4>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d00b      	beq.n	8009950 <TIM_OC4_SetConfig+0x80>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	4a17      	ldr	r2, [pc, #92]	@ (8009998 <TIM_OC4_SetConfig+0xc8>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d007      	beq.n	8009950 <TIM_OC4_SetConfig+0x80>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4a16      	ldr	r2, [pc, #88]	@ (800999c <TIM_OC4_SetConfig+0xcc>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d003      	beq.n	8009950 <TIM_OC4_SetConfig+0x80>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a15      	ldr	r2, [pc, #84]	@ (80099a0 <TIM_OC4_SetConfig+0xd0>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d109      	bne.n	8009964 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009956:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	695b      	ldr	r3, [r3, #20]
 800995c:	019b      	lsls	r3, r3, #6
 800995e:	697a      	ldr	r2, [r7, #20]
 8009960:	4313      	orrs	r3, r2
 8009962:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	68fa      	ldr	r2, [r7, #12]
 800996e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	685a      	ldr	r2, [r3, #4]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	693a      	ldr	r2, [r7, #16]
 800997c:	621a      	str	r2, [r3, #32]
}
 800997e:	bf00      	nop
 8009980:	371c      	adds	r7, #28
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	feff8fff 	.word	0xfeff8fff
 8009990:	40010000 	.word	0x40010000
 8009994:	40010400 	.word	0x40010400
 8009998:	40014000 	.word	0x40014000
 800999c:	40014400 	.word	0x40014400
 80099a0:	40014800 	.word	0x40014800

080099a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b087      	sub	sp, #28
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a1b      	ldr	r3, [r3, #32]
 80099b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a1b      	ldr	r3, [r3, #32]
 80099b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80099cc:	68fa      	ldr	r2, [r7, #12]
 80099ce:	4b21      	ldr	r3, [pc, #132]	@ (8009a54 <TIM_OC5_SetConfig+0xb0>)
 80099d0:	4013      	ands	r3, r2
 80099d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	68fa      	ldr	r2, [r7, #12]
 80099da:	4313      	orrs	r3, r2
 80099dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80099e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	041b      	lsls	r3, r3, #16
 80099ec:	693a      	ldr	r2, [r7, #16]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a18      	ldr	r2, [pc, #96]	@ (8009a58 <TIM_OC5_SetConfig+0xb4>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d00f      	beq.n	8009a1a <TIM_OC5_SetConfig+0x76>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a17      	ldr	r2, [pc, #92]	@ (8009a5c <TIM_OC5_SetConfig+0xb8>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d00b      	beq.n	8009a1a <TIM_OC5_SetConfig+0x76>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a16      	ldr	r2, [pc, #88]	@ (8009a60 <TIM_OC5_SetConfig+0xbc>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d007      	beq.n	8009a1a <TIM_OC5_SetConfig+0x76>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a15      	ldr	r2, [pc, #84]	@ (8009a64 <TIM_OC5_SetConfig+0xc0>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d003      	beq.n	8009a1a <TIM_OC5_SetConfig+0x76>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a14      	ldr	r2, [pc, #80]	@ (8009a68 <TIM_OC5_SetConfig+0xc4>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d109      	bne.n	8009a2e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	695b      	ldr	r3, [r3, #20]
 8009a26:	021b      	lsls	r3, r3, #8
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	697a      	ldr	r2, [r7, #20]
 8009a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	685a      	ldr	r2, [r3, #4]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	693a      	ldr	r2, [r7, #16]
 8009a46:	621a      	str	r2, [r3, #32]
}
 8009a48:	bf00      	nop
 8009a4a:	371c      	adds	r7, #28
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr
 8009a54:	fffeff8f 	.word	0xfffeff8f
 8009a58:	40010000 	.word	0x40010000
 8009a5c:	40010400 	.word	0x40010400
 8009a60:	40014000 	.word	0x40014000
 8009a64:	40014400 	.word	0x40014400
 8009a68:	40014800 	.word	0x40014800

08009a6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a1b      	ldr	r3, [r3, #32]
 8009a80:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	4b22      	ldr	r3, [pc, #136]	@ (8009b20 <TIM_OC6_SetConfig+0xb4>)
 8009a98:	4013      	ands	r3, r2
 8009a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	021b      	lsls	r3, r3, #8
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009aae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	051b      	lsls	r3, r3, #20
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	4a19      	ldr	r2, [pc, #100]	@ (8009b24 <TIM_OC6_SetConfig+0xb8>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d00f      	beq.n	8009ae4 <TIM_OC6_SetConfig+0x78>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a18      	ldr	r2, [pc, #96]	@ (8009b28 <TIM_OC6_SetConfig+0xbc>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d00b      	beq.n	8009ae4 <TIM_OC6_SetConfig+0x78>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a17      	ldr	r2, [pc, #92]	@ (8009b2c <TIM_OC6_SetConfig+0xc0>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d007      	beq.n	8009ae4 <TIM_OC6_SetConfig+0x78>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a16      	ldr	r2, [pc, #88]	@ (8009b30 <TIM_OC6_SetConfig+0xc4>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d003      	beq.n	8009ae4 <TIM_OC6_SetConfig+0x78>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a15      	ldr	r2, [pc, #84]	@ (8009b34 <TIM_OC6_SetConfig+0xc8>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d109      	bne.n	8009af8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009aea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	695b      	ldr	r3, [r3, #20]
 8009af0:	029b      	lsls	r3, r3, #10
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	697a      	ldr	r2, [r7, #20]
 8009afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	685a      	ldr	r2, [r3, #4]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	693a      	ldr	r2, [r7, #16]
 8009b10:	621a      	str	r2, [r3, #32]
}
 8009b12:	bf00      	nop
 8009b14:	371c      	adds	r7, #28
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	feff8fff 	.word	0xfeff8fff
 8009b24:	40010000 	.word	0x40010000
 8009b28:	40010400 	.word	0x40010400
 8009b2c:	40014000 	.word	0x40014000
 8009b30:	40014400 	.word	0x40014400
 8009b34:	40014800 	.word	0x40014800

08009b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b087      	sub	sp, #28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	f003 031f 	and.w	r3, r3, #31
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8009b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6a1a      	ldr	r2, [r3, #32]
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	43db      	mvns	r3, r3
 8009b5a:	401a      	ands	r2, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6a1a      	ldr	r2, [r3, #32]
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	f003 031f 	and.w	r3, r3, #31
 8009b6a:	6879      	ldr	r1, [r7, #4]
 8009b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8009b70:	431a      	orrs	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	621a      	str	r2, [r3, #32]
}
 8009b76:	bf00      	nop
 8009b78:	371c      	adds	r7, #28
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
	...

08009b84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d101      	bne.n	8009b9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b98:	2302      	movs	r3, #2
 8009b9a:	e077      	b.n	8009c8c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a35      	ldr	r2, [pc, #212]	@ (8009c98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d004      	beq.n	8009bd0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a34      	ldr	r2, [pc, #208]	@ (8009c9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d108      	bne.n	8009be2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009bd6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009be8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a25      	ldr	r2, [pc, #148]	@ (8009c98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d02c      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c0e:	d027      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a22      	ldr	r2, [pc, #136]	@ (8009ca0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d022      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a21      	ldr	r2, [pc, #132]	@ (8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d01d      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a1f      	ldr	r2, [pc, #124]	@ (8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d018      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a1a      	ldr	r2, [pc, #104]	@ (8009c9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d013      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8009cac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d00e      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a1a      	ldr	r2, [pc, #104]	@ (8009cb0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d009      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a18      	ldr	r2, [pc, #96]	@ (8009cb4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d004      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a17      	ldr	r2, [pc, #92]	@ (8009cb8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d10c      	bne.n	8009c7a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3714      	adds	r7, #20
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	40010000 	.word	0x40010000
 8009c9c:	40010400 	.word	0x40010400
 8009ca0:	40000400 	.word	0x40000400
 8009ca4:	40000800 	.word	0x40000800
 8009ca8:	40000c00 	.word	0x40000c00
 8009cac:	40001800 	.word	0x40001800
 8009cb0:	40014000 	.word	0x40014000
 8009cb4:	4000e000 	.word	0x4000e000
 8009cb8:	4000e400 	.word	0x4000e400

08009cbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009cec:	bf00      	nop
 8009cee:	370c      	adds	r7, #12
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e042      	b.n	8009d90 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d106      	bne.n	8009d22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f7f8 fe85 	bl	8002a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2224      	movs	r2, #36	@ 0x24
 8009d26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f022 0201 	bic.w	r2, r2, #1
 8009d38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d002      	beq.n	8009d48 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f001 fb38 	bl	800b3b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fcc9 	bl	800a6e0 <UART_SetConfig>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d101      	bne.n	8009d58 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e01b      	b.n	8009d90 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	685a      	ldr	r2, [r3, #4]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f042 0201 	orr.w	r2, r2, #1
 8009d86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f001 fbb7 	bl	800b4fc <UART_CheckIdleState>
 8009d8e:	4603      	mov	r3, r0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3708      	adds	r7, #8
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b091      	sub	sp, #68	@ 0x44
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	4613      	mov	r3, r2
 8009da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dac:	2b20      	cmp	r3, #32
 8009dae:	d178      	bne.n	8009ea2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d002      	beq.n	8009dbc <HAL_UART_Transmit_IT+0x24>
 8009db6:	88fb      	ldrh	r3, [r7, #6]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d101      	bne.n	8009dc0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e071      	b.n	8009ea4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	88fa      	ldrh	r2, [r7, #6]
 8009dca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	88fa      	ldrh	r2, [r7, #6]
 8009dd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2221      	movs	r2, #33	@ 0x21
 8009de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009df4:	d12a      	bne.n	8009e4c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009dfe:	d107      	bne.n	8009e10 <HAL_UART_Transmit_IT+0x78>
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	691b      	ldr	r3, [r3, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d103      	bne.n	8009e10 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	4a29      	ldr	r2, [pc, #164]	@ (8009eb0 <HAL_UART_Transmit_IT+0x118>)
 8009e0c:	679a      	str	r2, [r3, #120]	@ 0x78
 8009e0e:	e002      	b.n	8009e16 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	4a28      	ldr	r2, [pc, #160]	@ (8009eb4 <HAL_UART_Transmit_IT+0x11c>)
 8009e14:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	3308      	adds	r3, #8
 8009e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e20:	e853 3f00 	ldrex	r3, [r3]
 8009e24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009e2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	3308      	adds	r3, #8
 8009e34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e36:	637a      	str	r2, [r7, #52]	@ 0x34
 8009e38:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009e3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e3e:	e841 2300 	strex	r3, r2, [r1]
 8009e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d1e5      	bne.n	8009e16 <HAL_UART_Transmit_IT+0x7e>
 8009e4a:	e028      	b.n	8009e9e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e54:	d107      	bne.n	8009e66 <HAL_UART_Transmit_IT+0xce>
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d103      	bne.n	8009e66 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	4a15      	ldr	r2, [pc, #84]	@ (8009eb8 <HAL_UART_Transmit_IT+0x120>)
 8009e62:	679a      	str	r2, [r3, #120]	@ 0x78
 8009e64:	e002      	b.n	8009e6c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	4a14      	ldr	r2, [pc, #80]	@ (8009ebc <HAL_UART_Transmit_IT+0x124>)
 8009e6a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	e853 3f00 	ldrex	r3, [r3]
 8009e78:	613b      	str	r3, [r7, #16]
   return(result);
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	461a      	mov	r2, r3
 8009e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e8a:	623b      	str	r3, [r7, #32]
 8009e8c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8e:	69f9      	ldr	r1, [r7, #28]
 8009e90:	6a3a      	ldr	r2, [r7, #32]
 8009e92:	e841 2300 	strex	r3, r2, [r1]
 8009e96:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1e6      	bne.n	8009e6c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	e000      	b.n	8009ea4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009ea2:	2302      	movs	r3, #2
  }
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3744      	adds	r7, #68	@ 0x44
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr
 8009eb0:	0800bcc3 	.word	0x0800bcc3
 8009eb4:	0800bbe3 	.word	0x0800bbe3
 8009eb8:	0800bb21 	.word	0x0800bb21
 8009ebc:	0800ba69 	.word	0x0800ba69

08009ec0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b08a      	sub	sp, #40	@ 0x28
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	4613      	mov	r3, r2
 8009ecc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ed4:	2b20      	cmp	r3, #32
 8009ed6:	d137      	bne.n	8009f48 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d002      	beq.n	8009ee4 <HAL_UART_Receive_IT+0x24>
 8009ede:	88fb      	ldrh	r3, [r7, #6]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d101      	bne.n	8009ee8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e030      	b.n	8009f4a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2200      	movs	r2, #0
 8009eec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a18      	ldr	r2, [pc, #96]	@ (8009f54 <HAL_UART_Receive_IT+0x94>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d01f      	beq.n	8009f38 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d018      	beq.n	8009f38 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	e853 3f00 	ldrex	r3, [r3]
 8009f12:	613b      	str	r3, [r7, #16]
   return(result);
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	461a      	mov	r2, r3
 8009f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f24:	623b      	str	r3, [r7, #32]
 8009f26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f28:	69f9      	ldr	r1, [r7, #28]
 8009f2a:	6a3a      	ldr	r2, [r7, #32]
 8009f2c:	e841 2300 	strex	r3, r2, [r1]
 8009f30:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1e6      	bne.n	8009f06 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009f38:	88fb      	ldrh	r3, [r7, #6]
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	68b9      	ldr	r1, [r7, #8]
 8009f3e:	68f8      	ldr	r0, [r7, #12]
 8009f40:	f001 fbf4 	bl	800b72c <UART_Start_Receive_IT>
 8009f44:	4603      	mov	r3, r0
 8009f46:	e000      	b.n	8009f4a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009f48:	2302      	movs	r3, #2
  }
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3728      	adds	r7, #40	@ 0x28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
 8009f52:	bf00      	nop
 8009f54:	58000c00 	.word	0x58000c00

08009f58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b0ba      	sub	sp, #232	@ 0xe8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	69db      	ldr	r3, [r3, #28]
 8009f66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009f7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009f82:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009f86:	4013      	ands	r3, r2
 8009f88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009f8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d11b      	bne.n	8009fcc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f98:	f003 0320 	and.w	r3, r3, #32
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d015      	beq.n	8009fcc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fa4:	f003 0320 	and.w	r3, r3, #32
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d105      	bne.n	8009fb8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d009      	beq.n	8009fcc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	f000 8377 	beq.w	800a6b0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	4798      	blx	r3
      }
      return;
 8009fca:	e371      	b.n	800a6b0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009fcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 8123 	beq.w	800a21c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009fd6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009fda:	4b8d      	ldr	r3, [pc, #564]	@ (800a210 <HAL_UART_IRQHandler+0x2b8>)
 8009fdc:	4013      	ands	r3, r2
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d106      	bne.n	8009ff0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009fe2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009fe6:	4b8b      	ldr	r3, [pc, #556]	@ (800a214 <HAL_UART_IRQHandler+0x2bc>)
 8009fe8:	4013      	ands	r3, r2
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f000 8116 	beq.w	800a21c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff4:	f003 0301 	and.w	r3, r3, #1
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d011      	beq.n	800a020 <HAL_UART_IRQHandler+0xc8>
 8009ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a004:	2b00      	cmp	r3, #0
 800a006:	d00b      	beq.n	800a020 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2201      	movs	r2, #1
 800a00e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a016:	f043 0201 	orr.w	r2, r3, #1
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a024:	f003 0302 	and.w	r3, r3, #2
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d011      	beq.n	800a050 <HAL_UART_IRQHandler+0xf8>
 800a02c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a030:	f003 0301 	and.w	r3, r3, #1
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00b      	beq.n	800a050 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2202      	movs	r2, #2
 800a03e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a046:	f043 0204 	orr.w	r2, r3, #4
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a054:	f003 0304 	and.w	r3, r3, #4
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d011      	beq.n	800a080 <HAL_UART_IRQHandler+0x128>
 800a05c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a060:	f003 0301 	and.w	r3, r3, #1
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00b      	beq.n	800a080 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2204      	movs	r2, #4
 800a06e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a076:	f043 0202 	orr.w	r2, r3, #2
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a084:	f003 0308 	and.w	r3, r3, #8
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d017      	beq.n	800a0bc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a08c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a090:	f003 0320 	and.w	r3, r3, #32
 800a094:	2b00      	cmp	r3, #0
 800a096:	d105      	bne.n	800a0a4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a098:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a09c:	4b5c      	ldr	r3, [pc, #368]	@ (800a210 <HAL_UART_IRQHandler+0x2b8>)
 800a09e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d00b      	beq.n	800a0bc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2208      	movs	r2, #8
 800a0aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0b2:	f043 0208 	orr.w	r2, r3, #8
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a0bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d012      	beq.n	800a0ee <HAL_UART_IRQHandler+0x196>
 800a0c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00c      	beq.n	800a0ee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e4:	f043 0220 	orr.w	r2, r3, #32
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f000 82dd 	beq.w	800a6b4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a0fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0fe:	f003 0320 	and.w	r3, r3, #32
 800a102:	2b00      	cmp	r3, #0
 800a104:	d013      	beq.n	800a12e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a10a:	f003 0320 	and.w	r3, r3, #32
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d105      	bne.n	800a11e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a112:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d007      	beq.n	800a12e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a122:	2b00      	cmp	r3, #0
 800a124:	d003      	beq.n	800a12e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a134:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a142:	2b40      	cmp	r3, #64	@ 0x40
 800a144:	d005      	beq.n	800a152 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a14a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d054      	beq.n	800a1fc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f001 fc0c 	bl	800b970 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a162:	2b40      	cmp	r3, #64	@ 0x40
 800a164:	d146      	bne.n	800a1f4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	3308      	adds	r3, #8
 800a16c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a170:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a174:	e853 3f00 	ldrex	r3, [r3]
 800a178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a17c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a184:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3308      	adds	r3, #8
 800a18e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a192:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a196:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a19e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a1a2:	e841 2300 	strex	r3, r2, [r1]
 800a1a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a1aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d1d9      	bne.n	800a166 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d017      	beq.n	800a1ec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1c2:	4a15      	ldr	r2, [pc, #84]	@ (800a218 <HAL_UART_IRQHandler+0x2c0>)
 800a1c4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7f9 f937 	bl	8003440 <HAL_DMA_Abort_IT>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d019      	beq.n	800a20c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a1e6:	4610      	mov	r0, r2
 800a1e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1ea:	e00f      	b.n	800a20c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7f7 fa7d 	bl	80016ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1f2:	e00b      	b.n	800a20c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7f7 fa79 	bl	80016ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1fa:	e007      	b.n	800a20c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f7f7 fa75 	bl	80016ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a20a:	e253      	b.n	800a6b4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a20c:	bf00      	nop
    return;
 800a20e:	e251      	b.n	800a6b4 <HAL_UART_IRQHandler+0x75c>
 800a210:	10000001 	.word	0x10000001
 800a214:	04000120 	.word	0x04000120
 800a218:	0800ba3d 	.word	0x0800ba3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a220:	2b01      	cmp	r3, #1
 800a222:	f040 81e7 	bne.w	800a5f4 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a22a:	f003 0310 	and.w	r3, r3, #16
 800a22e:	2b00      	cmp	r3, #0
 800a230:	f000 81e0 	beq.w	800a5f4 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a238:	f003 0310 	and.w	r3, r3, #16
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 81d9 	beq.w	800a5f4 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2210      	movs	r2, #16
 800a248:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	689b      	ldr	r3, [r3, #8]
 800a250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a254:	2b40      	cmp	r3, #64	@ 0x40
 800a256:	f040 8151 	bne.w	800a4fc <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a96      	ldr	r2, [pc, #600]	@ (800a4bc <HAL_UART_IRQHandler+0x564>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d068      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a93      	ldr	r2, [pc, #588]	@ (800a4c0 <HAL_UART_IRQHandler+0x568>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d061      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a91      	ldr	r2, [pc, #580]	@ (800a4c4 <HAL_UART_IRQHandler+0x56c>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d05a      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a8e      	ldr	r2, [pc, #568]	@ (800a4c8 <HAL_UART_IRQHandler+0x570>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d053      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a8c      	ldr	r2, [pc, #560]	@ (800a4cc <HAL_UART_IRQHandler+0x574>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d04c      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a89      	ldr	r2, [pc, #548]	@ (800a4d0 <HAL_UART_IRQHandler+0x578>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d045      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4a87      	ldr	r2, [pc, #540]	@ (800a4d4 <HAL_UART_IRQHandler+0x57c>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d03e      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a84      	ldr	r2, [pc, #528]	@ (800a4d8 <HAL_UART_IRQHandler+0x580>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d037      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a82      	ldr	r2, [pc, #520]	@ (800a4dc <HAL_UART_IRQHandler+0x584>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d030      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a7f      	ldr	r2, [pc, #508]	@ (800a4e0 <HAL_UART_IRQHandler+0x588>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d029      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a7d      	ldr	r2, [pc, #500]	@ (800a4e4 <HAL_UART_IRQHandler+0x58c>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d022      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a7a      	ldr	r2, [pc, #488]	@ (800a4e8 <HAL_UART_IRQHandler+0x590>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d01b      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a78      	ldr	r2, [pc, #480]	@ (800a4ec <HAL_UART_IRQHandler+0x594>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d014      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a75      	ldr	r2, [pc, #468]	@ (800a4f0 <HAL_UART_IRQHandler+0x598>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d00d      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a73      	ldr	r2, [pc, #460]	@ (800a4f4 <HAL_UART_IRQHandler+0x59c>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d006      	beq.n	800a33a <HAL_UART_IRQHandler+0x3e2>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a70      	ldr	r2, [pc, #448]	@ (800a4f8 <HAL_UART_IRQHandler+0x5a0>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d106      	bne.n	800a348 <HAL_UART_IRQHandler+0x3f0>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	b29b      	uxth	r3, r3
 800a346:	e005      	b.n	800a354 <HAL_UART_IRQHandler+0x3fc>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	b29b      	uxth	r3, r3
 800a354:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f000 81ab 	beq.w	800a6b8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a368:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a36c:	429a      	cmp	r2, r3
 800a36e:	f080 81a3 	bcs.w	800a6b8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a378:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a382:	69db      	ldr	r3, [r3, #28]
 800a384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a388:	f000 8087 	beq.w	800a49a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a394:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a398:	e853 3f00 	ldrex	r3, [r3]
 800a39c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a3a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a3b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a3ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a3c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a3c6:	e841 2300 	strex	r3, r2, [r1]
 800a3ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a3ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d1da      	bne.n	800a38c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	3308      	adds	r3, #8
 800a3dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3e0:	e853 3f00 	ldrex	r3, [r3]
 800a3e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3e8:	f023 0301 	bic.w	r3, r3, #1
 800a3ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3308      	adds	r3, #8
 800a3f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a3fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a3fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a400:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a402:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a406:	e841 2300 	strex	r3, r2, [r1]
 800a40a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a40c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d1e1      	bne.n	800a3d6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	3308      	adds	r3, #8
 800a418:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a41a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a41c:	e853 3f00 	ldrex	r3, [r3]
 800a420:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a428:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	3308      	adds	r3, #8
 800a432:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a436:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a438:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a43c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a43e:	e841 2300 	strex	r3, r2, [r1]
 800a442:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1e3      	bne.n	800a412 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2220      	movs	r2, #32
 800a44e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2200      	movs	r2, #0
 800a456:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a460:	e853 3f00 	ldrex	r3, [r3]
 800a464:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a468:	f023 0310 	bic.w	r3, r3, #16
 800a46c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	461a      	mov	r2, r3
 800a476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a47a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a47c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a480:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a482:	e841 2300 	strex	r3, r2, [r1]
 800a486:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a488:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d1e4      	bne.n	800a458 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a494:	4618      	mov	r0, r3
 800a496:	f7f8 fcb5 	bl	8002e04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2202      	movs	r2, #2
 800a49e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	1ad3      	subs	r3, r2, r3
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f7f7 f8f7 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a4ba:	e0fd      	b.n	800a6b8 <HAL_UART_IRQHandler+0x760>
 800a4bc:	40020010 	.word	0x40020010
 800a4c0:	40020028 	.word	0x40020028
 800a4c4:	40020040 	.word	0x40020040
 800a4c8:	40020058 	.word	0x40020058
 800a4cc:	40020070 	.word	0x40020070
 800a4d0:	40020088 	.word	0x40020088
 800a4d4:	400200a0 	.word	0x400200a0
 800a4d8:	400200b8 	.word	0x400200b8
 800a4dc:	40020410 	.word	0x40020410
 800a4e0:	40020428 	.word	0x40020428
 800a4e4:	40020440 	.word	0x40020440
 800a4e8:	40020458 	.word	0x40020458
 800a4ec:	40020470 	.word	0x40020470
 800a4f0:	40020488 	.word	0x40020488
 800a4f4:	400204a0 	.word	0x400204a0
 800a4f8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a508:	b29b      	uxth	r3, r3
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a516:	b29b      	uxth	r3, r3
 800a518:	2b00      	cmp	r3, #0
 800a51a:	f000 80cf 	beq.w	800a6bc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800a51e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a522:	2b00      	cmp	r3, #0
 800a524:	f000 80ca 	beq.w	800a6bc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a52e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a530:	e853 3f00 	ldrex	r3, [r3]
 800a534:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a538:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a53c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	461a      	mov	r2, r3
 800a546:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a54a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a54c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a54e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a550:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a552:	e841 2300 	strex	r3, r2, [r1]
 800a556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d1e4      	bne.n	800a528 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	3308      	adds	r3, #8
 800a564:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a568:	e853 3f00 	ldrex	r3, [r3]
 800a56c:	623b      	str	r3, [r7, #32]
   return(result);
 800a56e:	6a3a      	ldr	r2, [r7, #32]
 800a570:	4b55      	ldr	r3, [pc, #340]	@ (800a6c8 <HAL_UART_IRQHandler+0x770>)
 800a572:	4013      	ands	r3, r2
 800a574:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	3308      	adds	r3, #8
 800a57e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a582:	633a      	str	r2, [r7, #48]	@ 0x30
 800a584:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a58a:	e841 2300 	strex	r3, r2, [r1]
 800a58e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1e3      	bne.n	800a55e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2220      	movs	r2, #32
 800a59a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	e853 3f00 	ldrex	r3, [r3]
 800a5b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f023 0310 	bic.w	r3, r3, #16
 800a5be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a5cc:	61fb      	str	r3, [r7, #28]
 800a5ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d0:	69b9      	ldr	r1, [r7, #24]
 800a5d2:	69fa      	ldr	r2, [r7, #28]
 800a5d4:	e841 2300 	strex	r3, r2, [r1]
 800a5d8:	617b      	str	r3, [r7, #20]
   return(result);
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e4      	bne.n	800a5aa <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2202      	movs	r2, #2
 800a5e4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a5e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f7f7 f85b 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a5f2:	e063      	b.n	800a6bc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a5f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d00e      	beq.n	800a61e <HAL_UART_IRQHandler+0x6c6>
 800a600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a604:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d008      	beq.n	800a61e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a614:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f002 f910 	bl	800c83c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a61c:	e051      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a61e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a626:	2b00      	cmp	r3, #0
 800a628:	d014      	beq.n	800a654 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a62a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a62e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a632:	2b00      	cmp	r3, #0
 800a634:	d105      	bne.n	800a642 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a63a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d008      	beq.n	800a654 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a646:	2b00      	cmp	r3, #0
 800a648:	d03a      	beq.n	800a6c0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	4798      	blx	r3
    }
    return;
 800a652:	e035      	b.n	800a6c0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d009      	beq.n	800a674 <HAL_UART_IRQHandler+0x71c>
 800a660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d003      	beq.n	800a674 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f001 fb9d 	bl	800bdac <UART_EndTransmit_IT>
    return;
 800a672:	e026      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a678:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d009      	beq.n	800a694 <HAL_UART_IRQHandler+0x73c>
 800a680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a684:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d003      	beq.n	800a694 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f002 f8e9 	bl	800c864 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a692:	e016      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d010      	beq.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
 800a6a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	da0c      	bge.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f002 f8d1 	bl	800c850 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a6ae:	e008      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6b0:	bf00      	nop
 800a6b2:	e006      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
    return;
 800a6b4:	bf00      	nop
 800a6b6:	e004      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6b8:	bf00      	nop
 800a6ba:	e002      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6bc:	bf00      	nop
 800a6be:	e000      	b.n	800a6c2 <HAL_UART_IRQHandler+0x76a>
    return;
 800a6c0:	bf00      	nop
  }
}
 800a6c2:	37e8      	adds	r7, #232	@ 0xe8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	effffffe 	.word	0xeffffffe

0800a6cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a6d4:	bf00      	nop
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6e4:	b092      	sub	sp, #72	@ 0x48
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	689a      	ldr	r2, [r3, #8]
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	691b      	ldr	r3, [r3, #16]
 800a6f8:	431a      	orrs	r2, r3
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	695b      	ldr	r3, [r3, #20]
 800a6fe:	431a      	orrs	r2, r3
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	69db      	ldr	r3, [r3, #28]
 800a704:	4313      	orrs	r3, r2
 800a706:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	681a      	ldr	r2, [r3, #0]
 800a70e:	4bbe      	ldr	r3, [pc, #760]	@ (800aa08 <UART_SetConfig+0x328>)
 800a710:	4013      	ands	r3, r2
 800a712:	697a      	ldr	r2, [r7, #20]
 800a714:	6812      	ldr	r2, [r2, #0]
 800a716:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a718:	430b      	orrs	r3, r1
 800a71a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	68da      	ldr	r2, [r3, #12]
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	699b      	ldr	r3, [r3, #24]
 800a736:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4ab3      	ldr	r2, [pc, #716]	@ (800aa0c <UART_SetConfig+0x32c>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d004      	beq.n	800a74c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	6a1b      	ldr	r3, [r3, #32]
 800a746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a748:	4313      	orrs	r3, r2
 800a74a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	689a      	ldr	r2, [r3, #8]
 800a752:	4baf      	ldr	r3, [pc, #700]	@ (800aa10 <UART_SetConfig+0x330>)
 800a754:	4013      	ands	r3, r2
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	6812      	ldr	r2, [r2, #0]
 800a75a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a75c:	430b      	orrs	r3, r1
 800a75e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a766:	f023 010f 	bic.w	r1, r3, #15
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	430a      	orrs	r2, r1
 800a774:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4aa6      	ldr	r2, [pc, #664]	@ (800aa14 <UART_SetConfig+0x334>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d177      	bne.n	800a870 <UART_SetConfig+0x190>
 800a780:	4ba5      	ldr	r3, [pc, #660]	@ (800aa18 <UART_SetConfig+0x338>)
 800a782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a784:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a788:	2b28      	cmp	r3, #40	@ 0x28
 800a78a:	d86d      	bhi.n	800a868 <UART_SetConfig+0x188>
 800a78c:	a201      	add	r2, pc, #4	@ (adr r2, 800a794 <UART_SetConfig+0xb4>)
 800a78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a792:	bf00      	nop
 800a794:	0800a839 	.word	0x0800a839
 800a798:	0800a869 	.word	0x0800a869
 800a79c:	0800a869 	.word	0x0800a869
 800a7a0:	0800a869 	.word	0x0800a869
 800a7a4:	0800a869 	.word	0x0800a869
 800a7a8:	0800a869 	.word	0x0800a869
 800a7ac:	0800a869 	.word	0x0800a869
 800a7b0:	0800a869 	.word	0x0800a869
 800a7b4:	0800a841 	.word	0x0800a841
 800a7b8:	0800a869 	.word	0x0800a869
 800a7bc:	0800a869 	.word	0x0800a869
 800a7c0:	0800a869 	.word	0x0800a869
 800a7c4:	0800a869 	.word	0x0800a869
 800a7c8:	0800a869 	.word	0x0800a869
 800a7cc:	0800a869 	.word	0x0800a869
 800a7d0:	0800a869 	.word	0x0800a869
 800a7d4:	0800a849 	.word	0x0800a849
 800a7d8:	0800a869 	.word	0x0800a869
 800a7dc:	0800a869 	.word	0x0800a869
 800a7e0:	0800a869 	.word	0x0800a869
 800a7e4:	0800a869 	.word	0x0800a869
 800a7e8:	0800a869 	.word	0x0800a869
 800a7ec:	0800a869 	.word	0x0800a869
 800a7f0:	0800a869 	.word	0x0800a869
 800a7f4:	0800a851 	.word	0x0800a851
 800a7f8:	0800a869 	.word	0x0800a869
 800a7fc:	0800a869 	.word	0x0800a869
 800a800:	0800a869 	.word	0x0800a869
 800a804:	0800a869 	.word	0x0800a869
 800a808:	0800a869 	.word	0x0800a869
 800a80c:	0800a869 	.word	0x0800a869
 800a810:	0800a869 	.word	0x0800a869
 800a814:	0800a859 	.word	0x0800a859
 800a818:	0800a869 	.word	0x0800a869
 800a81c:	0800a869 	.word	0x0800a869
 800a820:	0800a869 	.word	0x0800a869
 800a824:	0800a869 	.word	0x0800a869
 800a828:	0800a869 	.word	0x0800a869
 800a82c:	0800a869 	.word	0x0800a869
 800a830:	0800a869 	.word	0x0800a869
 800a834:	0800a861 	.word	0x0800a861
 800a838:	2301      	movs	r3, #1
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83e:	e326      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a840:	2304      	movs	r3, #4
 800a842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a846:	e322      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a848:	2308      	movs	r3, #8
 800a84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84e:	e31e      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a850:	2310      	movs	r3, #16
 800a852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a856:	e31a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a858:	2320      	movs	r3, #32
 800a85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85e:	e316      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a860:	2340      	movs	r3, #64	@ 0x40
 800a862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a866:	e312      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a868:	2380      	movs	r3, #128	@ 0x80
 800a86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86e:	e30e      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a69      	ldr	r2, [pc, #420]	@ (800aa1c <UART_SetConfig+0x33c>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d130      	bne.n	800a8dc <UART_SetConfig+0x1fc>
 800a87a:	4b67      	ldr	r3, [pc, #412]	@ (800aa18 <UART_SetConfig+0x338>)
 800a87c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87e:	f003 0307 	and.w	r3, r3, #7
 800a882:	2b05      	cmp	r3, #5
 800a884:	d826      	bhi.n	800a8d4 <UART_SetConfig+0x1f4>
 800a886:	a201      	add	r2, pc, #4	@ (adr r2, 800a88c <UART_SetConfig+0x1ac>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8a5 	.word	0x0800a8a5
 800a890:	0800a8ad 	.word	0x0800a8ad
 800a894:	0800a8b5 	.word	0x0800a8b5
 800a898:	0800a8bd 	.word	0x0800a8bd
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8cd 	.word	0x0800a8cd
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8aa:	e2f0      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8ac:	2304      	movs	r3, #4
 800a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b2:	e2ec      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8b4:	2308      	movs	r3, #8
 800a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ba:	e2e8      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8bc:	2310      	movs	r3, #16
 800a8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c2:	e2e4      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8c4:	2320      	movs	r3, #32
 800a8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ca:	e2e0      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8cc:	2340      	movs	r3, #64	@ 0x40
 800a8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d2:	e2dc      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8d4:	2380      	movs	r3, #128	@ 0x80
 800a8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8da:	e2d8      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a4f      	ldr	r2, [pc, #316]	@ (800aa20 <UART_SetConfig+0x340>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d130      	bne.n	800a948 <UART_SetConfig+0x268>
 800a8e6:	4b4c      	ldr	r3, [pc, #304]	@ (800aa18 <UART_SetConfig+0x338>)
 800a8e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	d826      	bhi.n	800a940 <UART_SetConfig+0x260>
 800a8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f8 <UART_SetConfig+0x218>)
 800a8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f8:	0800a911 	.word	0x0800a911
 800a8fc:	0800a919 	.word	0x0800a919
 800a900:	0800a921 	.word	0x0800a921
 800a904:	0800a929 	.word	0x0800a929
 800a908:	0800a931 	.word	0x0800a931
 800a90c:	0800a939 	.word	0x0800a939
 800a910:	2300      	movs	r3, #0
 800a912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a916:	e2ba      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91e:	e2b6      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a920:	2308      	movs	r3, #8
 800a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a926:	e2b2      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a928:	2310      	movs	r3, #16
 800a92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92e:	e2ae      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a930:	2320      	movs	r3, #32
 800a932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a936:	e2aa      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a938:	2340      	movs	r3, #64	@ 0x40
 800a93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93e:	e2a6      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a940:	2380      	movs	r3, #128	@ 0x80
 800a942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a946:	e2a2      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a35      	ldr	r2, [pc, #212]	@ (800aa24 <UART_SetConfig+0x344>)
 800a94e:	4293      	cmp	r3, r2
 800a950:	d130      	bne.n	800a9b4 <UART_SetConfig+0x2d4>
 800a952:	4b31      	ldr	r3, [pc, #196]	@ (800aa18 <UART_SetConfig+0x338>)
 800a954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a956:	f003 0307 	and.w	r3, r3, #7
 800a95a:	2b05      	cmp	r3, #5
 800a95c:	d826      	bhi.n	800a9ac <UART_SetConfig+0x2cc>
 800a95e:	a201      	add	r2, pc, #4	@ (adr r2, 800a964 <UART_SetConfig+0x284>)
 800a960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a964:	0800a97d 	.word	0x0800a97d
 800a968:	0800a985 	.word	0x0800a985
 800a96c:	0800a98d 	.word	0x0800a98d
 800a970:	0800a995 	.word	0x0800a995
 800a974:	0800a99d 	.word	0x0800a99d
 800a978:	0800a9a5 	.word	0x0800a9a5
 800a97c:	2300      	movs	r3, #0
 800a97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a982:	e284      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a984:	2304      	movs	r3, #4
 800a986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98a:	e280      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a98c:	2308      	movs	r3, #8
 800a98e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a992:	e27c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a994:	2310      	movs	r3, #16
 800a996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99a:	e278      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a99c:	2320      	movs	r3, #32
 800a99e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a2:	e274      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a9a4:	2340      	movs	r3, #64	@ 0x40
 800a9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9aa:	e270      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a9ac:	2380      	movs	r3, #128	@ 0x80
 800a9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9b2:	e26c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a1b      	ldr	r2, [pc, #108]	@ (800aa28 <UART_SetConfig+0x348>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d142      	bne.n	800aa44 <UART_SetConfig+0x364>
 800a9be:	4b16      	ldr	r3, [pc, #88]	@ (800aa18 <UART_SetConfig+0x338>)
 800a9c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9c2:	f003 0307 	and.w	r3, r3, #7
 800a9c6:	2b05      	cmp	r3, #5
 800a9c8:	d838      	bhi.n	800aa3c <UART_SetConfig+0x35c>
 800a9ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a9d0 <UART_SetConfig+0x2f0>)
 800a9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d0:	0800a9e9 	.word	0x0800a9e9
 800a9d4:	0800a9f1 	.word	0x0800a9f1
 800a9d8:	0800a9f9 	.word	0x0800a9f9
 800a9dc:	0800aa01 	.word	0x0800aa01
 800a9e0:	0800aa2d 	.word	0x0800aa2d
 800a9e4:	0800aa35 	.word	0x0800aa35
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ee:	e24e      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a9f0:	2304      	movs	r3, #4
 800a9f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9f6:	e24a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800a9f8:	2308      	movs	r3, #8
 800a9fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9fe:	e246      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aa00:	2310      	movs	r3, #16
 800aa02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa06:	e242      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aa08:	cfff69f3 	.word	0xcfff69f3
 800aa0c:	58000c00 	.word	0x58000c00
 800aa10:	11fff4ff 	.word	0x11fff4ff
 800aa14:	40011000 	.word	0x40011000
 800aa18:	58024400 	.word	0x58024400
 800aa1c:	40004400 	.word	0x40004400
 800aa20:	40004800 	.word	0x40004800
 800aa24:	40004c00 	.word	0x40004c00
 800aa28:	40005000 	.word	0x40005000
 800aa2c:	2320      	movs	r3, #32
 800aa2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa32:	e22c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aa34:	2340      	movs	r3, #64	@ 0x40
 800aa36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa3a:	e228      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aa3c:	2380      	movs	r3, #128	@ 0x80
 800aa3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa42:	e224      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4ab1      	ldr	r2, [pc, #708]	@ (800ad10 <UART_SetConfig+0x630>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d176      	bne.n	800ab3c <UART_SetConfig+0x45c>
 800aa4e:	4bb1      	ldr	r3, [pc, #708]	@ (800ad14 <UART_SetConfig+0x634>)
 800aa50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa56:	2b28      	cmp	r3, #40	@ 0x28
 800aa58:	d86c      	bhi.n	800ab34 <UART_SetConfig+0x454>
 800aa5a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa60 <UART_SetConfig+0x380>)
 800aa5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa60:	0800ab05 	.word	0x0800ab05
 800aa64:	0800ab35 	.word	0x0800ab35
 800aa68:	0800ab35 	.word	0x0800ab35
 800aa6c:	0800ab35 	.word	0x0800ab35
 800aa70:	0800ab35 	.word	0x0800ab35
 800aa74:	0800ab35 	.word	0x0800ab35
 800aa78:	0800ab35 	.word	0x0800ab35
 800aa7c:	0800ab35 	.word	0x0800ab35
 800aa80:	0800ab0d 	.word	0x0800ab0d
 800aa84:	0800ab35 	.word	0x0800ab35
 800aa88:	0800ab35 	.word	0x0800ab35
 800aa8c:	0800ab35 	.word	0x0800ab35
 800aa90:	0800ab35 	.word	0x0800ab35
 800aa94:	0800ab35 	.word	0x0800ab35
 800aa98:	0800ab35 	.word	0x0800ab35
 800aa9c:	0800ab35 	.word	0x0800ab35
 800aaa0:	0800ab15 	.word	0x0800ab15
 800aaa4:	0800ab35 	.word	0x0800ab35
 800aaa8:	0800ab35 	.word	0x0800ab35
 800aaac:	0800ab35 	.word	0x0800ab35
 800aab0:	0800ab35 	.word	0x0800ab35
 800aab4:	0800ab35 	.word	0x0800ab35
 800aab8:	0800ab35 	.word	0x0800ab35
 800aabc:	0800ab35 	.word	0x0800ab35
 800aac0:	0800ab1d 	.word	0x0800ab1d
 800aac4:	0800ab35 	.word	0x0800ab35
 800aac8:	0800ab35 	.word	0x0800ab35
 800aacc:	0800ab35 	.word	0x0800ab35
 800aad0:	0800ab35 	.word	0x0800ab35
 800aad4:	0800ab35 	.word	0x0800ab35
 800aad8:	0800ab35 	.word	0x0800ab35
 800aadc:	0800ab35 	.word	0x0800ab35
 800aae0:	0800ab25 	.word	0x0800ab25
 800aae4:	0800ab35 	.word	0x0800ab35
 800aae8:	0800ab35 	.word	0x0800ab35
 800aaec:	0800ab35 	.word	0x0800ab35
 800aaf0:	0800ab35 	.word	0x0800ab35
 800aaf4:	0800ab35 	.word	0x0800ab35
 800aaf8:	0800ab35 	.word	0x0800ab35
 800aafc:	0800ab35 	.word	0x0800ab35
 800ab00:	0800ab2d 	.word	0x0800ab2d
 800ab04:	2301      	movs	r3, #1
 800ab06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0a:	e1c0      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab0c:	2304      	movs	r3, #4
 800ab0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab12:	e1bc      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab14:	2308      	movs	r3, #8
 800ab16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1a:	e1b8      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab1c:	2310      	movs	r3, #16
 800ab1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab22:	e1b4      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab24:	2320      	movs	r3, #32
 800ab26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2a:	e1b0      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab2c:	2340      	movs	r3, #64	@ 0x40
 800ab2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab32:	e1ac      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab34:	2380      	movs	r3, #128	@ 0x80
 800ab36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3a:	e1a8      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a75      	ldr	r2, [pc, #468]	@ (800ad18 <UART_SetConfig+0x638>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d130      	bne.n	800aba8 <UART_SetConfig+0x4c8>
 800ab46:	4b73      	ldr	r3, [pc, #460]	@ (800ad14 <UART_SetConfig+0x634>)
 800ab48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab4a:	f003 0307 	and.w	r3, r3, #7
 800ab4e:	2b05      	cmp	r3, #5
 800ab50:	d826      	bhi.n	800aba0 <UART_SetConfig+0x4c0>
 800ab52:	a201      	add	r2, pc, #4	@ (adr r2, 800ab58 <UART_SetConfig+0x478>)
 800ab54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab58:	0800ab71 	.word	0x0800ab71
 800ab5c:	0800ab79 	.word	0x0800ab79
 800ab60:	0800ab81 	.word	0x0800ab81
 800ab64:	0800ab89 	.word	0x0800ab89
 800ab68:	0800ab91 	.word	0x0800ab91
 800ab6c:	0800ab99 	.word	0x0800ab99
 800ab70:	2300      	movs	r3, #0
 800ab72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab76:	e18a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab78:	2304      	movs	r3, #4
 800ab7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7e:	e186      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab80:	2308      	movs	r3, #8
 800ab82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab86:	e182      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab88:	2310      	movs	r3, #16
 800ab8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8e:	e17e      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab90:	2320      	movs	r3, #32
 800ab92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab96:	e17a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ab98:	2340      	movs	r3, #64	@ 0x40
 800ab9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9e:	e176      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aba0:	2380      	movs	r3, #128	@ 0x80
 800aba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba6:	e172      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a5b      	ldr	r2, [pc, #364]	@ (800ad1c <UART_SetConfig+0x63c>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d130      	bne.n	800ac14 <UART_SetConfig+0x534>
 800abb2:	4b58      	ldr	r3, [pc, #352]	@ (800ad14 <UART_SetConfig+0x634>)
 800abb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abb6:	f003 0307 	and.w	r3, r3, #7
 800abba:	2b05      	cmp	r3, #5
 800abbc:	d826      	bhi.n	800ac0c <UART_SetConfig+0x52c>
 800abbe:	a201      	add	r2, pc, #4	@ (adr r2, 800abc4 <UART_SetConfig+0x4e4>)
 800abc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc4:	0800abdd 	.word	0x0800abdd
 800abc8:	0800abe5 	.word	0x0800abe5
 800abcc:	0800abed 	.word	0x0800abed
 800abd0:	0800abf5 	.word	0x0800abf5
 800abd4:	0800abfd 	.word	0x0800abfd
 800abd8:	0800ac05 	.word	0x0800ac05
 800abdc:	2300      	movs	r3, #0
 800abde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe2:	e154      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800abe4:	2304      	movs	r3, #4
 800abe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abea:	e150      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800abec:	2308      	movs	r3, #8
 800abee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf2:	e14c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800abf4:	2310      	movs	r3, #16
 800abf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfa:	e148      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800abfc:	2320      	movs	r3, #32
 800abfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac02:	e144      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ac04:	2340      	movs	r3, #64	@ 0x40
 800ac06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0a:	e140      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ac0c:	2380      	movs	r3, #128	@ 0x80
 800ac0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac12:	e13c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ac14:	697b      	ldr	r3, [r7, #20]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a41      	ldr	r2, [pc, #260]	@ (800ad20 <UART_SetConfig+0x640>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	f040 8082 	bne.w	800ad24 <UART_SetConfig+0x644>
 800ac20:	4b3c      	ldr	r3, [pc, #240]	@ (800ad14 <UART_SetConfig+0x634>)
 800ac22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac28:	2b28      	cmp	r3, #40	@ 0x28
 800ac2a:	d86d      	bhi.n	800ad08 <UART_SetConfig+0x628>
 800ac2c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac34 <UART_SetConfig+0x554>)
 800ac2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac32:	bf00      	nop
 800ac34:	0800acd9 	.word	0x0800acd9
 800ac38:	0800ad09 	.word	0x0800ad09
 800ac3c:	0800ad09 	.word	0x0800ad09
 800ac40:	0800ad09 	.word	0x0800ad09
 800ac44:	0800ad09 	.word	0x0800ad09
 800ac48:	0800ad09 	.word	0x0800ad09
 800ac4c:	0800ad09 	.word	0x0800ad09
 800ac50:	0800ad09 	.word	0x0800ad09
 800ac54:	0800ace1 	.word	0x0800ace1
 800ac58:	0800ad09 	.word	0x0800ad09
 800ac5c:	0800ad09 	.word	0x0800ad09
 800ac60:	0800ad09 	.word	0x0800ad09
 800ac64:	0800ad09 	.word	0x0800ad09
 800ac68:	0800ad09 	.word	0x0800ad09
 800ac6c:	0800ad09 	.word	0x0800ad09
 800ac70:	0800ad09 	.word	0x0800ad09
 800ac74:	0800ace9 	.word	0x0800ace9
 800ac78:	0800ad09 	.word	0x0800ad09
 800ac7c:	0800ad09 	.word	0x0800ad09
 800ac80:	0800ad09 	.word	0x0800ad09
 800ac84:	0800ad09 	.word	0x0800ad09
 800ac88:	0800ad09 	.word	0x0800ad09
 800ac8c:	0800ad09 	.word	0x0800ad09
 800ac90:	0800ad09 	.word	0x0800ad09
 800ac94:	0800acf1 	.word	0x0800acf1
 800ac98:	0800ad09 	.word	0x0800ad09
 800ac9c:	0800ad09 	.word	0x0800ad09
 800aca0:	0800ad09 	.word	0x0800ad09
 800aca4:	0800ad09 	.word	0x0800ad09
 800aca8:	0800ad09 	.word	0x0800ad09
 800acac:	0800ad09 	.word	0x0800ad09
 800acb0:	0800ad09 	.word	0x0800ad09
 800acb4:	0800acf9 	.word	0x0800acf9
 800acb8:	0800ad09 	.word	0x0800ad09
 800acbc:	0800ad09 	.word	0x0800ad09
 800acc0:	0800ad09 	.word	0x0800ad09
 800acc4:	0800ad09 	.word	0x0800ad09
 800acc8:	0800ad09 	.word	0x0800ad09
 800accc:	0800ad09 	.word	0x0800ad09
 800acd0:	0800ad09 	.word	0x0800ad09
 800acd4:	0800ad01 	.word	0x0800ad01
 800acd8:	2301      	movs	r3, #1
 800acda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acde:	e0d6      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ace0:	2304      	movs	r3, #4
 800ace2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ace6:	e0d2      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ace8:	2308      	movs	r3, #8
 800acea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acee:	e0ce      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800acf0:	2310      	movs	r3, #16
 800acf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acf6:	e0ca      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800acf8:	2320      	movs	r3, #32
 800acfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acfe:	e0c6      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ad00:	2340      	movs	r3, #64	@ 0x40
 800ad02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad06:	e0c2      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ad08:	2380      	movs	r3, #128	@ 0x80
 800ad0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad0e:	e0be      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ad10:	40011400 	.word	0x40011400
 800ad14:	58024400 	.word	0x58024400
 800ad18:	40007800 	.word	0x40007800
 800ad1c:	40007c00 	.word	0x40007c00
 800ad20:	40011800 	.word	0x40011800
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4aad      	ldr	r2, [pc, #692]	@ (800afe0 <UART_SetConfig+0x900>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d176      	bne.n	800ae1c <UART_SetConfig+0x73c>
 800ad2e:	4bad      	ldr	r3, [pc, #692]	@ (800afe4 <UART_SetConfig+0x904>)
 800ad30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad36:	2b28      	cmp	r3, #40	@ 0x28
 800ad38:	d86c      	bhi.n	800ae14 <UART_SetConfig+0x734>
 800ad3a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad40 <UART_SetConfig+0x660>)
 800ad3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad40:	0800ade5 	.word	0x0800ade5
 800ad44:	0800ae15 	.word	0x0800ae15
 800ad48:	0800ae15 	.word	0x0800ae15
 800ad4c:	0800ae15 	.word	0x0800ae15
 800ad50:	0800ae15 	.word	0x0800ae15
 800ad54:	0800ae15 	.word	0x0800ae15
 800ad58:	0800ae15 	.word	0x0800ae15
 800ad5c:	0800ae15 	.word	0x0800ae15
 800ad60:	0800aded 	.word	0x0800aded
 800ad64:	0800ae15 	.word	0x0800ae15
 800ad68:	0800ae15 	.word	0x0800ae15
 800ad6c:	0800ae15 	.word	0x0800ae15
 800ad70:	0800ae15 	.word	0x0800ae15
 800ad74:	0800ae15 	.word	0x0800ae15
 800ad78:	0800ae15 	.word	0x0800ae15
 800ad7c:	0800ae15 	.word	0x0800ae15
 800ad80:	0800adf5 	.word	0x0800adf5
 800ad84:	0800ae15 	.word	0x0800ae15
 800ad88:	0800ae15 	.word	0x0800ae15
 800ad8c:	0800ae15 	.word	0x0800ae15
 800ad90:	0800ae15 	.word	0x0800ae15
 800ad94:	0800ae15 	.word	0x0800ae15
 800ad98:	0800ae15 	.word	0x0800ae15
 800ad9c:	0800ae15 	.word	0x0800ae15
 800ada0:	0800adfd 	.word	0x0800adfd
 800ada4:	0800ae15 	.word	0x0800ae15
 800ada8:	0800ae15 	.word	0x0800ae15
 800adac:	0800ae15 	.word	0x0800ae15
 800adb0:	0800ae15 	.word	0x0800ae15
 800adb4:	0800ae15 	.word	0x0800ae15
 800adb8:	0800ae15 	.word	0x0800ae15
 800adbc:	0800ae15 	.word	0x0800ae15
 800adc0:	0800ae05 	.word	0x0800ae05
 800adc4:	0800ae15 	.word	0x0800ae15
 800adc8:	0800ae15 	.word	0x0800ae15
 800adcc:	0800ae15 	.word	0x0800ae15
 800add0:	0800ae15 	.word	0x0800ae15
 800add4:	0800ae15 	.word	0x0800ae15
 800add8:	0800ae15 	.word	0x0800ae15
 800addc:	0800ae15 	.word	0x0800ae15
 800ade0:	0800ae0d 	.word	0x0800ae0d
 800ade4:	2301      	movs	r3, #1
 800ade6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adea:	e050      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800adec:	2304      	movs	r3, #4
 800adee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf2:	e04c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800adf4:	2308      	movs	r3, #8
 800adf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfa:	e048      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800adfc:	2310      	movs	r3, #16
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e044      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae04:	2320      	movs	r3, #32
 800ae06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0a:	e040      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae0c:	2340      	movs	r3, #64	@ 0x40
 800ae0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae12:	e03c      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae14:	2380      	movs	r3, #128	@ 0x80
 800ae16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae1a:	e038      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a71      	ldr	r2, [pc, #452]	@ (800afe8 <UART_SetConfig+0x908>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d130      	bne.n	800ae88 <UART_SetConfig+0x7a8>
 800ae26:	4b6f      	ldr	r3, [pc, #444]	@ (800afe4 <UART_SetConfig+0x904>)
 800ae28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae2a:	f003 0307 	and.w	r3, r3, #7
 800ae2e:	2b05      	cmp	r3, #5
 800ae30:	d826      	bhi.n	800ae80 <UART_SetConfig+0x7a0>
 800ae32:	a201      	add	r2, pc, #4	@ (adr r2, 800ae38 <UART_SetConfig+0x758>)
 800ae34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae38:	0800ae51 	.word	0x0800ae51
 800ae3c:	0800ae59 	.word	0x0800ae59
 800ae40:	0800ae61 	.word	0x0800ae61
 800ae44:	0800ae69 	.word	0x0800ae69
 800ae48:	0800ae71 	.word	0x0800ae71
 800ae4c:	0800ae79 	.word	0x0800ae79
 800ae50:	2302      	movs	r3, #2
 800ae52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae56:	e01a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae58:	2304      	movs	r3, #4
 800ae5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae5e:	e016      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae60:	2308      	movs	r3, #8
 800ae62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae66:	e012      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae68:	2310      	movs	r3, #16
 800ae6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6e:	e00e      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae70:	2320      	movs	r3, #32
 800ae72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae76:	e00a      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae78:	2340      	movs	r3, #64	@ 0x40
 800ae7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7e:	e006      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae80:	2380      	movs	r3, #128	@ 0x80
 800ae82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae86:	e002      	b.n	800ae8e <UART_SetConfig+0x7ae>
 800ae88:	2380      	movs	r3, #128	@ 0x80
 800ae8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a55      	ldr	r2, [pc, #340]	@ (800afe8 <UART_SetConfig+0x908>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	f040 80f8 	bne.w	800b08a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ae9e:	2b20      	cmp	r3, #32
 800aea0:	dc46      	bgt.n	800af30 <UART_SetConfig+0x850>
 800aea2:	2b02      	cmp	r3, #2
 800aea4:	db75      	blt.n	800af92 <UART_SetConfig+0x8b2>
 800aea6:	3b02      	subs	r3, #2
 800aea8:	2b1e      	cmp	r3, #30
 800aeaa:	d872      	bhi.n	800af92 <UART_SetConfig+0x8b2>
 800aeac:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb4 <UART_SetConfig+0x7d4>)
 800aeae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb2:	bf00      	nop
 800aeb4:	0800af37 	.word	0x0800af37
 800aeb8:	0800af93 	.word	0x0800af93
 800aebc:	0800af3f 	.word	0x0800af3f
 800aec0:	0800af93 	.word	0x0800af93
 800aec4:	0800af93 	.word	0x0800af93
 800aec8:	0800af93 	.word	0x0800af93
 800aecc:	0800af4f 	.word	0x0800af4f
 800aed0:	0800af93 	.word	0x0800af93
 800aed4:	0800af93 	.word	0x0800af93
 800aed8:	0800af93 	.word	0x0800af93
 800aedc:	0800af93 	.word	0x0800af93
 800aee0:	0800af93 	.word	0x0800af93
 800aee4:	0800af93 	.word	0x0800af93
 800aee8:	0800af93 	.word	0x0800af93
 800aeec:	0800af5f 	.word	0x0800af5f
 800aef0:	0800af93 	.word	0x0800af93
 800aef4:	0800af93 	.word	0x0800af93
 800aef8:	0800af93 	.word	0x0800af93
 800aefc:	0800af93 	.word	0x0800af93
 800af00:	0800af93 	.word	0x0800af93
 800af04:	0800af93 	.word	0x0800af93
 800af08:	0800af93 	.word	0x0800af93
 800af0c:	0800af93 	.word	0x0800af93
 800af10:	0800af93 	.word	0x0800af93
 800af14:	0800af93 	.word	0x0800af93
 800af18:	0800af93 	.word	0x0800af93
 800af1c:	0800af93 	.word	0x0800af93
 800af20:	0800af93 	.word	0x0800af93
 800af24:	0800af93 	.word	0x0800af93
 800af28:	0800af93 	.word	0x0800af93
 800af2c:	0800af85 	.word	0x0800af85
 800af30:	2b40      	cmp	r3, #64	@ 0x40
 800af32:	d02a      	beq.n	800af8a <UART_SetConfig+0x8aa>
 800af34:	e02d      	b.n	800af92 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af36:	f7fc fa55 	bl	80073e4 <HAL_RCCEx_GetD3PCLK1Freq>
 800af3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af3c:	e02f      	b.n	800af9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af42:	4618      	mov	r0, r3
 800af44:	f7fc fa64 	bl	8007410 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af4c:	e027      	b.n	800af9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af4e:	f107 0318 	add.w	r3, r7, #24
 800af52:	4618      	mov	r0, r3
 800af54:	f7fc fbb0 	bl	80076b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af58:	69fb      	ldr	r3, [r7, #28]
 800af5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af5c:	e01f      	b.n	800af9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af5e:	4b21      	ldr	r3, [pc, #132]	@ (800afe4 <UART_SetConfig+0x904>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f003 0320 	and.w	r3, r3, #32
 800af66:	2b00      	cmp	r3, #0
 800af68:	d009      	beq.n	800af7e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af6a:	4b1e      	ldr	r3, [pc, #120]	@ (800afe4 <UART_SetConfig+0x904>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	08db      	lsrs	r3, r3, #3
 800af70:	f003 0303 	and.w	r3, r3, #3
 800af74:	4a1d      	ldr	r2, [pc, #116]	@ (800afec <UART_SetConfig+0x90c>)
 800af76:	fa22 f303 	lsr.w	r3, r2, r3
 800af7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af7c:	e00f      	b.n	800af9e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800af7e:	4b1b      	ldr	r3, [pc, #108]	@ (800afec <UART_SetConfig+0x90c>)
 800af80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af82:	e00c      	b.n	800af9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af84:	4b1a      	ldr	r3, [pc, #104]	@ (800aff0 <UART_SetConfig+0x910>)
 800af86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af88:	e009      	b.n	800af9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af90:	e005      	b.n	800af9e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800af92:	2300      	movs	r3, #0
 800af94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800af96:	2301      	movs	r3, #1
 800af98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800af9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800af9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 81ee 	beq.w	800b382 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afaa:	4a12      	ldr	r2, [pc, #72]	@ (800aff4 <UART_SetConfig+0x914>)
 800afac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afb0:	461a      	mov	r2, r3
 800afb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb4:	fbb3 f3f2 	udiv	r3, r3, r2
 800afb8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	685a      	ldr	r2, [r3, #4]
 800afbe:	4613      	mov	r3, r2
 800afc0:	005b      	lsls	r3, r3, #1
 800afc2:	4413      	add	r3, r2
 800afc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d305      	bcc.n	800afd6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d910      	bls.n	800aff8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800afdc:	e1d1      	b.n	800b382 <UART_SetConfig+0xca2>
 800afde:	bf00      	nop
 800afe0:	40011c00 	.word	0x40011c00
 800afe4:	58024400 	.word	0x58024400
 800afe8:	58000c00 	.word	0x58000c00
 800afec:	03d09000 	.word	0x03d09000
 800aff0:	003d0900 	.word	0x003d0900
 800aff4:	080109b8 	.word	0x080109b8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800affa:	2200      	movs	r2, #0
 800affc:	60bb      	str	r3, [r7, #8]
 800affe:	60fa      	str	r2, [r7, #12]
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b004:	4ac0      	ldr	r2, [pc, #768]	@ (800b308 <UART_SetConfig+0xc28>)
 800b006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	2200      	movs	r2, #0
 800b00e:	603b      	str	r3, [r7, #0]
 800b010:	607a      	str	r2, [r7, #4]
 800b012:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b01a:	f7f5 f979 	bl	8000310 <__aeabi_uldivmod>
 800b01e:	4602      	mov	r2, r0
 800b020:	460b      	mov	r3, r1
 800b022:	4610      	mov	r0, r2
 800b024:	4619      	mov	r1, r3
 800b026:	f04f 0200 	mov.w	r2, #0
 800b02a:	f04f 0300 	mov.w	r3, #0
 800b02e:	020b      	lsls	r3, r1, #8
 800b030:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b034:	0202      	lsls	r2, r0, #8
 800b036:	6979      	ldr	r1, [r7, #20]
 800b038:	6849      	ldr	r1, [r1, #4]
 800b03a:	0849      	lsrs	r1, r1, #1
 800b03c:	2000      	movs	r0, #0
 800b03e:	460c      	mov	r4, r1
 800b040:	4605      	mov	r5, r0
 800b042:	eb12 0804 	adds.w	r8, r2, r4
 800b046:	eb43 0905 	adc.w	r9, r3, r5
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	469a      	mov	sl, r3
 800b052:	4693      	mov	fp, r2
 800b054:	4652      	mov	r2, sl
 800b056:	465b      	mov	r3, fp
 800b058:	4640      	mov	r0, r8
 800b05a:	4649      	mov	r1, r9
 800b05c:	f7f5 f958 	bl	8000310 <__aeabi_uldivmod>
 800b060:	4602      	mov	r2, r0
 800b062:	460b      	mov	r3, r1
 800b064:	4613      	mov	r3, r2
 800b066:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b06a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b06e:	d308      	bcc.n	800b082 <UART_SetConfig+0x9a2>
 800b070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b076:	d204      	bcs.n	800b082 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b07e:	60da      	str	r2, [r3, #12]
 800b080:	e17f      	b.n	800b382 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b082:	2301      	movs	r3, #1
 800b084:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b088:	e17b      	b.n	800b382 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	69db      	ldr	r3, [r3, #28]
 800b08e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b092:	f040 80bd 	bne.w	800b210 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b096:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b09a:	2b20      	cmp	r3, #32
 800b09c:	dc48      	bgt.n	800b130 <UART_SetConfig+0xa50>
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	db7b      	blt.n	800b19a <UART_SetConfig+0xaba>
 800b0a2:	2b20      	cmp	r3, #32
 800b0a4:	d879      	bhi.n	800b19a <UART_SetConfig+0xaba>
 800b0a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b0ac <UART_SetConfig+0x9cc>)
 800b0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0ac:	0800b137 	.word	0x0800b137
 800b0b0:	0800b13f 	.word	0x0800b13f
 800b0b4:	0800b19b 	.word	0x0800b19b
 800b0b8:	0800b19b 	.word	0x0800b19b
 800b0bc:	0800b147 	.word	0x0800b147
 800b0c0:	0800b19b 	.word	0x0800b19b
 800b0c4:	0800b19b 	.word	0x0800b19b
 800b0c8:	0800b19b 	.word	0x0800b19b
 800b0cc:	0800b157 	.word	0x0800b157
 800b0d0:	0800b19b 	.word	0x0800b19b
 800b0d4:	0800b19b 	.word	0x0800b19b
 800b0d8:	0800b19b 	.word	0x0800b19b
 800b0dc:	0800b19b 	.word	0x0800b19b
 800b0e0:	0800b19b 	.word	0x0800b19b
 800b0e4:	0800b19b 	.word	0x0800b19b
 800b0e8:	0800b19b 	.word	0x0800b19b
 800b0ec:	0800b167 	.word	0x0800b167
 800b0f0:	0800b19b 	.word	0x0800b19b
 800b0f4:	0800b19b 	.word	0x0800b19b
 800b0f8:	0800b19b 	.word	0x0800b19b
 800b0fc:	0800b19b 	.word	0x0800b19b
 800b100:	0800b19b 	.word	0x0800b19b
 800b104:	0800b19b 	.word	0x0800b19b
 800b108:	0800b19b 	.word	0x0800b19b
 800b10c:	0800b19b 	.word	0x0800b19b
 800b110:	0800b19b 	.word	0x0800b19b
 800b114:	0800b19b 	.word	0x0800b19b
 800b118:	0800b19b 	.word	0x0800b19b
 800b11c:	0800b19b 	.word	0x0800b19b
 800b120:	0800b19b 	.word	0x0800b19b
 800b124:	0800b19b 	.word	0x0800b19b
 800b128:	0800b19b 	.word	0x0800b19b
 800b12c:	0800b18d 	.word	0x0800b18d
 800b130:	2b40      	cmp	r3, #64	@ 0x40
 800b132:	d02e      	beq.n	800b192 <UART_SetConfig+0xab2>
 800b134:	e031      	b.n	800b19a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b136:	f7fa ff47 	bl	8005fc8 <HAL_RCC_GetPCLK1Freq>
 800b13a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b13c:	e033      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b13e:	f7fa ff59 	bl	8005ff4 <HAL_RCC_GetPCLK2Freq>
 800b142:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b144:	e02f      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7fc f960 	bl	8007410 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b154:	e027      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b156:	f107 0318 	add.w	r3, r7, #24
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7fc faac 	bl	80076b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b164:	e01f      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b166:	4b69      	ldr	r3, [pc, #420]	@ (800b30c <UART_SetConfig+0xc2c>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f003 0320 	and.w	r3, r3, #32
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d009      	beq.n	800b186 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b172:	4b66      	ldr	r3, [pc, #408]	@ (800b30c <UART_SetConfig+0xc2c>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	08db      	lsrs	r3, r3, #3
 800b178:	f003 0303 	and.w	r3, r3, #3
 800b17c:	4a64      	ldr	r2, [pc, #400]	@ (800b310 <UART_SetConfig+0xc30>)
 800b17e:	fa22 f303 	lsr.w	r3, r2, r3
 800b182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b184:	e00f      	b.n	800b1a6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b186:	4b62      	ldr	r3, [pc, #392]	@ (800b310 <UART_SetConfig+0xc30>)
 800b188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b18a:	e00c      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b18c:	4b61      	ldr	r3, [pc, #388]	@ (800b314 <UART_SetConfig+0xc34>)
 800b18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b190:	e009      	b.n	800b1a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b198:	e005      	b.n	800b1a6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b19a:	2300      	movs	r3, #0
 800b19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 80ea 	beq.w	800b382 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1b2:	4a55      	ldr	r2, [pc, #340]	@ (800b308 <UART_SetConfig+0xc28>)
 800b1b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1c0:	005a      	lsls	r2, r3, #1
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	085b      	lsrs	r3, r3, #1
 800b1c8:	441a      	add	r2, r3
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d6:	2b0f      	cmp	r3, #15
 800b1d8:	d916      	bls.n	800b208 <UART_SetConfig+0xb28>
 800b1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1e0:	d212      	bcs.n	800b208 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	f023 030f 	bic.w	r3, r3, #15
 800b1ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ee:	085b      	lsrs	r3, r3, #1
 800b1f0:	b29b      	uxth	r3, r3
 800b1f2:	f003 0307 	and.w	r3, r3, #7
 800b1f6:	b29a      	uxth	r2, r3
 800b1f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b204:	60da      	str	r2, [r3, #12]
 800b206:	e0bc      	b.n	800b382 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b20e:	e0b8      	b.n	800b382 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b210:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b214:	2b20      	cmp	r3, #32
 800b216:	dc4b      	bgt.n	800b2b0 <UART_SetConfig+0xbd0>
 800b218:	2b00      	cmp	r3, #0
 800b21a:	f2c0 8087 	blt.w	800b32c <UART_SetConfig+0xc4c>
 800b21e:	2b20      	cmp	r3, #32
 800b220:	f200 8084 	bhi.w	800b32c <UART_SetConfig+0xc4c>
 800b224:	a201      	add	r2, pc, #4	@ (adr r2, 800b22c <UART_SetConfig+0xb4c>)
 800b226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b22a:	bf00      	nop
 800b22c:	0800b2b7 	.word	0x0800b2b7
 800b230:	0800b2bf 	.word	0x0800b2bf
 800b234:	0800b32d 	.word	0x0800b32d
 800b238:	0800b32d 	.word	0x0800b32d
 800b23c:	0800b2c7 	.word	0x0800b2c7
 800b240:	0800b32d 	.word	0x0800b32d
 800b244:	0800b32d 	.word	0x0800b32d
 800b248:	0800b32d 	.word	0x0800b32d
 800b24c:	0800b2d7 	.word	0x0800b2d7
 800b250:	0800b32d 	.word	0x0800b32d
 800b254:	0800b32d 	.word	0x0800b32d
 800b258:	0800b32d 	.word	0x0800b32d
 800b25c:	0800b32d 	.word	0x0800b32d
 800b260:	0800b32d 	.word	0x0800b32d
 800b264:	0800b32d 	.word	0x0800b32d
 800b268:	0800b32d 	.word	0x0800b32d
 800b26c:	0800b2e7 	.word	0x0800b2e7
 800b270:	0800b32d 	.word	0x0800b32d
 800b274:	0800b32d 	.word	0x0800b32d
 800b278:	0800b32d 	.word	0x0800b32d
 800b27c:	0800b32d 	.word	0x0800b32d
 800b280:	0800b32d 	.word	0x0800b32d
 800b284:	0800b32d 	.word	0x0800b32d
 800b288:	0800b32d 	.word	0x0800b32d
 800b28c:	0800b32d 	.word	0x0800b32d
 800b290:	0800b32d 	.word	0x0800b32d
 800b294:	0800b32d 	.word	0x0800b32d
 800b298:	0800b32d 	.word	0x0800b32d
 800b29c:	0800b32d 	.word	0x0800b32d
 800b2a0:	0800b32d 	.word	0x0800b32d
 800b2a4:	0800b32d 	.word	0x0800b32d
 800b2a8:	0800b32d 	.word	0x0800b32d
 800b2ac:	0800b31f 	.word	0x0800b31f
 800b2b0:	2b40      	cmp	r3, #64	@ 0x40
 800b2b2:	d037      	beq.n	800b324 <UART_SetConfig+0xc44>
 800b2b4:	e03a      	b.n	800b32c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2b6:	f7fa fe87 	bl	8005fc8 <HAL_RCC_GetPCLK1Freq>
 800b2ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2bc:	e03c      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2be:	f7fa fe99 	bl	8005ff4 <HAL_RCC_GetPCLK2Freq>
 800b2c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2c4:	e038      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f7fc f8a0 	bl	8007410 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2d4:	e030      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2d6:	f107 0318 	add.w	r3, r7, #24
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fc f9ec 	bl	80076b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b2e0:	69fb      	ldr	r3, [r7, #28]
 800b2e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2e4:	e028      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2e6:	4b09      	ldr	r3, [pc, #36]	@ (800b30c <UART_SetConfig+0xc2c>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f003 0320 	and.w	r3, r3, #32
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d012      	beq.n	800b318 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b2f2:	4b06      	ldr	r3, [pc, #24]	@ (800b30c <UART_SetConfig+0xc2c>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	08db      	lsrs	r3, r3, #3
 800b2f8:	f003 0303 	and.w	r3, r3, #3
 800b2fc:	4a04      	ldr	r2, [pc, #16]	@ (800b310 <UART_SetConfig+0xc30>)
 800b2fe:	fa22 f303 	lsr.w	r3, r2, r3
 800b302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b304:	e018      	b.n	800b338 <UART_SetConfig+0xc58>
 800b306:	bf00      	nop
 800b308:	080109b8 	.word	0x080109b8
 800b30c:	58024400 	.word	0x58024400
 800b310:	03d09000 	.word	0x03d09000
 800b314:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800b318:	4b24      	ldr	r3, [pc, #144]	@ (800b3ac <UART_SetConfig+0xccc>)
 800b31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b31c:	e00c      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b31e:	4b24      	ldr	r3, [pc, #144]	@ (800b3b0 <UART_SetConfig+0xcd0>)
 800b320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b322:	e009      	b.n	800b338 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b324:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b32a:	e005      	b.n	800b338 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800b32c:	2300      	movs	r3, #0
 800b32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b336:	bf00      	nop
    }

    if (pclk != 0U)
 800b338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d021      	beq.n	800b382 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b342:	4a1c      	ldr	r2, [pc, #112]	@ (800b3b4 <UART_SetConfig+0xcd4>)
 800b344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b348:	461a      	mov	r2, r3
 800b34a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b34c:	fbb3 f2f2 	udiv	r2, r3, r2
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	085b      	lsrs	r3, r3, #1
 800b356:	441a      	add	r2, r3
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b360:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b364:	2b0f      	cmp	r3, #15
 800b366:	d909      	bls.n	800b37c <UART_SetConfig+0xc9c>
 800b368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b36e:	d205      	bcs.n	800b37c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b372:	b29a      	uxth	r2, r3
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	60da      	str	r2, [r3, #12]
 800b37a:	e002      	b.n	800b382 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	2201      	movs	r2, #1
 800b386:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	2201      	movs	r2, #1
 800b38e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	2200      	movs	r2, #0
 800b396:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	2200      	movs	r2, #0
 800b39c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b39e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3748      	adds	r7, #72	@ 0x48
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3ac:	03d09000 	.word	0x03d09000
 800b3b0:	003d0900 	.word	0x003d0900
 800b3b4:	080109b8 	.word	0x080109b8

0800b3b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b083      	sub	sp, #12
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3c4:	f003 0308 	and.w	r3, r3, #8
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00a      	beq.n	800b3e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	430a      	orrs	r2, r1
 800b3e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3e6:	f003 0301 	and.w	r3, r3, #1
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00a      	beq.n	800b404 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	430a      	orrs	r2, r1
 800b402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b408:	f003 0302 	and.w	r3, r3, #2
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d00a      	beq.n	800b426 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	430a      	orrs	r2, r1
 800b424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b42a:	f003 0304 	and.w	r3, r3, #4
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00a      	beq.n	800b448 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	430a      	orrs	r2, r1
 800b446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b44c:	f003 0310 	and.w	r3, r3, #16
 800b450:	2b00      	cmp	r3, #0
 800b452:	d00a      	beq.n	800b46a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	430a      	orrs	r2, r1
 800b468:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b46e:	f003 0320 	and.w	r3, r3, #32
 800b472:	2b00      	cmp	r3, #0
 800b474:	d00a      	beq.n	800b48c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	689b      	ldr	r3, [r3, #8]
 800b47c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	430a      	orrs	r2, r1
 800b48a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b494:	2b00      	cmp	r3, #0
 800b496:	d01a      	beq.n	800b4ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	430a      	orrs	r2, r1
 800b4ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4b6:	d10a      	bne.n	800b4ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d00a      	beq.n	800b4f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	685b      	ldr	r3, [r3, #4]
 800b4e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	430a      	orrs	r2, r1
 800b4ee:	605a      	str	r2, [r3, #4]
  }
}
 800b4f0:	bf00      	nop
 800b4f2:	370c      	adds	r7, #12
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b098      	sub	sp, #96	@ 0x60
 800b500:	af02      	add	r7, sp, #8
 800b502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2200      	movs	r2, #0
 800b508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b50c:	f7f7 fb8e 	bl	8002c2c <HAL_GetTick>
 800b510:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 0308 	and.w	r3, r3, #8
 800b51c:	2b08      	cmp	r3, #8
 800b51e:	d12f      	bne.n	800b580 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b520:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b528:	2200      	movs	r2, #0
 800b52a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f000 f88e 	bl	800b650 <UART_WaitOnFlagUntilTimeout>
 800b534:	4603      	mov	r3, r0
 800b536:	2b00      	cmp	r3, #0
 800b538:	d022      	beq.n	800b580 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b542:	e853 3f00 	ldrex	r3, [r3]
 800b546:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b54a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b54e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	461a      	mov	r2, r3
 800b556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b558:	647b      	str	r3, [r7, #68]	@ 0x44
 800b55a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b55c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b55e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b560:	e841 2300 	strex	r3, r2, [r1]
 800b564:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d1e6      	bne.n	800b53a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2220      	movs	r2, #32
 800b570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b57c:	2303      	movs	r3, #3
 800b57e:	e063      	b.n	800b648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f003 0304 	and.w	r3, r3, #4
 800b58a:	2b04      	cmp	r3, #4
 800b58c:	d149      	bne.n	800b622 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b58e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b592:	9300      	str	r3, [sp, #0]
 800b594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b596:	2200      	movs	r2, #0
 800b598:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 f857 	bl	800b650 <UART_WaitOnFlagUntilTimeout>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d03c      	beq.n	800b622 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b0:	e853 3f00 	ldrex	r3, [r3]
 800b5b4:	623b      	str	r3, [r7, #32]
   return(result);
 800b5b6:	6a3b      	ldr	r3, [r7, #32]
 800b5b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5ce:	e841 2300 	strex	r3, r2, [r1]
 800b5d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d1e6      	bne.n	800b5a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	3308      	adds	r3, #8
 800b5e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	e853 3f00 	ldrex	r3, [r3]
 800b5e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f023 0301 	bic.w	r3, r3, #1
 800b5f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b5fa:	61fa      	str	r2, [r7, #28]
 800b5fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fe:	69b9      	ldr	r1, [r7, #24]
 800b600:	69fa      	ldr	r2, [r7, #28]
 800b602:	e841 2300 	strex	r3, r2, [r1]
 800b606:	617b      	str	r3, [r7, #20]
   return(result);
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1e5      	bne.n	800b5da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2220      	movs	r2, #32
 800b612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b61e:	2303      	movs	r3, #3
 800b620:	e012      	b.n	800b648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2220      	movs	r2, #32
 800b626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2220      	movs	r2, #32
 800b62e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2200      	movs	r2, #0
 800b636:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2200      	movs	r2, #0
 800b63c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3758      	adds	r7, #88	@ 0x58
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	60b9      	str	r1, [r7, #8]
 800b65a:	603b      	str	r3, [r7, #0]
 800b65c:	4613      	mov	r3, r2
 800b65e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b660:	e04f      	b.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b668:	d04b      	beq.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b66a:	f7f7 fadf 	bl	8002c2c <HAL_GetTick>
 800b66e:	4602      	mov	r2, r0
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	1ad3      	subs	r3, r2, r3
 800b674:	69ba      	ldr	r2, [r7, #24]
 800b676:	429a      	cmp	r2, r3
 800b678:	d302      	bcc.n	800b680 <UART_WaitOnFlagUntilTimeout+0x30>
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d101      	bne.n	800b684 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b680:	2303      	movs	r3, #3
 800b682:	e04e      	b.n	800b722 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f003 0304 	and.w	r3, r3, #4
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d037      	beq.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	2b80      	cmp	r3, #128	@ 0x80
 800b696:	d034      	beq.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	2b40      	cmp	r3, #64	@ 0x40
 800b69c:	d031      	beq.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	69db      	ldr	r3, [r3, #28]
 800b6a4:	f003 0308 	and.w	r3, r3, #8
 800b6a8:	2b08      	cmp	r3, #8
 800b6aa:	d110      	bne.n	800b6ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f000 f95b 	bl	800b970 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2208      	movs	r2, #8
 800b6be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	e029      	b.n	800b722 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	69db      	ldr	r3, [r3, #28]
 800b6d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6dc:	d111      	bne.n	800b702 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f000 f941 	bl	800b970 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b6fe:	2303      	movs	r3, #3
 800b700:	e00f      	b.n	800b722 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	69da      	ldr	r2, [r3, #28]
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	4013      	ands	r3, r2
 800b70c:	68ba      	ldr	r2, [r7, #8]
 800b70e:	429a      	cmp	r2, r3
 800b710:	bf0c      	ite	eq
 800b712:	2301      	moveq	r3, #1
 800b714:	2300      	movne	r3, #0
 800b716:	b2db      	uxtb	r3, r3
 800b718:	461a      	mov	r2, r3
 800b71a:	79fb      	ldrb	r3, [r7, #7]
 800b71c:	429a      	cmp	r2, r3
 800b71e:	d0a0      	beq.n	800b662 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
	...

0800b72c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b0a3      	sub	sp, #140	@ 0x8c
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	4613      	mov	r3, r2
 800b738:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	68ba      	ldr	r2, [r7, #8]
 800b73e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	88fa      	ldrh	r2, [r7, #6]
 800b744:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	88fa      	ldrh	r2, [r7, #6]
 800b74c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	2200      	movs	r2, #0
 800b754:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b75e:	d10e      	bne.n	800b77e <UART_Start_Receive_IT+0x52>
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	691b      	ldr	r3, [r3, #16]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d105      	bne.n	800b774 <UART_Start_Receive_IT+0x48>
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b76e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b772:	e02d      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	22ff      	movs	r2, #255	@ 0xff
 800b778:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b77c:	e028      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d10d      	bne.n	800b7a2 <UART_Start_Receive_IT+0x76>
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	691b      	ldr	r3, [r3, #16]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d104      	bne.n	800b798 <UART_Start_Receive_IT+0x6c>
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	22ff      	movs	r2, #255	@ 0xff
 800b792:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b796:	e01b      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	227f      	movs	r2, #127	@ 0x7f
 800b79c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7a0:	e016      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	689b      	ldr	r3, [r3, #8]
 800b7a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7aa:	d10d      	bne.n	800b7c8 <UART_Start_Receive_IT+0x9c>
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d104      	bne.n	800b7be <UART_Start_Receive_IT+0x92>
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	227f      	movs	r2, #127	@ 0x7f
 800b7b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7bc:	e008      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	223f      	movs	r2, #63	@ 0x3f
 800b7c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b7c6:	e003      	b.n	800b7d0 <UART_Start_Receive_IT+0xa4>
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	2222      	movs	r2, #34	@ 0x22
 800b7dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	3308      	adds	r3, #8
 800b7e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7ea:	e853 3f00 	ldrex	r3, [r3]
 800b7ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b7f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7f2:	f043 0301 	orr.w	r3, r3, #1
 800b7f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	3308      	adds	r3, #8
 800b800:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b804:	673a      	str	r2, [r7, #112]	@ 0x70
 800b806:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b808:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b80a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b80c:	e841 2300 	strex	r3, r2, [r1]
 800b810:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b812:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1e3      	bne.n	800b7e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b81c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b820:	d14f      	bne.n	800b8c2 <UART_Start_Receive_IT+0x196>
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b828:	88fa      	ldrh	r2, [r7, #6]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d349      	bcc.n	800b8c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b836:	d107      	bne.n	800b848 <UART_Start_Receive_IT+0x11c>
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	691b      	ldr	r3, [r3, #16]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d103      	bne.n	800b848 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	4a47      	ldr	r2, [pc, #284]	@ (800b960 <UART_Start_Receive_IT+0x234>)
 800b844:	675a      	str	r2, [r3, #116]	@ 0x74
 800b846:	e002      	b.n	800b84e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	4a46      	ldr	r2, [pc, #280]	@ (800b964 <UART_Start_Receive_IT+0x238>)
 800b84c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	691b      	ldr	r3, [r3, #16]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d01a      	beq.n	800b88c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b85e:	e853 3f00 	ldrex	r3, [r3]
 800b862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b86a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	461a      	mov	r2, r3
 800b874:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b878:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b87a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b87e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b880:	e841 2300 	strex	r3, r2, [r1]
 800b884:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b886:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1e4      	bne.n	800b856 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	3308      	adds	r3, #8
 800b892:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b896:	e853 3f00 	ldrex	r3, [r3]
 800b89a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b89c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3308      	adds	r3, #8
 800b8aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b8ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b8ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b8b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8b4:	e841 2300 	strex	r3, r2, [r1]
 800b8b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b8ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d1e5      	bne.n	800b88c <UART_Start_Receive_IT+0x160>
 800b8c0:	e046      	b.n	800b950 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8ca:	d107      	bne.n	800b8dc <UART_Start_Receive_IT+0x1b0>
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	691b      	ldr	r3, [r3, #16]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d103      	bne.n	800b8dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	4a24      	ldr	r2, [pc, #144]	@ (800b968 <UART_Start_Receive_IT+0x23c>)
 800b8d8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b8da:	e002      	b.n	800b8e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	4a23      	ldr	r2, [pc, #140]	@ (800b96c <UART_Start_Receive_IT+0x240>)
 800b8e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	691b      	ldr	r3, [r3, #16]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d019      	beq.n	800b91e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f2:	e853 3f00 	ldrex	r3, [r3]
 800b8f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b8fe:	677b      	str	r3, [r7, #116]	@ 0x74
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	461a      	mov	r2, r3
 800b906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b908:	637b      	str	r3, [r7, #52]	@ 0x34
 800b90a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b90e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b910:	e841 2300 	strex	r3, r2, [r1]
 800b914:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1e6      	bne.n	800b8ea <UART_Start_Receive_IT+0x1be>
 800b91c:	e018      	b.n	800b950 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	e853 3f00 	ldrex	r3, [r3]
 800b92a:	613b      	str	r3, [r7, #16]
   return(result);
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	f043 0320 	orr.w	r3, r3, #32
 800b932:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	461a      	mov	r2, r3
 800b93a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b93c:	623b      	str	r3, [r7, #32]
 800b93e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b940:	69f9      	ldr	r1, [r7, #28]
 800b942:	6a3a      	ldr	r2, [r7, #32]
 800b944:	e841 2300 	strex	r3, r2, [r1]
 800b948:	61bb      	str	r3, [r7, #24]
   return(result);
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e6      	bne.n	800b91e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b950:	2300      	movs	r3, #0
}
 800b952:	4618      	mov	r0, r3
 800b954:	378c      	adds	r7, #140	@ 0x8c
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	0800c4d5 	.word	0x0800c4d5
 800b964:	0800c175 	.word	0x0800c175
 800b968:	0800bfbd 	.word	0x0800bfbd
 800b96c:	0800be05 	.word	0x0800be05

0800b970 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b970:	b480      	push	{r7}
 800b972:	b095      	sub	sp, #84	@ 0x54
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b980:	e853 3f00 	ldrex	r3, [r3]
 800b984:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b988:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b98c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	461a      	mov	r2, r3
 800b994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b996:	643b      	str	r3, [r7, #64]	@ 0x40
 800b998:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b99a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b99c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b99e:	e841 2300 	strex	r3, r2, [r1]
 800b9a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d1e6      	bne.n	800b978 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	3308      	adds	r3, #8
 800b9b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b2:	6a3b      	ldr	r3, [r7, #32]
 800b9b4:	e853 3f00 	ldrex	r3, [r3]
 800b9b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9ba:	69fa      	ldr	r2, [r7, #28]
 800b9bc:	4b1e      	ldr	r3, [pc, #120]	@ (800ba38 <UART_EndRxTransfer+0xc8>)
 800b9be:	4013      	ands	r3, r2
 800b9c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3308      	adds	r3, #8
 800b9c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b9cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9d2:	e841 2300 	strex	r3, r2, [r1]
 800b9d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1e5      	bne.n	800b9aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d118      	bne.n	800ba18 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	e853 3f00 	ldrex	r3, [r3]
 800b9f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	f023 0310 	bic.w	r3, r3, #16
 800b9fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	461a      	mov	r2, r3
 800ba02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba04:	61bb      	str	r3, [r7, #24]
 800ba06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba08:	6979      	ldr	r1, [r7, #20]
 800ba0a:	69ba      	ldr	r2, [r7, #24]
 800ba0c:	e841 2300 	strex	r3, r2, [r1]
 800ba10:	613b      	str	r3, [r7, #16]
   return(result);
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d1e6      	bne.n	800b9e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2220      	movs	r2, #32
 800ba1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2200      	movs	r2, #0
 800ba24:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ba2c:	bf00      	nop
 800ba2e:	3754      	adds	r7, #84	@ 0x54
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	effffffe 	.word	0xeffffffe

0800ba3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b084      	sub	sp, #16
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2200      	movs	r2, #0
 800ba56:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba5a:	68f8      	ldr	r0, [r7, #12]
 800ba5c:	f7f5 fe46 	bl	80016ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba60:	bf00      	nop
 800ba62:	3710      	adds	r7, #16
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b08f      	sub	sp, #60	@ 0x3c
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba76:	2b21      	cmp	r3, #33	@ 0x21
 800ba78:	d14c      	bne.n	800bb14 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d132      	bne.n	800baec <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba8c:	6a3b      	ldr	r3, [r7, #32]
 800ba8e:	e853 3f00 	ldrex	r3, [r3]
 800ba92:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba94:	69fb      	ldr	r3, [r7, #28]
 800ba96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ba9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	461a      	mov	r2, r3
 800baa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800baa6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800baaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baac:	e841 2300 	strex	r3, r2, [r1]
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d1e6      	bne.n	800ba86 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	e853 3f00 	ldrex	r3, [r3]
 800bac4:	60bb      	str	r3, [r7, #8]
   return(result);
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bacc:	633b      	str	r3, [r7, #48]	@ 0x30
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	461a      	mov	r2, r3
 800bad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad6:	61bb      	str	r3, [r7, #24]
 800bad8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bada:	6979      	ldr	r1, [r7, #20]
 800badc:	69ba      	ldr	r2, [r7, #24]
 800bade:	e841 2300 	strex	r3, r2, [r1]
 800bae2:	613b      	str	r3, [r7, #16]
   return(result);
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d1e6      	bne.n	800bab8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800baea:	e013      	b.n	800bb14 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800baf0:	781a      	ldrb	r2, [r3, #0]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bafc:	1c5a      	adds	r2, r3, #1
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	b29a      	uxth	r2, r3
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800bb14:	bf00      	nop
 800bb16:	373c      	adds	r7, #60	@ 0x3c
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1e:	4770      	bx	lr

0800bb20 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b091      	sub	sp, #68	@ 0x44
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb2e:	2b21      	cmp	r3, #33	@ 0x21
 800bb30:	d151      	bne.n	800bbd6 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bb38:	b29b      	uxth	r3, r3
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d132      	bne.n	800bba4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb46:	e853 3f00 	ldrex	r3, [r3]
 800bb4a:	623b      	str	r3, [r7, #32]
   return(result);
 800bb4c:	6a3b      	ldr	r3, [r7, #32]
 800bb4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb52:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb5c:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb64:	e841 2300 	strex	r3, r2, [r1]
 800bb68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d1e6      	bne.n	800bb3e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	e853 3f00 	ldrex	r3, [r3]
 800bb7c:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb84:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb8e:	61fb      	str	r3, [r7, #28]
 800bb90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb92:	69b9      	ldr	r1, [r7, #24]
 800bb94:	69fa      	ldr	r2, [r7, #28]
 800bb96:	e841 2300 	strex	r3, r2, [r1]
 800bb9a:	617b      	str	r3, [r7, #20]
   return(result);
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d1e6      	bne.n	800bb70 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800bba2:	e018      	b.n	800bbd6 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800bbaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbac:	881b      	ldrh	r3, [r3, #0]
 800bbae:	461a      	mov	r2, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bbb8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbbe:	1c9a      	adds	r2, r3, #2
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800bbd6:	bf00      	nop
 800bbd8:	3744      	adds	r7, #68	@ 0x44
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr

0800bbe2 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bbe2:	b480      	push	{r7}
 800bbe4:	b091      	sub	sp, #68	@ 0x44
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbf0:	2b21      	cmp	r3, #33	@ 0x21
 800bbf2:	d160      	bne.n	800bcb6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bbfa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bbfc:	e057      	b.n	800bcae <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bc04:	b29b      	uxth	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d133      	bne.n	800bc72 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	3308      	adds	r3, #8
 800bc10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc14:	e853 3f00 	ldrex	r3, [r3]
 800bc18:	623b      	str	r3, [r7, #32]
   return(result);
 800bc1a:	6a3b      	ldr	r3, [r7, #32]
 800bc1c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800bc20:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	3308      	adds	r3, #8
 800bc28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc2a:	633a      	str	r2, [r7, #48]	@ 0x30
 800bc2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc32:	e841 2300 	strex	r3, r2, [r1]
 800bc36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d1e5      	bne.n	800bc0a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	e853 3f00 	ldrex	r3, [r3]
 800bc4a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc52:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	461a      	mov	r2, r3
 800bc5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc5c:	61fb      	str	r3, [r7, #28]
 800bc5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc60:	69b9      	ldr	r1, [r7, #24]
 800bc62:	69fa      	ldr	r2, [r7, #28]
 800bc64:	e841 2300 	strex	r3, r2, [r1]
 800bc68:	617b      	str	r3, [r7, #20]
   return(result);
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d1e6      	bne.n	800bc3e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800bc70:	e021      	b.n	800bcb6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	69db      	ldr	r3, [r3, #28]
 800bc78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d013      	beq.n	800bca8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc84:	781a      	ldrb	r2, [r3, #0]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc90:	1c5a      	adds	r2, r3, #1
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	3b01      	subs	r3, #1
 800bca0:	b29a      	uxth	r2, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bca8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bcaa:	3b01      	subs	r3, #1
 800bcac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bcae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d1a4      	bne.n	800bbfe <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800bcb4:	e7ff      	b.n	800bcb6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800bcb6:	bf00      	nop
 800bcb8:	3744      	adds	r7, #68	@ 0x44
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc0:	4770      	bx	lr

0800bcc2 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bcc2:	b480      	push	{r7}
 800bcc4:	b091      	sub	sp, #68	@ 0x44
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcd0:	2b21      	cmp	r3, #33	@ 0x21
 800bcd2:	d165      	bne.n	800bda0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bcda:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bcdc:	e05c      	b.n	800bd98 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d133      	bne.n	800bd52 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	3308      	adds	r3, #8
 800bcf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
 800bcf4:	e853 3f00 	ldrex	r3, [r3]
 800bcf8:	61fb      	str	r3, [r7, #28]
   return(result);
 800bcfa:	69fb      	ldr	r3, [r7, #28]
 800bcfc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800bd00:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	3308      	adds	r3, #8
 800bd08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bd0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd12:	e841 2300 	strex	r3, r2, [r1]
 800bd16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d1e5      	bne.n	800bcea <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	e853 3f00 	ldrex	r3, [r3]
 800bd2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd32:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	461a      	mov	r2, r3
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	61bb      	str	r3, [r7, #24]
 800bd3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd40:	6979      	ldr	r1, [r7, #20]
 800bd42:	69ba      	ldr	r2, [r7, #24]
 800bd44:	e841 2300 	strex	r3, r2, [r1]
 800bd48:	613b      	str	r3, [r7, #16]
   return(result);
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d1e6      	bne.n	800bd1e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800bd50:	e026      	b.n	800bda0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	69db      	ldr	r3, [r3, #28]
 800bd58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d018      	beq.n	800bd92 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd64:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800bd66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd68:	881b      	ldrh	r3, [r3, #0]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bd74:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd7a:	1c9a      	adds	r2, r3, #2
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	3b01      	subs	r3, #1
 800bd8a:	b29a      	uxth	r2, r3
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bd92:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bd94:	3b01      	subs	r3, #1
 800bd96:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bd98:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d19f      	bne.n	800bcde <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800bd9e:	e7ff      	b.n	800bda0 <UART_TxISR_16BIT_FIFOEN+0xde>
 800bda0:	bf00      	nop
 800bda2:	3744      	adds	r7, #68	@ 0x44
 800bda4:	46bd      	mov	sp, r7
 800bda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdaa:	4770      	bx	lr

0800bdac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b088      	sub	sp, #32
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	e853 3f00 	ldrex	r3, [r3]
 800bdc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bdc8:	61fb      	str	r3, [r7, #28]
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	461a      	mov	r2, r3
 800bdd0:	69fb      	ldr	r3, [r7, #28]
 800bdd2:	61bb      	str	r3, [r7, #24]
 800bdd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd6:	6979      	ldr	r1, [r7, #20]
 800bdd8:	69ba      	ldr	r2, [r7, #24]
 800bdda:	e841 2300 	strex	r3, r2, [r1]
 800bdde:	613b      	str	r3, [r7, #16]
   return(result);
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d1e6      	bne.n	800bdb4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2220      	movs	r2, #32
 800bdea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f7fe fc69 	bl	800a6cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bdfa:	bf00      	nop
 800bdfc:	3720      	adds	r7, #32
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}
	...

0800be04 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b09c      	sub	sp, #112	@ 0x70
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800be12:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be1c:	2b22      	cmp	r3, #34	@ 0x22
 800be1e:	f040 80be 	bne.w	800bf9e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be28:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800be2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be30:	b2d9      	uxtb	r1, r3
 800be32:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800be36:	b2da      	uxtb	r2, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be3c:	400a      	ands	r2, r1
 800be3e:	b2d2      	uxtb	r2, r2
 800be40:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be46:	1c5a      	adds	r2, r3, #1
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be52:	b29b      	uxth	r3, r3
 800be54:	3b01      	subs	r3, #1
 800be56:	b29a      	uxth	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be64:	b29b      	uxth	r3, r3
 800be66:	2b00      	cmp	r3, #0
 800be68:	f040 80a1 	bne.w	800bfae <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be74:	e853 3f00 	ldrex	r3, [r3]
 800be78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800be7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be80:	66bb      	str	r3, [r7, #104]	@ 0x68
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	461a      	mov	r2, r3
 800be88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be92:	e841 2300 	strex	r3, r2, [r1]
 800be96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800be98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d1e6      	bne.n	800be6c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	3308      	adds	r3, #8
 800bea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bea8:	e853 3f00 	ldrex	r3, [r3]
 800beac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800beae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beb0:	f023 0301 	bic.w	r3, r3, #1
 800beb4:	667b      	str	r3, [r7, #100]	@ 0x64
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	3308      	adds	r3, #8
 800bebc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bebe:	647a      	str	r2, [r7, #68]	@ 0x44
 800bec0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bec2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bec4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bec6:	e841 2300 	strex	r3, r2, [r1]
 800beca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800becc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d1e5      	bne.n	800be9e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2220      	movs	r2, #32
 800bed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2200      	movs	r2, #0
 800bede:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2200      	movs	r2, #0
 800bee4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	4a33      	ldr	r2, [pc, #204]	@ (800bfb8 <UART_RxISR_8BIT+0x1b4>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d01f      	beq.n	800bf30 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800befa:	2b00      	cmp	r3, #0
 800befc:	d018      	beq.n	800bf30 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf06:	e853 3f00 	ldrex	r3, [r3]
 800bf0a:	623b      	str	r3, [r7, #32]
   return(result);
 800bf0c:	6a3b      	ldr	r3, [r7, #32]
 800bf0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf12:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	461a      	mov	r2, r3
 800bf1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf1c:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf24:	e841 2300 	strex	r3, r2, [r1]
 800bf28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d1e6      	bne.n	800befe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d12e      	bne.n	800bf96 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	e853 3f00 	ldrex	r3, [r3]
 800bf4a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f023 0310 	bic.w	r3, r3, #16
 800bf52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	461a      	mov	r2, r3
 800bf5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf5c:	61fb      	str	r3, [r7, #28]
 800bf5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf60:	69b9      	ldr	r1, [r7, #24]
 800bf62:	69fa      	ldr	r2, [r7, #28]
 800bf64:	e841 2300 	strex	r3, r2, [r1]
 800bf68:	617b      	str	r3, [r7, #20]
   return(result);
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d1e6      	bne.n	800bf3e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	69db      	ldr	r3, [r3, #28]
 800bf76:	f003 0310 	and.w	r3, r3, #16
 800bf7a:	2b10      	cmp	r3, #16
 800bf7c:	d103      	bne.n	800bf86 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	2210      	movs	r2, #16
 800bf84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bf8c:	4619      	mov	r1, r3
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f7f5 fb8a 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bf94:	e00b      	b.n	800bfae <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f7f5 fbd4 	bl	8001744 <HAL_UART_RxCpltCallback>
}
 800bf9c:	e007      	b.n	800bfae <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	699a      	ldr	r2, [r3, #24]
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f042 0208 	orr.w	r2, r2, #8
 800bfac:	619a      	str	r2, [r3, #24]
}
 800bfae:	bf00      	nop
 800bfb0:	3770      	adds	r7, #112	@ 0x70
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}
 800bfb6:	bf00      	nop
 800bfb8:	58000c00 	.word	0x58000c00

0800bfbc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b09c      	sub	sp, #112	@ 0x70
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bfca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bfd4:	2b22      	cmp	r3, #34	@ 0x22
 800bfd6:	f040 80be 	bne.w	800c156 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfe0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfe8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bfea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bfee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bff2:	4013      	ands	r3, r2
 800bff4:	b29a      	uxth	r2, r3
 800bff6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bff8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bffe:	1c9a      	adds	r2, r3, #2
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	3b01      	subs	r3, #1
 800c00e:	b29a      	uxth	r2, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	2b00      	cmp	r3, #0
 800c020:	f040 80a1 	bne.w	800c166 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c02a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c02c:	e853 3f00 	ldrex	r3, [r3]
 800c030:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c038:	667b      	str	r3, [r7, #100]	@ 0x64
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	461a      	mov	r2, r3
 800c040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c042:	657b      	str	r3, [r7, #84]	@ 0x54
 800c044:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c046:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c048:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c04a:	e841 2300 	strex	r3, r2, [r1]
 800c04e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c052:	2b00      	cmp	r3, #0
 800c054:	d1e6      	bne.n	800c024 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	3308      	adds	r3, #8
 800c05c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c060:	e853 3f00 	ldrex	r3, [r3]
 800c064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c068:	f023 0301 	bic.w	r3, r3, #1
 800c06c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	3308      	adds	r3, #8
 800c074:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c076:	643a      	str	r2, [r7, #64]	@ 0x40
 800c078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c07c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c07e:	e841 2300 	strex	r3, r2, [r1]
 800c082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c086:	2b00      	cmp	r3, #0
 800c088:	d1e5      	bne.n	800c056 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2220      	movs	r2, #32
 800c08e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2200      	movs	r2, #0
 800c096:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a33      	ldr	r2, [pc, #204]	@ (800c170 <UART_RxISR_16BIT+0x1b4>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d01f      	beq.n	800c0e8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d018      	beq.n	800c0e8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0bc:	6a3b      	ldr	r3, [r7, #32]
 800c0be:	e853 3f00 	ldrex	r3, [r3]
 800c0c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0c4:	69fb      	ldr	r3, [r7, #28]
 800c0c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c0ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c0d6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0dc:	e841 2300 	strex	r3, r2, [r1]
 800c0e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d1e6      	bne.n	800c0b6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	d12e      	bne.n	800c14e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	e853 3f00 	ldrex	r3, [r3]
 800c102:	60bb      	str	r3, [r7, #8]
   return(result);
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	f023 0310 	bic.w	r3, r3, #16
 800c10a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	461a      	mov	r2, r3
 800c112:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c114:	61bb      	str	r3, [r7, #24]
 800c116:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c118:	6979      	ldr	r1, [r7, #20]
 800c11a:	69ba      	ldr	r2, [r7, #24]
 800c11c:	e841 2300 	strex	r3, r2, [r1]
 800c120:	613b      	str	r3, [r7, #16]
   return(result);
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d1e6      	bne.n	800c0f6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	69db      	ldr	r3, [r3, #28]
 800c12e:	f003 0310 	and.w	r3, r3, #16
 800c132:	2b10      	cmp	r3, #16
 800c134:	d103      	bne.n	800c13e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2210      	movs	r2, #16
 800c13c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c144:	4619      	mov	r1, r3
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f7f5 faae 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c14c:	e00b      	b.n	800c166 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f7f5 faf8 	bl	8001744 <HAL_UART_RxCpltCallback>
}
 800c154:	e007      	b.n	800c166 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	699a      	ldr	r2, [r3, #24]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f042 0208 	orr.w	r2, r2, #8
 800c164:	619a      	str	r2, [r3, #24]
}
 800c166:	bf00      	nop
 800c168:	3770      	adds	r7, #112	@ 0x70
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}
 800c16e:	bf00      	nop
 800c170:	58000c00 	.word	0x58000c00

0800c174 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b0ac      	sub	sp, #176	@ 0xb0
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c182:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	69db      	ldr	r3, [r3, #28]
 800c18c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	689b      	ldr	r3, [r3, #8]
 800c1a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1aa:	2b22      	cmp	r3, #34	@ 0x22
 800c1ac:	f040 8180 	bne.w	800c4b0 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c1b6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c1ba:	e123      	b.n	800c404 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1c2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c1c6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c1ca:	b2d9      	uxtb	r1, r3
 800c1cc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c1d0:	b2da      	uxtb	r2, r3
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1d6:	400a      	ands	r2, r1
 800c1d8:	b2d2      	uxtb	r2, r2
 800c1da:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1e0:	1c5a      	adds	r2, r3, #1
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	b29a      	uxth	r2, r3
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	69db      	ldr	r3, [r3, #28]
 800c1fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c206:	f003 0307 	and.w	r3, r3, #7
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d053      	beq.n	800c2b6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c20e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c212:	f003 0301 	and.w	r3, r3, #1
 800c216:	2b00      	cmp	r3, #0
 800c218:	d011      	beq.n	800c23e <UART_RxISR_8BIT_FIFOEN+0xca>
 800c21a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c21e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c222:	2b00      	cmp	r3, #0
 800c224:	d00b      	beq.n	800c23e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2201      	movs	r2, #1
 800c22c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c234:	f043 0201 	orr.w	r2, r3, #1
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c23e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c242:	f003 0302 	and.w	r3, r3, #2
 800c246:	2b00      	cmp	r3, #0
 800c248:	d011      	beq.n	800c26e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c24a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c24e:	f003 0301 	and.w	r3, r3, #1
 800c252:	2b00      	cmp	r3, #0
 800c254:	d00b      	beq.n	800c26e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	2202      	movs	r2, #2
 800c25c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c264:	f043 0204 	orr.w	r2, r3, #4
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c26e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c272:	f003 0304 	and.w	r3, r3, #4
 800c276:	2b00      	cmp	r3, #0
 800c278:	d011      	beq.n	800c29e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c27a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c27e:	f003 0301 	and.w	r3, r3, #1
 800c282:	2b00      	cmp	r3, #0
 800c284:	d00b      	beq.n	800c29e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	2204      	movs	r2, #4
 800c28c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c294:	f043 0202 	orr.w	r2, r3, #2
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d006      	beq.n	800c2b6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f7f5 fa1f 	bl	80016ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c2bc:	b29b      	uxth	r3, r3
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f040 80a0 	bne.w	800c404 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c2cc:	e853 3f00 	ldrex	r3, [r3]
 800c2d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c2d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c2e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c2e8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ea:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c2ec:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c2ee:	e841 2300 	strex	r3, r2, [r1]
 800c2f2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c2f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d1e4      	bne.n	800c2c4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	3308      	adds	r3, #8
 800c300:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c304:	e853 3f00 	ldrex	r3, [r3]
 800c308:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c30a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c30c:	4b6e      	ldr	r3, [pc, #440]	@ (800c4c8 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800c30e:	4013      	ands	r3, r2
 800c310:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	3308      	adds	r3, #8
 800c31a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c31e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c320:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c322:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c324:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c326:	e841 2300 	strex	r3, r2, [r1]
 800c32a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c32c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1e3      	bne.n	800c2fa <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2220      	movs	r2, #32
 800c336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2200      	movs	r2, #0
 800c33e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2200      	movs	r2, #0
 800c344:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	4a60      	ldr	r2, [pc, #384]	@ (800c4cc <UART_RxISR_8BIT_FIFOEN+0x358>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d021      	beq.n	800c394 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d01a      	beq.n	800c394 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c366:	e853 3f00 	ldrex	r3, [r3]
 800c36a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c36c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c36e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c372:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	461a      	mov	r2, r3
 800c37c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c380:	657b      	str	r3, [r7, #84]	@ 0x54
 800c382:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c384:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c386:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c388:	e841 2300 	strex	r3, r2, [r1]
 800c38c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c38e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c390:	2b00      	cmp	r3, #0
 800c392:	d1e4      	bne.n	800c35e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d130      	bne.n	800c3fe <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2200      	movs	r2, #0
 800c3a0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3aa:	e853 3f00 	ldrex	r3, [r3]
 800c3ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3b2:	f023 0310 	bic.w	r3, r3, #16
 800c3b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c3c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c3ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c3cc:	e841 2300 	strex	r3, r2, [r1]
 800c3d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d1e4      	bne.n	800c3a2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	69db      	ldr	r3, [r3, #28]
 800c3de:	f003 0310 	and.w	r3, r3, #16
 800c3e2:	2b10      	cmp	r3, #16
 800c3e4:	d103      	bne.n	800c3ee <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	2210      	movs	r2, #16
 800c3ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f7f5 f956 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
 800c3fc:	e002      	b.n	800c404 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f7f5 f9a0 	bl	8001744 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c404:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d006      	beq.n	800c41a <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800c40c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c410:	f003 0320 	and.w	r3, r3, #32
 800c414:	2b00      	cmp	r3, #0
 800c416:	f47f aed1 	bne.w	800c1bc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c420:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c424:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d049      	beq.n	800c4c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c432:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c436:	429a      	cmp	r2, r3
 800c438:	d242      	bcs.n	800c4c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	3308      	adds	r3, #8
 800c440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c442:	6a3b      	ldr	r3, [r7, #32]
 800c444:	e853 3f00 	ldrex	r3, [r3]
 800c448:	61fb      	str	r3, [r7, #28]
   return(result);
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	3308      	adds	r3, #8
 800c45a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c45e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c460:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c462:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c464:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c466:	e841 2300 	strex	r3, r2, [r1]
 800c46a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c46c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d1e3      	bne.n	800c43a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	4a16      	ldr	r2, [pc, #88]	@ (800c4d0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c476:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	e853 3f00 	ldrex	r3, [r3]
 800c484:	60bb      	str	r3, [r7, #8]
   return(result);
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	f043 0320 	orr.w	r3, r3, #32
 800c48c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	461a      	mov	r2, r3
 800c496:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c49a:	61bb      	str	r3, [r7, #24]
 800c49c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c49e:	6979      	ldr	r1, [r7, #20]
 800c4a0:	69ba      	ldr	r2, [r7, #24]
 800c4a2:	e841 2300 	strex	r3, r2, [r1]
 800c4a6:	613b      	str	r3, [r7, #16]
   return(result);
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d1e4      	bne.n	800c478 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c4ae:	e007      	b.n	800c4c0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	699a      	ldr	r2, [r3, #24]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f042 0208 	orr.w	r2, r2, #8
 800c4be:	619a      	str	r2, [r3, #24]
}
 800c4c0:	bf00      	nop
 800c4c2:	37b0      	adds	r7, #176	@ 0xb0
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}
 800c4c8:	effffffe 	.word	0xeffffffe
 800c4cc:	58000c00 	.word	0x58000c00
 800c4d0:	0800be05 	.word	0x0800be05

0800c4d4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b0ae      	sub	sp, #184	@ 0xb8
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c4e2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	69db      	ldr	r3, [r3, #28]
 800c4ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	689b      	ldr	r3, [r3, #8]
 800c500:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c50a:	2b22      	cmp	r3, #34	@ 0x22
 800c50c:	f040 8184 	bne.w	800c818 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c516:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c51a:	e127      	b.n	800c76c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c522:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c52a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c52e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c532:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c536:	4013      	ands	r3, r2
 800c538:	b29a      	uxth	r2, r3
 800c53a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c53e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c544:	1c9a      	adds	r2, r3, #2
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c550:	b29b      	uxth	r3, r3
 800c552:	3b01      	subs	r3, #1
 800c554:	b29a      	uxth	r2, r3
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	69db      	ldr	r3, [r3, #28]
 800c562:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c566:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c56a:	f003 0307 	and.w	r3, r3, #7
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d053      	beq.n	800c61a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c572:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c576:	f003 0301 	and.w	r3, r3, #1
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d011      	beq.n	800c5a2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c57e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c586:	2b00      	cmp	r3, #0
 800c588:	d00b      	beq.n	800c5a2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	2201      	movs	r2, #1
 800c590:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c598:	f043 0201 	orr.w	r2, r3, #1
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c5a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c5a6:	f003 0302 	and.w	r3, r3, #2
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d011      	beq.n	800c5d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c5ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c5b2:	f003 0301 	and.w	r3, r3, #1
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d00b      	beq.n	800c5d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	2202      	movs	r2, #2
 800c5c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5c8:	f043 0204 	orr.w	r2, r3, #4
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c5d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c5d6:	f003 0304 	and.w	r3, r3, #4
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d011      	beq.n	800c602 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c5de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c5e2:	f003 0301 	and.w	r3, r3, #1
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d00b      	beq.n	800c602 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2204      	movs	r2, #4
 800c5f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5f8:	f043 0202 	orr.w	r2, r3, #2
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d006      	beq.n	800c61a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	f7f5 f86d 	bl	80016ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c620:	b29b      	uxth	r3, r3
 800c622:	2b00      	cmp	r3, #0
 800c624:	f040 80a2 	bne.w	800c76c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c62e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c630:	e853 3f00 	ldrex	r3, [r3]
 800c634:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c636:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c63c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	461a      	mov	r2, r3
 800c646:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c64a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c64e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c650:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c652:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c656:	e841 2300 	strex	r3, r2, [r1]
 800c65a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c65c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d1e2      	bne.n	800c628 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	3308      	adds	r3, #8
 800c668:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c66c:	e853 3f00 	ldrex	r3, [r3]
 800c670:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c672:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c674:	4b6e      	ldr	r3, [pc, #440]	@ (800c830 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800c676:	4013      	ands	r3, r2
 800c678:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	3308      	adds	r3, #8
 800c682:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c686:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c688:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c68a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c68c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c68e:	e841 2300 	strex	r3, r2, [r1]
 800c692:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c696:	2b00      	cmp	r3, #0
 800c698:	d1e3      	bne.n	800c662 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2220      	movs	r2, #32
 800c69e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4a60      	ldr	r2, [pc, #384]	@ (800c834 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d021      	beq.n	800c6fc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d01a      	beq.n	800c6fc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6ce:	e853 3f00 	ldrex	r3, [r3]
 800c6d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c6d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c6da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c6e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c6ea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c6ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c6f0:	e841 2300 	strex	r3, r2, [r1]
 800c6f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c6f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d1e4      	bne.n	800c6c6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c700:	2b01      	cmp	r3, #1
 800c702:	d130      	bne.n	800c766 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2200      	movs	r2, #0
 800c708:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c712:	e853 3f00 	ldrex	r3, [r3]
 800c716:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c71a:	f023 0310 	bic.w	r3, r3, #16
 800c71e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	461a      	mov	r2, r3
 800c728:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c72c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c72e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c730:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c732:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c734:	e841 2300 	strex	r3, r2, [r1]
 800c738:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c73a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1e4      	bne.n	800c70a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	69db      	ldr	r3, [r3, #28]
 800c746:	f003 0310 	and.w	r3, r3, #16
 800c74a:	2b10      	cmp	r3, #16
 800c74c:	d103      	bne.n	800c756 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	2210      	movs	r2, #16
 800c754:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c75c:	4619      	mov	r1, r3
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f7f4 ffa2 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
 800c764:	e002      	b.n	800c76c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f7f4 ffec 	bl	8001744 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c76c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c770:	2b00      	cmp	r3, #0
 800c772:	d006      	beq.n	800c782 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800c774:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c778:	f003 0320 	and.w	r3, r3, #32
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	f47f aecd 	bne.w	800c51c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c788:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c78c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c790:	2b00      	cmp	r3, #0
 800c792:	d049      	beq.n	800c828 <UART_RxISR_16BIT_FIFOEN+0x354>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c79a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d242      	bcs.n	800c828 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	3308      	adds	r3, #8
 800c7a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ac:	e853 3f00 	ldrex	r3, [r3]
 800c7b0:	623b      	str	r3, [r7, #32]
   return(result);
 800c7b2:	6a3b      	ldr	r3, [r7, #32]
 800c7b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c7b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	3308      	adds	r3, #8
 800c7c2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7c6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c7c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c7cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7ce:	e841 2300 	strex	r3, r2, [r1]
 800c7d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d1e3      	bne.n	800c7a2 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	4a16      	ldr	r2, [pc, #88]	@ (800c838 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800c7de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	e853 3f00 	ldrex	r3, [r3]
 800c7ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f043 0320 	orr.w	r3, r3, #32
 800c7f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c802:	61fb      	str	r3, [r7, #28]
 800c804:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c806:	69b9      	ldr	r1, [r7, #24]
 800c808:	69fa      	ldr	r2, [r7, #28]
 800c80a:	e841 2300 	strex	r3, r2, [r1]
 800c80e:	617b      	str	r3, [r7, #20]
   return(result);
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d1e4      	bne.n	800c7e0 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c816:	e007      	b.n	800c828 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	699a      	ldr	r2, [r3, #24]
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f042 0208 	orr.w	r2, r2, #8
 800c826:	619a      	str	r2, [r3, #24]
}
 800c828:	bf00      	nop
 800c82a:	37b8      	adds	r7, #184	@ 0xb8
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	effffffe 	.word	0xeffffffe
 800c834:	58000c00 	.word	0x58000c00
 800c838:	0800bfbd 	.word	0x0800bfbd

0800c83c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c844:	bf00      	nop
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr

0800c850 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c858:	bf00      	nop
 800c85a:	370c      	adds	r7, #12
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr

0800c864 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c864:	b480      	push	{r7}
 800c866:	b083      	sub	sp, #12
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c86c:	bf00      	nop
 800c86e:	370c      	adds	r7, #12
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c878:	b480      	push	{r7}
 800c87a:	b085      	sub	sp, #20
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c886:	2b01      	cmp	r3, #1
 800c888:	d101      	bne.n	800c88e <HAL_UARTEx_DisableFifoMode+0x16>
 800c88a:	2302      	movs	r3, #2
 800c88c:	e027      	b.n	800c8de <HAL_UARTEx_DisableFifoMode+0x66>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2201      	movs	r2, #1
 800c892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2224      	movs	r2, #36	@ 0x24
 800c89a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	681a      	ldr	r2, [r3, #0]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f022 0201 	bic.w	r2, r2, #1
 800c8b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c8bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2220      	movs	r2, #32
 800c8d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c8dc:	2300      	movs	r3, #0
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3714      	adds	r7, #20
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e8:	4770      	bx	lr

0800c8ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c8ea:	b580      	push	{r7, lr}
 800c8ec:	b084      	sub	sp, #16
 800c8ee:	af00      	add	r7, sp, #0
 800c8f0:	6078      	str	r0, [r7, #4]
 800c8f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	d101      	bne.n	800c902 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c8fe:	2302      	movs	r3, #2
 800c900:	e02d      	b.n	800c95e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2201      	movs	r2, #1
 800c906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2224      	movs	r2, #36	@ 0x24
 800c90e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f022 0201 	bic.w	r2, r2, #1
 800c928:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	683a      	ldr	r2, [r7, #0]
 800c93a:	430a      	orrs	r2, r1
 800c93c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	f000 f850 	bl	800c9e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	68fa      	ldr	r2, [r7, #12]
 800c94a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2220      	movs	r2, #32
 800c950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}

0800c966 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c966:	b580      	push	{r7, lr}
 800c968:	b084      	sub	sp, #16
 800c96a:	af00      	add	r7, sp, #0
 800c96c:	6078      	str	r0, [r7, #4]
 800c96e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c976:	2b01      	cmp	r3, #1
 800c978:	d101      	bne.n	800c97e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c97a:	2302      	movs	r3, #2
 800c97c:	e02d      	b.n	800c9da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2201      	movs	r2, #1
 800c982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2224      	movs	r2, #36	@ 0x24
 800c98a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f022 0201 	bic.w	r2, r2, #1
 800c9a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	689b      	ldr	r3, [r3, #8]
 800c9ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	683a      	ldr	r2, [r7, #0]
 800c9b6:	430a      	orrs	r2, r1
 800c9b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 f812 	bl	800c9e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2220      	movs	r2, #32
 800c9cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c9d8:	2300      	movs	r3, #0
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3710      	adds	r7, #16
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
	...

0800c9e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d108      	bne.n	800ca06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2201      	movs	r2, #1
 800c9f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ca04:	e031      	b.n	800ca6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ca06:	2310      	movs	r3, #16
 800ca08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ca0a:	2310      	movs	r3, #16
 800ca0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	689b      	ldr	r3, [r3, #8]
 800ca14:	0e5b      	lsrs	r3, r3, #25
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	f003 0307 	and.w	r3, r3, #7
 800ca1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	0f5b      	lsrs	r3, r3, #29
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	f003 0307 	and.w	r3, r3, #7
 800ca2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ca2e:	7bbb      	ldrb	r3, [r7, #14]
 800ca30:	7b3a      	ldrb	r2, [r7, #12]
 800ca32:	4911      	ldr	r1, [pc, #68]	@ (800ca78 <UARTEx_SetNbDataToProcess+0x94>)
 800ca34:	5c8a      	ldrb	r2, [r1, r2]
 800ca36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ca3a:	7b3a      	ldrb	r2, [r7, #12]
 800ca3c:	490f      	ldr	r1, [pc, #60]	@ (800ca7c <UARTEx_SetNbDataToProcess+0x98>)
 800ca3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ca40:	fb93 f3f2 	sdiv	r3, r3, r2
 800ca44:	b29a      	uxth	r2, r3
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ca4c:	7bfb      	ldrb	r3, [r7, #15]
 800ca4e:	7b7a      	ldrb	r2, [r7, #13]
 800ca50:	4909      	ldr	r1, [pc, #36]	@ (800ca78 <UARTEx_SetNbDataToProcess+0x94>)
 800ca52:	5c8a      	ldrb	r2, [r1, r2]
 800ca54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ca58:	7b7a      	ldrb	r2, [r7, #13]
 800ca5a:	4908      	ldr	r1, [pc, #32]	@ (800ca7c <UARTEx_SetNbDataToProcess+0x98>)
 800ca5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ca5e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ca62:	b29a      	uxth	r2, r3
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ca6a:	bf00      	nop
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr
 800ca76:	bf00      	nop
 800ca78:	080109d0 	.word	0x080109d0
 800ca7c:	080109d8 	.word	0x080109d8

0800ca80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ca80:	b480      	push	{r7}
 800ca82:	b085      	sub	sp, #20
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	4603      	mov	r3, r0
 800ca88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ca8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ca92:	2b84      	cmp	r3, #132	@ 0x84
 800ca94:	d005      	beq.n	800caa2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ca96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	4413      	add	r3, r2
 800ca9e:	3303      	adds	r3, #3
 800caa0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800caa2:	68fb      	ldr	r3, [r7, #12]
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cab4:	f001 f804 	bl	800dac0 <vTaskStartScheduler>
  
  return osOK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	bd80      	pop	{r7, pc}

0800cabe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cabe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cac0:	b089      	sub	sp, #36	@ 0x24
 800cac2:	af04      	add	r7, sp, #16
 800cac4:	6078      	str	r0, [r7, #4]
 800cac6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	695b      	ldr	r3, [r3, #20]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d020      	beq.n	800cb12 <osThreadCreate+0x54>
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	699b      	ldr	r3, [r3, #24]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d01c      	beq.n	800cb12 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	685c      	ldr	r4, [r3, #4]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	691e      	ldr	r6, [r3, #16]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800caea:	4618      	mov	r0, r3
 800caec:	f7ff ffc8 	bl	800ca80 <makeFreeRtosPriority>
 800caf0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	695b      	ldr	r3, [r3, #20]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cafa:	9202      	str	r2, [sp, #8]
 800cafc:	9301      	str	r3, [sp, #4]
 800cafe:	9100      	str	r1, [sp, #0]
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	4632      	mov	r2, r6
 800cb04:	4629      	mov	r1, r5
 800cb06:	4620      	mov	r0, r4
 800cb08:	f000 fde8 	bl	800d6dc <xTaskCreateStatic>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	60fb      	str	r3, [r7, #12]
 800cb10:	e01c      	b.n	800cb4c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	685c      	ldr	r4, [r3, #4]
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb1e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7ff ffaa 	bl	800ca80 <makeFreeRtosPriority>
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	f107 030c 	add.w	r3, r7, #12
 800cb32:	9301      	str	r3, [sp, #4]
 800cb34:	9200      	str	r2, [sp, #0]
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	4632      	mov	r2, r6
 800cb3a:	4629      	mov	r1, r5
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f000 fe2d 	bl	800d79c <xTaskCreate>
 800cb42:	4603      	mov	r3, r0
 800cb44:	2b01      	cmp	r3, #1
 800cb46:	d001      	beq.n	800cb4c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cb48:	2300      	movs	r3, #0
 800cb4a:	e000      	b.n	800cb4e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3714      	adds	r7, #20
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb56 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d001      	beq.n	800cb6c <osDelay+0x16>
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	e000      	b.n	800cb6e <osDelay+0x18>
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f000 ff70 	bl	800da54 <vTaskDelay>
  
  return osOK;
 800cb74:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3710      	adds	r7, #16
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}

0800cb7e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cb7e:	b480      	push	{r7}
 800cb80:	b083      	sub	sp, #12
 800cb82:	af00      	add	r7, sp, #0
 800cb84:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f103 0208 	add.w	r2, r3, #8
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f04f 32ff 	mov.w	r2, #4294967295
 800cb96:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f103 0208 	add.w	r2, r3, #8
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f103 0208 	add.w	r2, r3, #8
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cbb2:	bf00      	nop
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cbbe:	b480      	push	{r7}
 800cbc0:	b083      	sub	sp, #12
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cbcc:	bf00      	nop
 800cbce:	370c      	adds	r7, #12
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd6:	4770      	bx	lr

0800cbd8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cbd8:	b480      	push	{r7}
 800cbda:	b085      	sub	sp, #20
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
 800cbe0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	689a      	ldr	r2, [r3, #8]
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	683a      	ldr	r2, [r7, #0]
 800cbfc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	683a      	ldr	r2, [r7, #0]
 800cc02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	687a      	ldr	r2, [r7, #4]
 800cc08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	1c5a      	adds	r2, r3, #1
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	601a      	str	r2, [r3, #0]
}
 800cc14:	bf00      	nop
 800cc16:	3714      	adds	r7, #20
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc20:	b480      	push	{r7}
 800cc22:	b085      	sub	sp, #20
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc36:	d103      	bne.n	800cc40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	691b      	ldr	r3, [r3, #16]
 800cc3c:	60fb      	str	r3, [r7, #12]
 800cc3e:	e00c      	b.n	800cc5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	3308      	adds	r3, #8
 800cc44:	60fb      	str	r3, [r7, #12]
 800cc46:	e002      	b.n	800cc4e <vListInsert+0x2e>
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	60fb      	str	r3, [r7, #12]
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	685b      	ldr	r3, [r3, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	68ba      	ldr	r2, [r7, #8]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d2f6      	bcs.n	800cc48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	685a      	ldr	r2, [r3, #4]
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	685b      	ldr	r3, [r3, #4]
 800cc66:	683a      	ldr	r2, [r7, #0]
 800cc68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	68fa      	ldr	r2, [r7, #12]
 800cc6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	683a      	ldr	r2, [r7, #0]
 800cc74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	687a      	ldr	r2, [r7, #4]
 800cc7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	1c5a      	adds	r2, r3, #1
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	601a      	str	r2, [r3, #0]
}
 800cc86:	bf00      	nop
 800cc88:	3714      	adds	r7, #20
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc90:	4770      	bx	lr

0800cc92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cc92:	b480      	push	{r7}
 800cc94:	b085      	sub	sp, #20
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	691b      	ldr	r3, [r3, #16]
 800cc9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	687a      	ldr	r2, [r7, #4]
 800cca6:	6892      	ldr	r2, [r2, #8]
 800cca8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	689b      	ldr	r3, [r3, #8]
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	6852      	ldr	r2, [r2, #4]
 800ccb2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	685b      	ldr	r3, [r3, #4]
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d103      	bne.n	800ccc6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	689a      	ldr	r2, [r3, #8]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	1e5a      	subs	r2, r3, #1
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3714      	adds	r7, #20
 800ccde:	46bd      	mov	sp, r7
 800cce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce4:	4770      	bx	lr
	...

0800cce8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b084      	sub	sp, #16
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
 800ccf0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d10b      	bne.n	800cd14 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ccfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd00:	f383 8811 	msr	BASEPRI, r3
 800cd04:	f3bf 8f6f 	isb	sy
 800cd08:	f3bf 8f4f 	dsb	sy
 800cd0c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800cd0e:	bf00      	nop
 800cd10:	bf00      	nop
 800cd12:	e7fd      	b.n	800cd10 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cd14:	f002 f8b0 	bl	800ee78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd20:	68f9      	ldr	r1, [r7, #12]
 800cd22:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd24:	fb01 f303 	mul.w	r3, r1, r3
 800cd28:	441a      	add	r2, r3
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681a      	ldr	r2, [r3, #0]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681a      	ldr	r2, [r3, #0]
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd44:	3b01      	subs	r3, #1
 800cd46:	68f9      	ldr	r1, [r7, #12]
 800cd48:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd4a:	fb01 f303 	mul.w	r3, r1, r3
 800cd4e:	441a      	add	r2, r3
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	22ff      	movs	r2, #255	@ 0xff
 800cd58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	22ff      	movs	r2, #255	@ 0xff
 800cd60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d114      	bne.n	800cd94 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	691b      	ldr	r3, [r3, #16]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d01a      	beq.n	800cda8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	3310      	adds	r3, #16
 800cd76:	4618      	mov	r0, r3
 800cd78:	f001 f93e 	bl	800dff8 <xTaskRemoveFromEventList>
 800cd7c:	4603      	mov	r3, r0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d012      	beq.n	800cda8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cd82:	4b0d      	ldr	r3, [pc, #52]	@ (800cdb8 <xQueueGenericReset+0xd0>)
 800cd84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd88:	601a      	str	r2, [r3, #0]
 800cd8a:	f3bf 8f4f 	dsb	sy
 800cd8e:	f3bf 8f6f 	isb	sy
 800cd92:	e009      	b.n	800cda8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	3310      	adds	r3, #16
 800cd98:	4618      	mov	r0, r3
 800cd9a:	f7ff fef0 	bl	800cb7e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	3324      	adds	r3, #36	@ 0x24
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7ff feeb 	bl	800cb7e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cda8:	f002 f898 	bl	800eedc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cdac:	2301      	movs	r3, #1
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3710      	adds	r7, #16
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	e000ed04 	.word	0xe000ed04

0800cdbc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b08e      	sub	sp, #56	@ 0x38
 800cdc0:	af02      	add	r7, sp, #8
 800cdc2:	60f8      	str	r0, [r7, #12]
 800cdc4:	60b9      	str	r1, [r7, #8]
 800cdc6:	607a      	str	r2, [r7, #4]
 800cdc8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d10b      	bne.n	800cde8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cdd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdd4:	f383 8811 	msr	BASEPRI, r3
 800cdd8:	f3bf 8f6f 	isb	sy
 800cddc:	f3bf 8f4f 	dsb	sy
 800cde0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cde2:	bf00      	nop
 800cde4:	bf00      	nop
 800cde6:	e7fd      	b.n	800cde4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d10b      	bne.n	800ce06 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cdee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdf2:	f383 8811 	msr	BASEPRI, r3
 800cdf6:	f3bf 8f6f 	isb	sy
 800cdfa:	f3bf 8f4f 	dsb	sy
 800cdfe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ce00:	bf00      	nop
 800ce02:	bf00      	nop
 800ce04:	e7fd      	b.n	800ce02 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d002      	beq.n	800ce12 <xQueueGenericCreateStatic+0x56>
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d001      	beq.n	800ce16 <xQueueGenericCreateStatic+0x5a>
 800ce12:	2301      	movs	r3, #1
 800ce14:	e000      	b.n	800ce18 <xQueueGenericCreateStatic+0x5c>
 800ce16:	2300      	movs	r3, #0
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d10b      	bne.n	800ce34 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ce1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce20:	f383 8811 	msr	BASEPRI, r3
 800ce24:	f3bf 8f6f 	isb	sy
 800ce28:	f3bf 8f4f 	dsb	sy
 800ce2c:	623b      	str	r3, [r7, #32]
}
 800ce2e:	bf00      	nop
 800ce30:	bf00      	nop
 800ce32:	e7fd      	b.n	800ce30 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d102      	bne.n	800ce40 <xQueueGenericCreateStatic+0x84>
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d101      	bne.n	800ce44 <xQueueGenericCreateStatic+0x88>
 800ce40:	2301      	movs	r3, #1
 800ce42:	e000      	b.n	800ce46 <xQueueGenericCreateStatic+0x8a>
 800ce44:	2300      	movs	r3, #0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d10b      	bne.n	800ce62 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4e:	f383 8811 	msr	BASEPRI, r3
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	f3bf 8f4f 	dsb	sy
 800ce5a:	61fb      	str	r3, [r7, #28]
}
 800ce5c:	bf00      	nop
 800ce5e:	bf00      	nop
 800ce60:	e7fd      	b.n	800ce5e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ce62:	2350      	movs	r3, #80	@ 0x50
 800ce64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	2b50      	cmp	r3, #80	@ 0x50
 800ce6a:	d00b      	beq.n	800ce84 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ce6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce70:	f383 8811 	msr	BASEPRI, r3
 800ce74:	f3bf 8f6f 	isb	sy
 800ce78:	f3bf 8f4f 	dsb	sy
 800ce7c:	61bb      	str	r3, [r7, #24]
}
 800ce7e:	bf00      	nop
 800ce80:	bf00      	nop
 800ce82:	e7fd      	b.n	800ce80 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ce84:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ce8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d00d      	beq.n	800ceac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ce90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ce98:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ce9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce9e:	9300      	str	r3, [sp, #0]
 800cea0:	4613      	mov	r3, r2
 800cea2:	687a      	ldr	r2, [r7, #4]
 800cea4:	68b9      	ldr	r1, [r7, #8]
 800cea6:	68f8      	ldr	r0, [r7, #12]
 800cea8:	f000 f805 	bl	800ceb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	3730      	adds	r7, #48	@ 0x30
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}

0800ceb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ceb6:	b580      	push	{r7, lr}
 800ceb8:	b084      	sub	sp, #16
 800ceba:	af00      	add	r7, sp, #0
 800cebc:	60f8      	str	r0, [r7, #12]
 800cebe:	60b9      	str	r1, [r7, #8]
 800cec0:	607a      	str	r2, [r7, #4]
 800cec2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d103      	bne.n	800ced2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ceca:	69bb      	ldr	r3, [r7, #24]
 800cecc:	69ba      	ldr	r2, [r7, #24]
 800cece:	601a      	str	r2, [r3, #0]
 800ced0:	e002      	b.n	800ced8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ced2:	69bb      	ldr	r3, [r7, #24]
 800ced4:	687a      	ldr	r2, [r7, #4]
 800ced6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ced8:	69bb      	ldr	r3, [r7, #24]
 800ceda:	68fa      	ldr	r2, [r7, #12]
 800cedc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	68ba      	ldr	r2, [r7, #8]
 800cee2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cee4:	2101      	movs	r1, #1
 800cee6:	69b8      	ldr	r0, [r7, #24]
 800cee8:	f7ff fefe 	bl	800cce8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ceec:	69bb      	ldr	r3, [r7, #24]
 800ceee:	78fa      	ldrb	r2, [r7, #3]
 800cef0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cef4:	bf00      	nop
 800cef6:	3710      	adds	r7, #16
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b08e      	sub	sp, #56	@ 0x38
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	60f8      	str	r0, [r7, #12]
 800cf04:	60b9      	str	r1, [r7, #8]
 800cf06:	607a      	str	r2, [r7, #4]
 800cf08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d10b      	bne.n	800cf30 <xQueueGenericSend+0x34>
	__asm volatile
 800cf18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf1c:	f383 8811 	msr	BASEPRI, r3
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cf2a:	bf00      	nop
 800cf2c:	bf00      	nop
 800cf2e:	e7fd      	b.n	800cf2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d103      	bne.n	800cf3e <xQueueGenericSend+0x42>
 800cf36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d101      	bne.n	800cf42 <xQueueGenericSend+0x46>
 800cf3e:	2301      	movs	r3, #1
 800cf40:	e000      	b.n	800cf44 <xQueueGenericSend+0x48>
 800cf42:	2300      	movs	r3, #0
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d10b      	bne.n	800cf60 <xQueueGenericSend+0x64>
	__asm volatile
 800cf48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf4c:	f383 8811 	msr	BASEPRI, r3
 800cf50:	f3bf 8f6f 	isb	sy
 800cf54:	f3bf 8f4f 	dsb	sy
 800cf58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cf5a:	bf00      	nop
 800cf5c:	bf00      	nop
 800cf5e:	e7fd      	b.n	800cf5c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	2b02      	cmp	r3, #2
 800cf64:	d103      	bne.n	800cf6e <xQueueGenericSend+0x72>
 800cf66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf6a:	2b01      	cmp	r3, #1
 800cf6c:	d101      	bne.n	800cf72 <xQueueGenericSend+0x76>
 800cf6e:	2301      	movs	r3, #1
 800cf70:	e000      	b.n	800cf74 <xQueueGenericSend+0x78>
 800cf72:	2300      	movs	r3, #0
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d10b      	bne.n	800cf90 <xQueueGenericSend+0x94>
	__asm volatile
 800cf78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf7c:	f383 8811 	msr	BASEPRI, r3
 800cf80:	f3bf 8f6f 	isb	sy
 800cf84:	f3bf 8f4f 	dsb	sy
 800cf88:	623b      	str	r3, [r7, #32]
}
 800cf8a:	bf00      	nop
 800cf8c:	bf00      	nop
 800cf8e:	e7fd      	b.n	800cf8c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cf90:	f001 f9f8 	bl	800e384 <xTaskGetSchedulerState>
 800cf94:	4603      	mov	r3, r0
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d102      	bne.n	800cfa0 <xQueueGenericSend+0xa4>
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d101      	bne.n	800cfa4 <xQueueGenericSend+0xa8>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	e000      	b.n	800cfa6 <xQueueGenericSend+0xaa>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d10b      	bne.n	800cfc2 <xQueueGenericSend+0xc6>
	__asm volatile
 800cfaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfae:	f383 8811 	msr	BASEPRI, r3
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	f3bf 8f4f 	dsb	sy
 800cfba:	61fb      	str	r3, [r7, #28]
}
 800cfbc:	bf00      	nop
 800cfbe:	bf00      	nop
 800cfc0:	e7fd      	b.n	800cfbe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cfc2:	f001 ff59 	bl	800ee78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cfc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cfca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d302      	bcc.n	800cfd8 <xQueueGenericSend+0xdc>
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	d129      	bne.n	800d02c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cfd8:	683a      	ldr	r2, [r7, #0]
 800cfda:	68b9      	ldr	r1, [r7, #8]
 800cfdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cfde:	f000 fa0f 	bl	800d400 <prvCopyDataToQueue>
 800cfe2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cfe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d010      	beq.n	800d00e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cfec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfee:	3324      	adds	r3, #36	@ 0x24
 800cff0:	4618      	mov	r0, r3
 800cff2:	f001 f801 	bl	800dff8 <xTaskRemoveFromEventList>
 800cff6:	4603      	mov	r3, r0
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d013      	beq.n	800d024 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cffc:	4b3f      	ldr	r3, [pc, #252]	@ (800d0fc <xQueueGenericSend+0x200>)
 800cffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d002:	601a      	str	r2, [r3, #0]
 800d004:	f3bf 8f4f 	dsb	sy
 800d008:	f3bf 8f6f 	isb	sy
 800d00c:	e00a      	b.n	800d024 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d010:	2b00      	cmp	r3, #0
 800d012:	d007      	beq.n	800d024 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d014:	4b39      	ldr	r3, [pc, #228]	@ (800d0fc <xQueueGenericSend+0x200>)
 800d016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d01a:	601a      	str	r2, [r3, #0]
 800d01c:	f3bf 8f4f 	dsb	sy
 800d020:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d024:	f001 ff5a 	bl	800eedc <vPortExitCritical>
				return pdPASS;
 800d028:	2301      	movs	r3, #1
 800d02a:	e063      	b.n	800d0f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d103      	bne.n	800d03a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d032:	f001 ff53 	bl	800eedc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d036:	2300      	movs	r3, #0
 800d038:	e05c      	b.n	800d0f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d03a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d106      	bne.n	800d04e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d040:	f107 0314 	add.w	r3, r7, #20
 800d044:	4618      	mov	r0, r3
 800d046:	f001 f83b 	bl	800e0c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d04a:	2301      	movs	r3, #1
 800d04c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d04e:	f001 ff45 	bl	800eedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d052:	f000 fda5 	bl	800dba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d056:	f001 ff0f 	bl	800ee78 <vPortEnterCritical>
 800d05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d060:	b25b      	sxtb	r3, r3
 800d062:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d066:	d103      	bne.n	800d070 <xQueueGenericSend+0x174>
 800d068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d06a:	2200      	movs	r2, #0
 800d06c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d072:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d076:	b25b      	sxtb	r3, r3
 800d078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d07c:	d103      	bne.n	800d086 <xQueueGenericSend+0x18a>
 800d07e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d080:	2200      	movs	r2, #0
 800d082:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d086:	f001 ff29 	bl	800eedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d08a:	1d3a      	adds	r2, r7, #4
 800d08c:	f107 0314 	add.w	r3, r7, #20
 800d090:	4611      	mov	r1, r2
 800d092:	4618      	mov	r0, r3
 800d094:	f001 f82a 	bl	800e0ec <xTaskCheckForTimeOut>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d124      	bne.n	800d0e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d09e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d0a0:	f000 faa6 	bl	800d5f0 <prvIsQueueFull>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d018      	beq.n	800d0dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ac:	3310      	adds	r3, #16
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	4611      	mov	r1, r2
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f000 ff4e 	bl	800df54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d0b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d0ba:	f000 fa31 	bl	800d520 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d0be:	f000 fd7d 	bl	800dbbc <xTaskResumeAll>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	f47f af7c 	bne.w	800cfc2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d0ca:	4b0c      	ldr	r3, [pc, #48]	@ (800d0fc <xQueueGenericSend+0x200>)
 800d0cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0d0:	601a      	str	r2, [r3, #0]
 800d0d2:	f3bf 8f4f 	dsb	sy
 800d0d6:	f3bf 8f6f 	isb	sy
 800d0da:	e772      	b.n	800cfc2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d0dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d0de:	f000 fa1f 	bl	800d520 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d0e2:	f000 fd6b 	bl	800dbbc <xTaskResumeAll>
 800d0e6:	e76c      	b.n	800cfc2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d0e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d0ea:	f000 fa19 	bl	800d520 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d0ee:	f000 fd65 	bl	800dbbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d0f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	3738      	adds	r7, #56	@ 0x38
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	bd80      	pop	{r7, pc}
 800d0fc:	e000ed04 	.word	0xe000ed04

0800d100 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b090      	sub	sp, #64	@ 0x40
 800d104:	af00      	add	r7, sp, #0
 800d106:	60f8      	str	r0, [r7, #12]
 800d108:	60b9      	str	r1, [r7, #8]
 800d10a:	607a      	str	r2, [r7, #4]
 800d10c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d114:	2b00      	cmp	r3, #0
 800d116:	d10b      	bne.n	800d130 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d11c:	f383 8811 	msr	BASEPRI, r3
 800d120:	f3bf 8f6f 	isb	sy
 800d124:	f3bf 8f4f 	dsb	sy
 800d128:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d12a:	bf00      	nop
 800d12c:	bf00      	nop
 800d12e:	e7fd      	b.n	800d12c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d103      	bne.n	800d13e <xQueueGenericSendFromISR+0x3e>
 800d136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d101      	bne.n	800d142 <xQueueGenericSendFromISR+0x42>
 800d13e:	2301      	movs	r3, #1
 800d140:	e000      	b.n	800d144 <xQueueGenericSendFromISR+0x44>
 800d142:	2300      	movs	r3, #0
 800d144:	2b00      	cmp	r3, #0
 800d146:	d10b      	bne.n	800d160 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d14c:	f383 8811 	msr	BASEPRI, r3
 800d150:	f3bf 8f6f 	isb	sy
 800d154:	f3bf 8f4f 	dsb	sy
 800d158:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d15a:	bf00      	nop
 800d15c:	bf00      	nop
 800d15e:	e7fd      	b.n	800d15c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	2b02      	cmp	r3, #2
 800d164:	d103      	bne.n	800d16e <xQueueGenericSendFromISR+0x6e>
 800d166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d101      	bne.n	800d172 <xQueueGenericSendFromISR+0x72>
 800d16e:	2301      	movs	r3, #1
 800d170:	e000      	b.n	800d174 <xQueueGenericSendFromISR+0x74>
 800d172:	2300      	movs	r3, #0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d10b      	bne.n	800d190 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d17c:	f383 8811 	msr	BASEPRI, r3
 800d180:	f3bf 8f6f 	isb	sy
 800d184:	f3bf 8f4f 	dsb	sy
 800d188:	623b      	str	r3, [r7, #32]
}
 800d18a:	bf00      	nop
 800d18c:	bf00      	nop
 800d18e:	e7fd      	b.n	800d18c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d190:	f001 ff52 	bl	800f038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d194:	f3ef 8211 	mrs	r2, BASEPRI
 800d198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d19c:	f383 8811 	msr	BASEPRI, r3
 800d1a0:	f3bf 8f6f 	isb	sy
 800d1a4:	f3bf 8f4f 	dsb	sy
 800d1a8:	61fa      	str	r2, [r7, #28]
 800d1aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d1ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d1ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1b8:	429a      	cmp	r2, r3
 800d1ba:	d302      	bcc.n	800d1c2 <xQueueGenericSendFromISR+0xc2>
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	d12f      	bne.n	800d222 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d1c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d1d2:	683a      	ldr	r2, [r7, #0]
 800d1d4:	68b9      	ldr	r1, [r7, #8]
 800d1d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d1d8:	f000 f912 	bl	800d400 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d1dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1e4:	d112      	bne.n	800d20c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d016      	beq.n	800d21c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1f0:	3324      	adds	r3, #36	@ 0x24
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f000 ff00 	bl	800dff8 <xTaskRemoveFromEventList>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00e      	beq.n	800d21c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d00b      	beq.n	800d21c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2201      	movs	r2, #1
 800d208:	601a      	str	r2, [r3, #0]
 800d20a:	e007      	b.n	800d21c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d20c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d210:	3301      	adds	r3, #1
 800d212:	b2db      	uxtb	r3, r3
 800d214:	b25a      	sxtb	r2, r3
 800d216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d21c:	2301      	movs	r3, #1
 800d21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d220:	e001      	b.n	800d226 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d222:	2300      	movs	r3, #0
 800d224:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d228:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d230:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d234:	4618      	mov	r0, r3
 800d236:	3740      	adds	r7, #64	@ 0x40
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b08c      	sub	sp, #48	@ 0x30
 800d240:	af00      	add	r7, sp, #0
 800d242:	60f8      	str	r0, [r7, #12]
 800d244:	60b9      	str	r1, [r7, #8]
 800d246:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d248:	2300      	movs	r3, #0
 800d24a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d252:	2b00      	cmp	r3, #0
 800d254:	d10b      	bne.n	800d26e <xQueueReceive+0x32>
	__asm volatile
 800d256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d25a:	f383 8811 	msr	BASEPRI, r3
 800d25e:	f3bf 8f6f 	isb	sy
 800d262:	f3bf 8f4f 	dsb	sy
 800d266:	623b      	str	r3, [r7, #32]
}
 800d268:	bf00      	nop
 800d26a:	bf00      	nop
 800d26c:	e7fd      	b.n	800d26a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d103      	bne.n	800d27c <xQueueReceive+0x40>
 800d274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d101      	bne.n	800d280 <xQueueReceive+0x44>
 800d27c:	2301      	movs	r3, #1
 800d27e:	e000      	b.n	800d282 <xQueueReceive+0x46>
 800d280:	2300      	movs	r3, #0
 800d282:	2b00      	cmp	r3, #0
 800d284:	d10b      	bne.n	800d29e <xQueueReceive+0x62>
	__asm volatile
 800d286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d28a:	f383 8811 	msr	BASEPRI, r3
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f3bf 8f4f 	dsb	sy
 800d296:	61fb      	str	r3, [r7, #28]
}
 800d298:	bf00      	nop
 800d29a:	bf00      	nop
 800d29c:	e7fd      	b.n	800d29a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d29e:	f001 f871 	bl	800e384 <xTaskGetSchedulerState>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d102      	bne.n	800d2ae <xQueueReceive+0x72>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d101      	bne.n	800d2b2 <xQueueReceive+0x76>
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	e000      	b.n	800d2b4 <xQueueReceive+0x78>
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d10b      	bne.n	800d2d0 <xQueueReceive+0x94>
	__asm volatile
 800d2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2bc:	f383 8811 	msr	BASEPRI, r3
 800d2c0:	f3bf 8f6f 	isb	sy
 800d2c4:	f3bf 8f4f 	dsb	sy
 800d2c8:	61bb      	str	r3, [r7, #24]
}
 800d2ca:	bf00      	nop
 800d2cc:	bf00      	nop
 800d2ce:	e7fd      	b.n	800d2cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d2d0:	f001 fdd2 	bl	800ee78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d01f      	beq.n	800d320 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d2e0:	68b9      	ldr	r1, [r7, #8]
 800d2e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d2e4:	f000 f8f6 	bl	800d4d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ea:	1e5a      	subs	r2, r3, #1
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d2f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2f2:	691b      	ldr	r3, [r3, #16]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d00f      	beq.n	800d318 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2fa:	3310      	adds	r3, #16
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f000 fe7b 	bl	800dff8 <xTaskRemoveFromEventList>
 800d302:	4603      	mov	r3, r0
 800d304:	2b00      	cmp	r3, #0
 800d306:	d007      	beq.n	800d318 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d308:	4b3c      	ldr	r3, [pc, #240]	@ (800d3fc <xQueueReceive+0x1c0>)
 800d30a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d30e:	601a      	str	r2, [r3, #0]
 800d310:	f3bf 8f4f 	dsb	sy
 800d314:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d318:	f001 fde0 	bl	800eedc <vPortExitCritical>
				return pdPASS;
 800d31c:	2301      	movs	r3, #1
 800d31e:	e069      	b.n	800d3f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d103      	bne.n	800d32e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d326:	f001 fdd9 	bl	800eedc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d32a:	2300      	movs	r3, #0
 800d32c:	e062      	b.n	800d3f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d330:	2b00      	cmp	r3, #0
 800d332:	d106      	bne.n	800d342 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d334:	f107 0310 	add.w	r3, r7, #16
 800d338:	4618      	mov	r0, r3
 800d33a:	f000 fec1 	bl	800e0c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d33e:	2301      	movs	r3, #1
 800d340:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d342:	f001 fdcb 	bl	800eedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d346:	f000 fc2b 	bl	800dba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d34a:	f001 fd95 	bl	800ee78 <vPortEnterCritical>
 800d34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d350:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d354:	b25b      	sxtb	r3, r3
 800d356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35a:	d103      	bne.n	800d364 <xQueueReceive+0x128>
 800d35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d35e:	2200      	movs	r2, #0
 800d360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d366:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d36a:	b25b      	sxtb	r3, r3
 800d36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d370:	d103      	bne.n	800d37a <xQueueReceive+0x13e>
 800d372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d374:	2200      	movs	r2, #0
 800d376:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d37a:	f001 fdaf 	bl	800eedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d37e:	1d3a      	adds	r2, r7, #4
 800d380:	f107 0310 	add.w	r3, r7, #16
 800d384:	4611      	mov	r1, r2
 800d386:	4618      	mov	r0, r3
 800d388:	f000 feb0 	bl	800e0ec <xTaskCheckForTimeOut>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d123      	bne.n	800d3da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d392:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d394:	f000 f916 	bl	800d5c4 <prvIsQueueEmpty>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d017      	beq.n	800d3ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3a0:	3324      	adds	r3, #36	@ 0x24
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f000 fdd4 	bl	800df54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d3ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3ae:	f000 f8b7 	bl	800d520 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d3b2:	f000 fc03 	bl	800dbbc <xTaskResumeAll>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d189      	bne.n	800d2d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d3bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d3fc <xQueueReceive+0x1c0>)
 800d3be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d3c2:	601a      	str	r2, [r3, #0]
 800d3c4:	f3bf 8f4f 	dsb	sy
 800d3c8:	f3bf 8f6f 	isb	sy
 800d3cc:	e780      	b.n	800d2d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d3ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3d0:	f000 f8a6 	bl	800d520 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3d4:	f000 fbf2 	bl	800dbbc <xTaskResumeAll>
 800d3d8:	e77a      	b.n	800d2d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d3da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3dc:	f000 f8a0 	bl	800d520 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3e0:	f000 fbec 	bl	800dbbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d3e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3e6:	f000 f8ed 	bl	800d5c4 <prvIsQueueEmpty>
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	f43f af6f 	beq.w	800d2d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d3f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3730      	adds	r7, #48	@ 0x30
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}
 800d3fc:	e000ed04 	.word	0xe000ed04

0800d400 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b086      	sub	sp, #24
 800d404:	af00      	add	r7, sp, #0
 800d406:	60f8      	str	r0, [r7, #12]
 800d408:	60b9      	str	r1, [r7, #8]
 800d40a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d40c:	2300      	movs	r3, #0
 800d40e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d414:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d10d      	bne.n	800d43a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d14d      	bne.n	800d4c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	689b      	ldr	r3, [r3, #8]
 800d42a:	4618      	mov	r0, r3
 800d42c:	f000 ffc8 	bl	800e3c0 <xTaskPriorityDisinherit>
 800d430:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2200      	movs	r2, #0
 800d436:	609a      	str	r2, [r3, #8]
 800d438:	e043      	b.n	800d4c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d119      	bne.n	800d474 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	6858      	ldr	r0, [r3, #4]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d448:	461a      	mov	r2, r3
 800d44a:	68b9      	ldr	r1, [r7, #8]
 800d44c:	f002 ff12 	bl	8010274 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	685a      	ldr	r2, [r3, #4]
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d458:	441a      	add	r2, r3
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	685a      	ldr	r2, [r3, #4]
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	689b      	ldr	r3, [r3, #8]
 800d466:	429a      	cmp	r2, r3
 800d468:	d32b      	bcc.n	800d4c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	605a      	str	r2, [r3, #4]
 800d472:	e026      	b.n	800d4c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	68d8      	ldr	r0, [r3, #12]
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d47c:	461a      	mov	r2, r3
 800d47e:	68b9      	ldr	r1, [r7, #8]
 800d480:	f002 fef8 	bl	8010274 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	68da      	ldr	r2, [r3, #12]
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d48c:	425b      	negs	r3, r3
 800d48e:	441a      	add	r2, r3
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	68da      	ldr	r2, [r3, #12]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	429a      	cmp	r2, r3
 800d49e:	d207      	bcs.n	800d4b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	689a      	ldr	r2, [r3, #8]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4a8:	425b      	negs	r3, r3
 800d4aa:	441a      	add	r2, r3
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	d105      	bne.n	800d4c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d002      	beq.n	800d4c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d4bc:	693b      	ldr	r3, [r7, #16]
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	1c5a      	adds	r2, r3, #1
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d4ca:	697b      	ldr	r3, [r7, #20]
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3718      	adds	r7, #24
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}

0800d4d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b082      	sub	sp, #8
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d018      	beq.n	800d518 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	68da      	ldr	r2, [r3, #12]
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4ee:	441a      	add	r2, r3
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	68da      	ldr	r2, [r3, #12]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	689b      	ldr	r3, [r3, #8]
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d303      	bcc.n	800d508 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681a      	ldr	r2, [r3, #0]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	68d9      	ldr	r1, [r3, #12]
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d510:	461a      	mov	r2, r3
 800d512:	6838      	ldr	r0, [r7, #0]
 800d514:	f002 feae 	bl	8010274 <memcpy>
	}
}
 800d518:	bf00      	nop
 800d51a:	3708      	adds	r7, #8
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd80      	pop	{r7, pc}

0800d520 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b084      	sub	sp, #16
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d528:	f001 fca6 	bl	800ee78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d532:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d534:	e011      	b.n	800d55a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d012      	beq.n	800d564 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	3324      	adds	r3, #36	@ 0x24
 800d542:	4618      	mov	r0, r3
 800d544:	f000 fd58 	bl	800dff8 <xTaskRemoveFromEventList>
 800d548:	4603      	mov	r3, r0
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d001      	beq.n	800d552 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d54e:	f000 fe31 	bl	800e1b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d552:	7bfb      	ldrb	r3, [r7, #15]
 800d554:	3b01      	subs	r3, #1
 800d556:	b2db      	uxtb	r3, r3
 800d558:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d55a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	dce9      	bgt.n	800d536 <prvUnlockQueue+0x16>
 800d562:	e000      	b.n	800d566 <prvUnlockQueue+0x46>
					break;
 800d564:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	22ff      	movs	r2, #255	@ 0xff
 800d56a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d56e:	f001 fcb5 	bl	800eedc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d572:	f001 fc81 	bl	800ee78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d57c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d57e:	e011      	b.n	800d5a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	691b      	ldr	r3, [r3, #16]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d012      	beq.n	800d5ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	3310      	adds	r3, #16
 800d58c:	4618      	mov	r0, r3
 800d58e:	f000 fd33 	bl	800dff8 <xTaskRemoveFromEventList>
 800d592:	4603      	mov	r3, r0
 800d594:	2b00      	cmp	r3, #0
 800d596:	d001      	beq.n	800d59c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d598:	f000 fe0c 	bl	800e1b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d59c:	7bbb      	ldrb	r3, [r7, #14]
 800d59e:	3b01      	subs	r3, #1
 800d5a0:	b2db      	uxtb	r3, r3
 800d5a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d5a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	dce9      	bgt.n	800d580 <prvUnlockQueue+0x60>
 800d5ac:	e000      	b.n	800d5b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d5ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	22ff      	movs	r2, #255	@ 0xff
 800d5b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d5b8:	f001 fc90 	bl	800eedc <vPortExitCritical>
}
 800d5bc:	bf00      	nop
 800d5be:	3710      	adds	r7, #16
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b084      	sub	sp, #16
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d5cc:	f001 fc54 	bl	800ee78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d102      	bne.n	800d5de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	60fb      	str	r3, [r7, #12]
 800d5dc:	e001      	b.n	800d5e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d5de:	2300      	movs	r3, #0
 800d5e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d5e2:	f001 fc7b 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	3710      	adds	r7, #16
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}

0800d5f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b084      	sub	sp, #16
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d5f8:	f001 fc3e 	bl	800ee78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d604:	429a      	cmp	r2, r3
 800d606:	d102      	bne.n	800d60e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d608:	2301      	movs	r3, #1
 800d60a:	60fb      	str	r3, [r7, #12]
 800d60c:	e001      	b.n	800d612 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d60e:	2300      	movs	r3, #0
 800d610:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d612:	f001 fc63 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800d616:	68fb      	ldr	r3, [r7, #12]
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3710      	adds	r7, #16
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d620:	b480      	push	{r7}
 800d622:	b085      	sub	sp, #20
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
 800d628:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d62a:	2300      	movs	r3, #0
 800d62c:	60fb      	str	r3, [r7, #12]
 800d62e:	e014      	b.n	800d65a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d630:	4a0f      	ldr	r2, [pc, #60]	@ (800d670 <vQueueAddToRegistry+0x50>)
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d10b      	bne.n	800d654 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d63c:	490c      	ldr	r1, [pc, #48]	@ (800d670 <vQueueAddToRegistry+0x50>)
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	683a      	ldr	r2, [r7, #0]
 800d642:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d646:	4a0a      	ldr	r2, [pc, #40]	@ (800d670 <vQueueAddToRegistry+0x50>)
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	00db      	lsls	r3, r3, #3
 800d64c:	4413      	add	r3, r2
 800d64e:	687a      	ldr	r2, [r7, #4]
 800d650:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d652:	e006      	b.n	800d662 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	3301      	adds	r3, #1
 800d658:	60fb      	str	r3, [r7, #12]
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2b07      	cmp	r3, #7
 800d65e:	d9e7      	bls.n	800d630 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d660:	bf00      	nop
 800d662:	bf00      	nop
 800d664:	3714      	adds	r7, #20
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	240013f8 	.word	0x240013f8

0800d674 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d674:	b580      	push	{r7, lr}
 800d676:	b086      	sub	sp, #24
 800d678:	af00      	add	r7, sp, #0
 800d67a:	60f8      	str	r0, [r7, #12]
 800d67c:	60b9      	str	r1, [r7, #8]
 800d67e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d684:	f001 fbf8 	bl	800ee78 <vPortEnterCritical>
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d68e:	b25b      	sxtb	r3, r3
 800d690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d694:	d103      	bne.n	800d69e <vQueueWaitForMessageRestricted+0x2a>
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	2200      	movs	r2, #0
 800d69a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d6a4:	b25b      	sxtb	r3, r3
 800d6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6aa:	d103      	bne.n	800d6b4 <vQueueWaitForMessageRestricted+0x40>
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6b4:	f001 fc12 	bl	800eedc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d106      	bne.n	800d6ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	3324      	adds	r3, #36	@ 0x24
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	68b9      	ldr	r1, [r7, #8]
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f000 fc69 	bl	800dfa0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d6ce:	6978      	ldr	r0, [r7, #20]
 800d6d0:	f7ff ff26 	bl	800d520 <prvUnlockQueue>
	}
 800d6d4:	bf00      	nop
 800d6d6:	3718      	adds	r7, #24
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b08e      	sub	sp, #56	@ 0x38
 800d6e0:	af04      	add	r7, sp, #16
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	60b9      	str	r1, [r7, #8]
 800d6e6:	607a      	str	r2, [r7, #4]
 800d6e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d6ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d10b      	bne.n	800d708 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6f4:	f383 8811 	msr	BASEPRI, r3
 800d6f8:	f3bf 8f6f 	isb	sy
 800d6fc:	f3bf 8f4f 	dsb	sy
 800d700:	623b      	str	r3, [r7, #32]
}
 800d702:	bf00      	nop
 800d704:	bf00      	nop
 800d706:	e7fd      	b.n	800d704 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d10b      	bne.n	800d726 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	61fb      	str	r3, [r7, #28]
}
 800d720:	bf00      	nop
 800d722:	bf00      	nop
 800d724:	e7fd      	b.n	800d722 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d726:	23a8      	movs	r3, #168	@ 0xa8
 800d728:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d72a:	693b      	ldr	r3, [r7, #16]
 800d72c:	2ba8      	cmp	r3, #168	@ 0xa8
 800d72e:	d00b      	beq.n	800d748 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d734:	f383 8811 	msr	BASEPRI, r3
 800d738:	f3bf 8f6f 	isb	sy
 800d73c:	f3bf 8f4f 	dsb	sy
 800d740:	61bb      	str	r3, [r7, #24]
}
 800d742:	bf00      	nop
 800d744:	bf00      	nop
 800d746:	e7fd      	b.n	800d744 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d748:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d01e      	beq.n	800d78e <xTaskCreateStatic+0xb2>
 800d750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d752:	2b00      	cmp	r3, #0
 800d754:	d01b      	beq.n	800d78e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d758:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d75c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d75e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d762:	2202      	movs	r2, #2
 800d764:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d768:	2300      	movs	r3, #0
 800d76a:	9303      	str	r3, [sp, #12]
 800d76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76e:	9302      	str	r3, [sp, #8]
 800d770:	f107 0314 	add.w	r3, r7, #20
 800d774:	9301      	str	r3, [sp, #4]
 800d776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d778:	9300      	str	r3, [sp, #0]
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	68b9      	ldr	r1, [r7, #8]
 800d780:	68f8      	ldr	r0, [r7, #12]
 800d782:	f000 f851 	bl	800d828 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d786:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d788:	f000 f8f6 	bl	800d978 <prvAddNewTaskToReadyList>
 800d78c:	e001      	b.n	800d792 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d78e:	2300      	movs	r3, #0
 800d790:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d792:	697b      	ldr	r3, [r7, #20]
	}
 800d794:	4618      	mov	r0, r3
 800d796:	3728      	adds	r7, #40	@ 0x28
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}

0800d79c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b08c      	sub	sp, #48	@ 0x30
 800d7a0:	af04      	add	r7, sp, #16
 800d7a2:	60f8      	str	r0, [r7, #12]
 800d7a4:	60b9      	str	r1, [r7, #8]
 800d7a6:	603b      	str	r3, [r7, #0]
 800d7a8:	4613      	mov	r3, r2
 800d7aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d7ac:	88fb      	ldrh	r3, [r7, #6]
 800d7ae:	009b      	lsls	r3, r3, #2
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f001 fc83 	bl	800f0bc <pvPortMalloc>
 800d7b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d00e      	beq.n	800d7dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d7be:	20a8      	movs	r0, #168	@ 0xa8
 800d7c0:	f001 fc7c 	bl	800f0bc <pvPortMalloc>
 800d7c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d7c6:	69fb      	ldr	r3, [r7, #28]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d003      	beq.n	800d7d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d7cc:	69fb      	ldr	r3, [r7, #28]
 800d7ce:	697a      	ldr	r2, [r7, #20]
 800d7d0:	631a      	str	r2, [r3, #48]	@ 0x30
 800d7d2:	e005      	b.n	800d7e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d7d4:	6978      	ldr	r0, [r7, #20]
 800d7d6:	f001 fd3f 	bl	800f258 <vPortFree>
 800d7da:	e001      	b.n	800d7e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d7e0:	69fb      	ldr	r3, [r7, #28]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d017      	beq.n	800d816 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d7ee:	88fa      	ldrh	r2, [r7, #6]
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	9303      	str	r3, [sp, #12]
 800d7f4:	69fb      	ldr	r3, [r7, #28]
 800d7f6:	9302      	str	r3, [sp, #8]
 800d7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7fa:	9301      	str	r3, [sp, #4]
 800d7fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7fe:	9300      	str	r3, [sp, #0]
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	68b9      	ldr	r1, [r7, #8]
 800d804:	68f8      	ldr	r0, [r7, #12]
 800d806:	f000 f80f 	bl	800d828 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d80a:	69f8      	ldr	r0, [r7, #28]
 800d80c:	f000 f8b4 	bl	800d978 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d810:	2301      	movs	r3, #1
 800d812:	61bb      	str	r3, [r7, #24]
 800d814:	e002      	b.n	800d81c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d816:	f04f 33ff 	mov.w	r3, #4294967295
 800d81a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d81c:	69bb      	ldr	r3, [r7, #24]
	}
 800d81e:	4618      	mov	r0, r3
 800d820:	3720      	adds	r7, #32
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
	...

0800d828 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b088      	sub	sp, #32
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	60f8      	str	r0, [r7, #12]
 800d830:	60b9      	str	r1, [r7, #8]
 800d832:	607a      	str	r2, [r7, #4]
 800d834:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d838:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	009b      	lsls	r3, r3, #2
 800d83e:	461a      	mov	r2, r3
 800d840:	21a5      	movs	r1, #165	@ 0xa5
 800d842:	f002 fc85 	bl	8010150 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d848:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d850:	440b      	add	r3, r1
 800d852:	009b      	lsls	r3, r3, #2
 800d854:	4413      	add	r3, r2
 800d856:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d858:	69bb      	ldr	r3, [r7, #24]
 800d85a:	f023 0307 	bic.w	r3, r3, #7
 800d85e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d860:	69bb      	ldr	r3, [r7, #24]
 800d862:	f003 0307 	and.w	r3, r3, #7
 800d866:	2b00      	cmp	r3, #0
 800d868:	d00b      	beq.n	800d882 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d86e:	f383 8811 	msr	BASEPRI, r3
 800d872:	f3bf 8f6f 	isb	sy
 800d876:	f3bf 8f4f 	dsb	sy
 800d87a:	617b      	str	r3, [r7, #20]
}
 800d87c:	bf00      	nop
 800d87e:	bf00      	nop
 800d880:	e7fd      	b.n	800d87e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d01f      	beq.n	800d8c8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d888:	2300      	movs	r3, #0
 800d88a:	61fb      	str	r3, [r7, #28]
 800d88c:	e012      	b.n	800d8b4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d88e:	68ba      	ldr	r2, [r7, #8]
 800d890:	69fb      	ldr	r3, [r7, #28]
 800d892:	4413      	add	r3, r2
 800d894:	7819      	ldrb	r1, [r3, #0]
 800d896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d898:	69fb      	ldr	r3, [r7, #28]
 800d89a:	4413      	add	r3, r2
 800d89c:	3334      	adds	r3, #52	@ 0x34
 800d89e:	460a      	mov	r2, r1
 800d8a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d8a2:	68ba      	ldr	r2, [r7, #8]
 800d8a4:	69fb      	ldr	r3, [r7, #28]
 800d8a6:	4413      	add	r3, r2
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d006      	beq.n	800d8bc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d8ae:	69fb      	ldr	r3, [r7, #28]
 800d8b0:	3301      	adds	r3, #1
 800d8b2:	61fb      	str	r3, [r7, #28]
 800d8b4:	69fb      	ldr	r3, [r7, #28]
 800d8b6:	2b0f      	cmp	r3, #15
 800d8b8:	d9e9      	bls.n	800d88e <prvInitialiseNewTask+0x66>
 800d8ba:	e000      	b.n	800d8be <prvInitialiseNewTask+0x96>
			{
				break;
 800d8bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d8c6:	e003      	b.n	800d8d0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d2:	2b06      	cmp	r3, #6
 800d8d4:	d901      	bls.n	800d8da <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d8d6:	2306      	movs	r3, #6
 800d8d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8e4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ee:	3304      	adds	r3, #4
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7ff f964 	bl	800cbbe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f8:	3318      	adds	r3, #24
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7ff f95f 	bl	800cbbe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d904:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d908:	f1c3 0207 	rsb	r2, r3, #7
 800d90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d90e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d914:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d918:	2200      	movs	r2, #0
 800d91a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d920:	2200      	movs	r2, #0
 800d922:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d928:	3354      	adds	r3, #84	@ 0x54
 800d92a:	224c      	movs	r2, #76	@ 0x4c
 800d92c:	2100      	movs	r1, #0
 800d92e:	4618      	mov	r0, r3
 800d930:	f002 fc0e 	bl	8010150 <memset>
 800d934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d936:	4a0d      	ldr	r2, [pc, #52]	@ (800d96c <prvInitialiseNewTask+0x144>)
 800d938:	659a      	str	r2, [r3, #88]	@ 0x58
 800d93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d93c:	4a0c      	ldr	r2, [pc, #48]	@ (800d970 <prvInitialiseNewTask+0x148>)
 800d93e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d942:	4a0c      	ldr	r2, [pc, #48]	@ (800d974 <prvInitialiseNewTask+0x14c>)
 800d944:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d946:	683a      	ldr	r2, [r7, #0]
 800d948:	68f9      	ldr	r1, [r7, #12]
 800d94a:	69b8      	ldr	r0, [r7, #24]
 800d94c:	f001 f964 	bl	800ec18 <pxPortInitialiseStack>
 800d950:	4602      	mov	r2, r0
 800d952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d954:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d002      	beq.n	800d962 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d960:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d962:	bf00      	nop
 800d964:	3720      	adds	r7, #32
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}
 800d96a:	bf00      	nop
 800d96c:	240053dc 	.word	0x240053dc
 800d970:	24005444 	.word	0x24005444
 800d974:	240054ac 	.word	0x240054ac

0800d978 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d980:	f001 fa7a 	bl	800ee78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d984:	4b2c      	ldr	r3, [pc, #176]	@ (800da38 <prvAddNewTaskToReadyList+0xc0>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	3301      	adds	r3, #1
 800d98a:	4a2b      	ldr	r2, [pc, #172]	@ (800da38 <prvAddNewTaskToReadyList+0xc0>)
 800d98c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d98e:	4b2b      	ldr	r3, [pc, #172]	@ (800da3c <prvAddNewTaskToReadyList+0xc4>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d109      	bne.n	800d9aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d996:	4a29      	ldr	r2, [pc, #164]	@ (800da3c <prvAddNewTaskToReadyList+0xc4>)
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d99c:	4b26      	ldr	r3, [pc, #152]	@ (800da38 <prvAddNewTaskToReadyList+0xc0>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	2b01      	cmp	r3, #1
 800d9a2:	d110      	bne.n	800d9c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d9a4:	f000 fc2a 	bl	800e1fc <prvInitialiseTaskLists>
 800d9a8:	e00d      	b.n	800d9c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d9aa:	4b25      	ldr	r3, [pc, #148]	@ (800da40 <prvAddNewTaskToReadyList+0xc8>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d109      	bne.n	800d9c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d9b2:	4b22      	ldr	r3, [pc, #136]	@ (800da3c <prvAddNewTaskToReadyList+0xc4>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d802      	bhi.n	800d9c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d9c0:	4a1e      	ldr	r2, [pc, #120]	@ (800da3c <prvAddNewTaskToReadyList+0xc4>)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d9c6:	4b1f      	ldr	r3, [pc, #124]	@ (800da44 <prvAddNewTaskToReadyList+0xcc>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	4a1d      	ldr	r2, [pc, #116]	@ (800da44 <prvAddNewTaskToReadyList+0xcc>)
 800d9ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d9d0:	4b1c      	ldr	r3, [pc, #112]	@ (800da44 <prvAddNewTaskToReadyList+0xcc>)
 800d9d2:	681a      	ldr	r2, [r3, #0]
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9dc:	2201      	movs	r2, #1
 800d9de:	409a      	lsls	r2, r3
 800d9e0:	4b19      	ldr	r3, [pc, #100]	@ (800da48 <prvAddNewTaskToReadyList+0xd0>)
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	4a18      	ldr	r2, [pc, #96]	@ (800da48 <prvAddNewTaskToReadyList+0xd0>)
 800d9e8:	6013      	str	r3, [r2, #0]
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9ee:	4613      	mov	r3, r2
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	4413      	add	r3, r2
 800d9f4:	009b      	lsls	r3, r3, #2
 800d9f6:	4a15      	ldr	r2, [pc, #84]	@ (800da4c <prvAddNewTaskToReadyList+0xd4>)
 800d9f8:	441a      	add	r2, r3
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	3304      	adds	r3, #4
 800d9fe:	4619      	mov	r1, r3
 800da00:	4610      	mov	r0, r2
 800da02:	f7ff f8e9 	bl	800cbd8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800da06:	f001 fa69 	bl	800eedc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800da0a:	4b0d      	ldr	r3, [pc, #52]	@ (800da40 <prvAddNewTaskToReadyList+0xc8>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d00e      	beq.n	800da30 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800da12:	4b0a      	ldr	r3, [pc, #40]	@ (800da3c <prvAddNewTaskToReadyList+0xc4>)
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da1c:	429a      	cmp	r2, r3
 800da1e:	d207      	bcs.n	800da30 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800da20:	4b0b      	ldr	r3, [pc, #44]	@ (800da50 <prvAddNewTaskToReadyList+0xd8>)
 800da22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da26:	601a      	str	r2, [r3, #0]
 800da28:	f3bf 8f4f 	dsb	sy
 800da2c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da30:	bf00      	nop
 800da32:	3708      	adds	r7, #8
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}
 800da38:	24001538 	.word	0x24001538
 800da3c:	24001438 	.word	0x24001438
 800da40:	24001544 	.word	0x24001544
 800da44:	24001554 	.word	0x24001554
 800da48:	24001540 	.word	0x24001540
 800da4c:	2400143c 	.word	0x2400143c
 800da50:	e000ed04 	.word	0xe000ed04

0800da54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800da54:	b580      	push	{r7, lr}
 800da56:	b084      	sub	sp, #16
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800da5c:	2300      	movs	r3, #0
 800da5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d018      	beq.n	800da98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800da66:	4b14      	ldr	r3, [pc, #80]	@ (800dab8 <vTaskDelay+0x64>)
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d00b      	beq.n	800da86 <vTaskDelay+0x32>
	__asm volatile
 800da6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da72:	f383 8811 	msr	BASEPRI, r3
 800da76:	f3bf 8f6f 	isb	sy
 800da7a:	f3bf 8f4f 	dsb	sy
 800da7e:	60bb      	str	r3, [r7, #8]
}
 800da80:	bf00      	nop
 800da82:	bf00      	nop
 800da84:	e7fd      	b.n	800da82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800da86:	f000 f88b 	bl	800dba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800da8a:	2100      	movs	r1, #0
 800da8c:	6878      	ldr	r0, [r7, #4]
 800da8e:	f000 fd1f 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800da92:	f000 f893 	bl	800dbbc <xTaskResumeAll>
 800da96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d107      	bne.n	800daae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800da9e:	4b07      	ldr	r3, [pc, #28]	@ (800dabc <vTaskDelay+0x68>)
 800daa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800daa4:	601a      	str	r2, [r3, #0]
 800daa6:	f3bf 8f4f 	dsb	sy
 800daaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800daae:	bf00      	nop
 800dab0:	3710      	adds	r7, #16
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}
 800dab6:	bf00      	nop
 800dab8:	24001560 	.word	0x24001560
 800dabc:	e000ed04 	.word	0xe000ed04

0800dac0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b08a      	sub	sp, #40	@ 0x28
 800dac4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dac6:	2300      	movs	r3, #0
 800dac8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800daca:	2300      	movs	r3, #0
 800dacc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dace:	463a      	mov	r2, r7
 800dad0:	1d39      	adds	r1, r7, #4
 800dad2:	f107 0308 	add.w	r3, r7, #8
 800dad6:	4618      	mov	r0, r3
 800dad8:	f7f4 f920 	bl	8001d1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dadc:	6839      	ldr	r1, [r7, #0]
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	68ba      	ldr	r2, [r7, #8]
 800dae2:	9202      	str	r2, [sp, #8]
 800dae4:	9301      	str	r3, [sp, #4]
 800dae6:	2300      	movs	r3, #0
 800dae8:	9300      	str	r3, [sp, #0]
 800daea:	2300      	movs	r3, #0
 800daec:	460a      	mov	r2, r1
 800daee:	4924      	ldr	r1, [pc, #144]	@ (800db80 <vTaskStartScheduler+0xc0>)
 800daf0:	4824      	ldr	r0, [pc, #144]	@ (800db84 <vTaskStartScheduler+0xc4>)
 800daf2:	f7ff fdf3 	bl	800d6dc <xTaskCreateStatic>
 800daf6:	4603      	mov	r3, r0
 800daf8:	4a23      	ldr	r2, [pc, #140]	@ (800db88 <vTaskStartScheduler+0xc8>)
 800dafa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dafc:	4b22      	ldr	r3, [pc, #136]	@ (800db88 <vTaskStartScheduler+0xc8>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d002      	beq.n	800db0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800db04:	2301      	movs	r3, #1
 800db06:	617b      	str	r3, [r7, #20]
 800db08:	e001      	b.n	800db0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800db0a:	2300      	movs	r3, #0
 800db0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	2b01      	cmp	r3, #1
 800db12:	d102      	bne.n	800db1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800db14:	f000 fd42 	bl	800e59c <xTimerCreateTimerTask>
 800db18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d11b      	bne.n	800db58 <vTaskStartScheduler+0x98>
	__asm volatile
 800db20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db24:	f383 8811 	msr	BASEPRI, r3
 800db28:	f3bf 8f6f 	isb	sy
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	613b      	str	r3, [r7, #16]
}
 800db32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800db34:	4b15      	ldr	r3, [pc, #84]	@ (800db8c <vTaskStartScheduler+0xcc>)
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	3354      	adds	r3, #84	@ 0x54
 800db3a:	4a15      	ldr	r2, [pc, #84]	@ (800db90 <vTaskStartScheduler+0xd0>)
 800db3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800db3e:	4b15      	ldr	r3, [pc, #84]	@ (800db94 <vTaskStartScheduler+0xd4>)
 800db40:	f04f 32ff 	mov.w	r2, #4294967295
 800db44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800db46:	4b14      	ldr	r3, [pc, #80]	@ (800db98 <vTaskStartScheduler+0xd8>)
 800db48:	2201      	movs	r2, #1
 800db4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800db4c:	4b13      	ldr	r3, [pc, #76]	@ (800db9c <vTaskStartScheduler+0xdc>)
 800db4e:	2200      	movs	r2, #0
 800db50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800db52:	f001 f8ed 	bl	800ed30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800db56:	e00f      	b.n	800db78 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800db58:	697b      	ldr	r3, [r7, #20]
 800db5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db5e:	d10b      	bne.n	800db78 <vTaskStartScheduler+0xb8>
	__asm volatile
 800db60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db64:	f383 8811 	msr	BASEPRI, r3
 800db68:	f3bf 8f6f 	isb	sy
 800db6c:	f3bf 8f4f 	dsb	sy
 800db70:	60fb      	str	r3, [r7, #12]
}
 800db72:	bf00      	nop
 800db74:	bf00      	nop
 800db76:	e7fd      	b.n	800db74 <vTaskStartScheduler+0xb4>
}
 800db78:	bf00      	nop
 800db7a:	3718      	adds	r7, #24
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}
 800db80:	08010968 	.word	0x08010968
 800db84:	0800e1cd 	.word	0x0800e1cd
 800db88:	2400155c 	.word	0x2400155c
 800db8c:	24001438 	.word	0x24001438
 800db90:	24000050 	.word	0x24000050
 800db94:	24001558 	.word	0x24001558
 800db98:	24001544 	.word	0x24001544
 800db9c:	2400153c 	.word	0x2400153c

0800dba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dba0:	b480      	push	{r7}
 800dba2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dba4:	4b04      	ldr	r3, [pc, #16]	@ (800dbb8 <vTaskSuspendAll+0x18>)
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	3301      	adds	r3, #1
 800dbaa:	4a03      	ldr	r2, [pc, #12]	@ (800dbb8 <vTaskSuspendAll+0x18>)
 800dbac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dbae:	bf00      	nop
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr
 800dbb8:	24001560 	.word	0x24001560

0800dbbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dbca:	4b42      	ldr	r3, [pc, #264]	@ (800dcd4 <xTaskResumeAll+0x118>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10b      	bne.n	800dbea <xTaskResumeAll+0x2e>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	603b      	str	r3, [r7, #0]
}
 800dbe4:	bf00      	nop
 800dbe6:	bf00      	nop
 800dbe8:	e7fd      	b.n	800dbe6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dbea:	f001 f945 	bl	800ee78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dbee:	4b39      	ldr	r3, [pc, #228]	@ (800dcd4 <xTaskResumeAll+0x118>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3b01      	subs	r3, #1
 800dbf4:	4a37      	ldr	r2, [pc, #220]	@ (800dcd4 <xTaskResumeAll+0x118>)
 800dbf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dbf8:	4b36      	ldr	r3, [pc, #216]	@ (800dcd4 <xTaskResumeAll+0x118>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d161      	bne.n	800dcc4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dc00:	4b35      	ldr	r3, [pc, #212]	@ (800dcd8 <xTaskResumeAll+0x11c>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d05d      	beq.n	800dcc4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dc08:	e02e      	b.n	800dc68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc0a:	4b34      	ldr	r3, [pc, #208]	@ (800dcdc <xTaskResumeAll+0x120>)
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	3318      	adds	r3, #24
 800dc16:	4618      	mov	r0, r3
 800dc18:	f7ff f83b 	bl	800cc92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	3304      	adds	r3, #4
 800dc20:	4618      	mov	r0, r3
 800dc22:	f7ff f836 	bl	800cc92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc2a:	2201      	movs	r2, #1
 800dc2c:	409a      	lsls	r2, r3
 800dc2e:	4b2c      	ldr	r3, [pc, #176]	@ (800dce0 <xTaskResumeAll+0x124>)
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	4313      	orrs	r3, r2
 800dc34:	4a2a      	ldr	r2, [pc, #168]	@ (800dce0 <xTaskResumeAll+0x124>)
 800dc36:	6013      	str	r3, [r2, #0]
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc3c:	4613      	mov	r3, r2
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	4413      	add	r3, r2
 800dc42:	009b      	lsls	r3, r3, #2
 800dc44:	4a27      	ldr	r2, [pc, #156]	@ (800dce4 <xTaskResumeAll+0x128>)
 800dc46:	441a      	add	r2, r3
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	3304      	adds	r3, #4
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	4610      	mov	r0, r2
 800dc50:	f7fe ffc2 	bl	800cbd8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc58:	4b23      	ldr	r3, [pc, #140]	@ (800dce8 <xTaskResumeAll+0x12c>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc5e:	429a      	cmp	r2, r3
 800dc60:	d302      	bcc.n	800dc68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800dc62:	4b22      	ldr	r3, [pc, #136]	@ (800dcec <xTaskResumeAll+0x130>)
 800dc64:	2201      	movs	r2, #1
 800dc66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dc68:	4b1c      	ldr	r3, [pc, #112]	@ (800dcdc <xTaskResumeAll+0x120>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d1cc      	bne.n	800dc0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d001      	beq.n	800dc7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dc76:	f000 fb65 	bl	800e344 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dc7a:	4b1d      	ldr	r3, [pc, #116]	@ (800dcf0 <xTaskResumeAll+0x134>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d010      	beq.n	800dca8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dc86:	f000 f847 	bl	800dd18 <xTaskIncrementTick>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d002      	beq.n	800dc96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800dc90:	4b16      	ldr	r3, [pc, #88]	@ (800dcec <xTaskResumeAll+0x130>)
 800dc92:	2201      	movs	r2, #1
 800dc94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	3b01      	subs	r3, #1
 800dc9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d1f1      	bne.n	800dc86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800dca2:	4b13      	ldr	r3, [pc, #76]	@ (800dcf0 <xTaskResumeAll+0x134>)
 800dca4:	2200      	movs	r2, #0
 800dca6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dca8:	4b10      	ldr	r3, [pc, #64]	@ (800dcec <xTaskResumeAll+0x130>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d009      	beq.n	800dcc4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dcb4:	4b0f      	ldr	r3, [pc, #60]	@ (800dcf4 <xTaskResumeAll+0x138>)
 800dcb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcba:	601a      	str	r2, [r3, #0]
 800dcbc:	f3bf 8f4f 	dsb	sy
 800dcc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dcc4:	f001 f90a 	bl	800eedc <vPortExitCritical>

	return xAlreadyYielded;
 800dcc8:	68bb      	ldr	r3, [r7, #8]
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3710      	adds	r7, #16
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}
 800dcd2:	bf00      	nop
 800dcd4:	24001560 	.word	0x24001560
 800dcd8:	24001538 	.word	0x24001538
 800dcdc:	240014f8 	.word	0x240014f8
 800dce0:	24001540 	.word	0x24001540
 800dce4:	2400143c 	.word	0x2400143c
 800dce8:	24001438 	.word	0x24001438
 800dcec:	2400154c 	.word	0x2400154c
 800dcf0:	24001548 	.word	0x24001548
 800dcf4:	e000ed04 	.word	0xe000ed04

0800dcf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b083      	sub	sp, #12
 800dcfc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dcfe:	4b05      	ldr	r3, [pc, #20]	@ (800dd14 <xTaskGetTickCount+0x1c>)
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dd04:	687b      	ldr	r3, [r7, #4]
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	370c      	adds	r7, #12
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd10:	4770      	bx	lr
 800dd12:	bf00      	nop
 800dd14:	2400153c 	.word	0x2400153c

0800dd18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b086      	sub	sp, #24
 800dd1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd22:	4b4f      	ldr	r3, [pc, #316]	@ (800de60 <xTaskIncrementTick+0x148>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	f040 808f 	bne.w	800de4a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dd2c:	4b4d      	ldr	r3, [pc, #308]	@ (800de64 <xTaskIncrementTick+0x14c>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	3301      	adds	r3, #1
 800dd32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dd34:	4a4b      	ldr	r2, [pc, #300]	@ (800de64 <xTaskIncrementTick+0x14c>)
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dd3a:	693b      	ldr	r3, [r7, #16]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d121      	bne.n	800dd84 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800dd40:	4b49      	ldr	r3, [pc, #292]	@ (800de68 <xTaskIncrementTick+0x150>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00b      	beq.n	800dd62 <xTaskIncrementTick+0x4a>
	__asm volatile
 800dd4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd4e:	f383 8811 	msr	BASEPRI, r3
 800dd52:	f3bf 8f6f 	isb	sy
 800dd56:	f3bf 8f4f 	dsb	sy
 800dd5a:	603b      	str	r3, [r7, #0]
}
 800dd5c:	bf00      	nop
 800dd5e:	bf00      	nop
 800dd60:	e7fd      	b.n	800dd5e <xTaskIncrementTick+0x46>
 800dd62:	4b41      	ldr	r3, [pc, #260]	@ (800de68 <xTaskIncrementTick+0x150>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	60fb      	str	r3, [r7, #12]
 800dd68:	4b40      	ldr	r3, [pc, #256]	@ (800de6c <xTaskIncrementTick+0x154>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	4a3e      	ldr	r2, [pc, #248]	@ (800de68 <xTaskIncrementTick+0x150>)
 800dd6e:	6013      	str	r3, [r2, #0]
 800dd70:	4a3e      	ldr	r2, [pc, #248]	@ (800de6c <xTaskIncrementTick+0x154>)
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	6013      	str	r3, [r2, #0]
 800dd76:	4b3e      	ldr	r3, [pc, #248]	@ (800de70 <xTaskIncrementTick+0x158>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	4a3c      	ldr	r2, [pc, #240]	@ (800de70 <xTaskIncrementTick+0x158>)
 800dd7e:	6013      	str	r3, [r2, #0]
 800dd80:	f000 fae0 	bl	800e344 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dd84:	4b3b      	ldr	r3, [pc, #236]	@ (800de74 <xTaskIncrementTick+0x15c>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	693a      	ldr	r2, [r7, #16]
 800dd8a:	429a      	cmp	r2, r3
 800dd8c:	d348      	bcc.n	800de20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dd8e:	4b36      	ldr	r3, [pc, #216]	@ (800de68 <xTaskIncrementTick+0x150>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d104      	bne.n	800dda2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd98:	4b36      	ldr	r3, [pc, #216]	@ (800de74 <xTaskIncrementTick+0x15c>)
 800dd9a:	f04f 32ff 	mov.w	r2, #4294967295
 800dd9e:	601a      	str	r2, [r3, #0]
					break;
 800dda0:	e03e      	b.n	800de20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dda2:	4b31      	ldr	r3, [pc, #196]	@ (800de68 <xTaskIncrementTick+0x150>)
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ddb2:	693a      	ldr	r2, [r7, #16]
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	429a      	cmp	r2, r3
 800ddb8:	d203      	bcs.n	800ddc2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ddba:	4a2e      	ldr	r2, [pc, #184]	@ (800de74 <xTaskIncrementTick+0x15c>)
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ddc0:	e02e      	b.n	800de20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	3304      	adds	r3, #4
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f7fe ff63 	bl	800cc92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d004      	beq.n	800ddde <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	3318      	adds	r3, #24
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f7fe ff5a 	bl	800cc92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dde2:	2201      	movs	r2, #1
 800dde4:	409a      	lsls	r2, r3
 800dde6:	4b24      	ldr	r3, [pc, #144]	@ (800de78 <xTaskIncrementTick+0x160>)
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4313      	orrs	r3, r2
 800ddec:	4a22      	ldr	r2, [pc, #136]	@ (800de78 <xTaskIncrementTick+0x160>)
 800ddee:	6013      	str	r3, [r2, #0]
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddf4:	4613      	mov	r3, r2
 800ddf6:	009b      	lsls	r3, r3, #2
 800ddf8:	4413      	add	r3, r2
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	4a1f      	ldr	r2, [pc, #124]	@ (800de7c <xTaskIncrementTick+0x164>)
 800ddfe:	441a      	add	r2, r3
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	3304      	adds	r3, #4
 800de04:	4619      	mov	r1, r3
 800de06:	4610      	mov	r0, r2
 800de08:	f7fe fee6 	bl	800cbd8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de10:	4b1b      	ldr	r3, [pc, #108]	@ (800de80 <xTaskIncrementTick+0x168>)
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de16:	429a      	cmp	r2, r3
 800de18:	d3b9      	bcc.n	800dd8e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800de1a:	2301      	movs	r3, #1
 800de1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de1e:	e7b6      	b.n	800dd8e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800de20:	4b17      	ldr	r3, [pc, #92]	@ (800de80 <xTaskIncrementTick+0x168>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de26:	4915      	ldr	r1, [pc, #84]	@ (800de7c <xTaskIncrementTick+0x164>)
 800de28:	4613      	mov	r3, r2
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	4413      	add	r3, r2
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	440b      	add	r3, r1
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b01      	cmp	r3, #1
 800de36:	d901      	bls.n	800de3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800de38:	2301      	movs	r3, #1
 800de3a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800de3c:	4b11      	ldr	r3, [pc, #68]	@ (800de84 <xTaskIncrementTick+0x16c>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d007      	beq.n	800de54 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800de44:	2301      	movs	r3, #1
 800de46:	617b      	str	r3, [r7, #20]
 800de48:	e004      	b.n	800de54 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800de4a:	4b0f      	ldr	r3, [pc, #60]	@ (800de88 <xTaskIncrementTick+0x170>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	3301      	adds	r3, #1
 800de50:	4a0d      	ldr	r2, [pc, #52]	@ (800de88 <xTaskIncrementTick+0x170>)
 800de52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800de54:	697b      	ldr	r3, [r7, #20]
}
 800de56:	4618      	mov	r0, r3
 800de58:	3718      	adds	r7, #24
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}
 800de5e:	bf00      	nop
 800de60:	24001560 	.word	0x24001560
 800de64:	2400153c 	.word	0x2400153c
 800de68:	240014f0 	.word	0x240014f0
 800de6c:	240014f4 	.word	0x240014f4
 800de70:	24001550 	.word	0x24001550
 800de74:	24001558 	.word	0x24001558
 800de78:	24001540 	.word	0x24001540
 800de7c:	2400143c 	.word	0x2400143c
 800de80:	24001438 	.word	0x24001438
 800de84:	2400154c 	.word	0x2400154c
 800de88:	24001548 	.word	0x24001548

0800de8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800de8c:	b480      	push	{r7}
 800de8e:	b087      	sub	sp, #28
 800de90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800de92:	4b2a      	ldr	r3, [pc, #168]	@ (800df3c <vTaskSwitchContext+0xb0>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d003      	beq.n	800dea2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800de9a:	4b29      	ldr	r3, [pc, #164]	@ (800df40 <vTaskSwitchContext+0xb4>)
 800de9c:	2201      	movs	r2, #1
 800de9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dea0:	e045      	b.n	800df2e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800dea2:	4b27      	ldr	r3, [pc, #156]	@ (800df40 <vTaskSwitchContext+0xb4>)
 800dea4:	2200      	movs	r2, #0
 800dea6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dea8:	4b26      	ldr	r3, [pc, #152]	@ (800df44 <vTaskSwitchContext+0xb8>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	fab3 f383 	clz	r3, r3
 800deb4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800deb6:	7afb      	ldrb	r3, [r7, #11]
 800deb8:	f1c3 031f 	rsb	r3, r3, #31
 800debc:	617b      	str	r3, [r7, #20]
 800debe:	4922      	ldr	r1, [pc, #136]	@ (800df48 <vTaskSwitchContext+0xbc>)
 800dec0:	697a      	ldr	r2, [r7, #20]
 800dec2:	4613      	mov	r3, r2
 800dec4:	009b      	lsls	r3, r3, #2
 800dec6:	4413      	add	r3, r2
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	440b      	add	r3, r1
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d10b      	bne.n	800deea <vTaskSwitchContext+0x5e>
	__asm volatile
 800ded2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ded6:	f383 8811 	msr	BASEPRI, r3
 800deda:	f3bf 8f6f 	isb	sy
 800dede:	f3bf 8f4f 	dsb	sy
 800dee2:	607b      	str	r3, [r7, #4]
}
 800dee4:	bf00      	nop
 800dee6:	bf00      	nop
 800dee8:	e7fd      	b.n	800dee6 <vTaskSwitchContext+0x5a>
 800deea:	697a      	ldr	r2, [r7, #20]
 800deec:	4613      	mov	r3, r2
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	4413      	add	r3, r2
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	4a14      	ldr	r2, [pc, #80]	@ (800df48 <vTaskSwitchContext+0xbc>)
 800def6:	4413      	add	r3, r2
 800def8:	613b      	str	r3, [r7, #16]
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	685b      	ldr	r3, [r3, #4]
 800defe:	685a      	ldr	r2, [r3, #4]
 800df00:	693b      	ldr	r3, [r7, #16]
 800df02:	605a      	str	r2, [r3, #4]
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	685a      	ldr	r2, [r3, #4]
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	3308      	adds	r3, #8
 800df0c:	429a      	cmp	r2, r3
 800df0e:	d104      	bne.n	800df1a <vTaskSwitchContext+0x8e>
 800df10:	693b      	ldr	r3, [r7, #16]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	685a      	ldr	r2, [r3, #4]
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	605a      	str	r2, [r3, #4]
 800df1a:	693b      	ldr	r3, [r7, #16]
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	68db      	ldr	r3, [r3, #12]
 800df20:	4a0a      	ldr	r2, [pc, #40]	@ (800df4c <vTaskSwitchContext+0xc0>)
 800df22:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800df24:	4b09      	ldr	r3, [pc, #36]	@ (800df4c <vTaskSwitchContext+0xc0>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	3354      	adds	r3, #84	@ 0x54
 800df2a:	4a09      	ldr	r2, [pc, #36]	@ (800df50 <vTaskSwitchContext+0xc4>)
 800df2c:	6013      	str	r3, [r2, #0]
}
 800df2e:	bf00      	nop
 800df30:	371c      	adds	r7, #28
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	24001560 	.word	0x24001560
 800df40:	2400154c 	.word	0x2400154c
 800df44:	24001540 	.word	0x24001540
 800df48:	2400143c 	.word	0x2400143c
 800df4c:	24001438 	.word	0x24001438
 800df50:	24000050 	.word	0x24000050

0800df54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b084      	sub	sp, #16
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
 800df5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d10b      	bne.n	800df7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800df64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df68:	f383 8811 	msr	BASEPRI, r3
 800df6c:	f3bf 8f6f 	isb	sy
 800df70:	f3bf 8f4f 	dsb	sy
 800df74:	60fb      	str	r3, [r7, #12]
}
 800df76:	bf00      	nop
 800df78:	bf00      	nop
 800df7a:	e7fd      	b.n	800df78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800df7c:	4b07      	ldr	r3, [pc, #28]	@ (800df9c <vTaskPlaceOnEventList+0x48>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	3318      	adds	r3, #24
 800df82:	4619      	mov	r1, r3
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7fe fe4b 	bl	800cc20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800df8a:	2101      	movs	r1, #1
 800df8c:	6838      	ldr	r0, [r7, #0]
 800df8e:	f000 fa9f 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
}
 800df92:	bf00      	nop
 800df94:	3710      	adds	r7, #16
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	24001438 	.word	0x24001438

0800dfa0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b086      	sub	sp, #24
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	60f8      	str	r0, [r7, #12]
 800dfa8:	60b9      	str	r1, [r7, #8]
 800dfaa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d10b      	bne.n	800dfca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800dfb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb6:	f383 8811 	msr	BASEPRI, r3
 800dfba:	f3bf 8f6f 	isb	sy
 800dfbe:	f3bf 8f4f 	dsb	sy
 800dfc2:	617b      	str	r3, [r7, #20]
}
 800dfc4:	bf00      	nop
 800dfc6:	bf00      	nop
 800dfc8:	e7fd      	b.n	800dfc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dfca:	4b0a      	ldr	r3, [pc, #40]	@ (800dff4 <vTaskPlaceOnEventListRestricted+0x54>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3318      	adds	r3, #24
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	68f8      	ldr	r0, [r7, #12]
 800dfd4:	f7fe fe00 	bl	800cbd8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d002      	beq.n	800dfe4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800dfde:	f04f 33ff 	mov.w	r3, #4294967295
 800dfe2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dfe4:	6879      	ldr	r1, [r7, #4]
 800dfe6:	68b8      	ldr	r0, [r7, #8]
 800dfe8:	f000 fa72 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
	}
 800dfec:	bf00      	nop
 800dfee:	3718      	adds	r7, #24
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}
 800dff4:	24001438 	.word	0x24001438

0800dff8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b086      	sub	sp, #24
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	68db      	ldr	r3, [r3, #12]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e008:	693b      	ldr	r3, [r7, #16]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d10b      	bne.n	800e026 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e012:	f383 8811 	msr	BASEPRI, r3
 800e016:	f3bf 8f6f 	isb	sy
 800e01a:	f3bf 8f4f 	dsb	sy
 800e01e:	60fb      	str	r3, [r7, #12]
}
 800e020:	bf00      	nop
 800e022:	bf00      	nop
 800e024:	e7fd      	b.n	800e022 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	3318      	adds	r3, #24
 800e02a:	4618      	mov	r0, r3
 800e02c:	f7fe fe31 	bl	800cc92 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e030:	4b1d      	ldr	r3, [pc, #116]	@ (800e0a8 <xTaskRemoveFromEventList+0xb0>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d11c      	bne.n	800e072 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	3304      	adds	r3, #4
 800e03c:	4618      	mov	r0, r3
 800e03e:	f7fe fe28 	bl	800cc92 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e042:	693b      	ldr	r3, [r7, #16]
 800e044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e046:	2201      	movs	r2, #1
 800e048:	409a      	lsls	r2, r3
 800e04a:	4b18      	ldr	r3, [pc, #96]	@ (800e0ac <xTaskRemoveFromEventList+0xb4>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	4313      	orrs	r3, r2
 800e050:	4a16      	ldr	r2, [pc, #88]	@ (800e0ac <xTaskRemoveFromEventList+0xb4>)
 800e052:	6013      	str	r3, [r2, #0]
 800e054:	693b      	ldr	r3, [r7, #16]
 800e056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e058:	4613      	mov	r3, r2
 800e05a:	009b      	lsls	r3, r3, #2
 800e05c:	4413      	add	r3, r2
 800e05e:	009b      	lsls	r3, r3, #2
 800e060:	4a13      	ldr	r2, [pc, #76]	@ (800e0b0 <xTaskRemoveFromEventList+0xb8>)
 800e062:	441a      	add	r2, r3
 800e064:	693b      	ldr	r3, [r7, #16]
 800e066:	3304      	adds	r3, #4
 800e068:	4619      	mov	r1, r3
 800e06a:	4610      	mov	r0, r2
 800e06c:	f7fe fdb4 	bl	800cbd8 <vListInsertEnd>
 800e070:	e005      	b.n	800e07e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	3318      	adds	r3, #24
 800e076:	4619      	mov	r1, r3
 800e078:	480e      	ldr	r0, [pc, #56]	@ (800e0b4 <xTaskRemoveFromEventList+0xbc>)
 800e07a:	f7fe fdad 	bl	800cbd8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e082:	4b0d      	ldr	r3, [pc, #52]	@ (800e0b8 <xTaskRemoveFromEventList+0xc0>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e088:	429a      	cmp	r2, r3
 800e08a:	d905      	bls.n	800e098 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e08c:	2301      	movs	r3, #1
 800e08e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e090:	4b0a      	ldr	r3, [pc, #40]	@ (800e0bc <xTaskRemoveFromEventList+0xc4>)
 800e092:	2201      	movs	r2, #1
 800e094:	601a      	str	r2, [r3, #0]
 800e096:	e001      	b.n	800e09c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e098:	2300      	movs	r3, #0
 800e09a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e09c:	697b      	ldr	r3, [r7, #20]
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3718      	adds	r7, #24
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}
 800e0a6:	bf00      	nop
 800e0a8:	24001560 	.word	0x24001560
 800e0ac:	24001540 	.word	0x24001540
 800e0b0:	2400143c 	.word	0x2400143c
 800e0b4:	240014f8 	.word	0x240014f8
 800e0b8:	24001438 	.word	0x24001438
 800e0bc:	2400154c 	.word	0x2400154c

0800e0c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b083      	sub	sp, #12
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e0c8:	4b06      	ldr	r3, [pc, #24]	@ (800e0e4 <vTaskInternalSetTimeOutState+0x24>)
 800e0ca:	681a      	ldr	r2, [r3, #0]
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e0d0:	4b05      	ldr	r3, [pc, #20]	@ (800e0e8 <vTaskInternalSetTimeOutState+0x28>)
 800e0d2:	681a      	ldr	r2, [r3, #0]
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	605a      	str	r2, [r3, #4]
}
 800e0d8:	bf00      	nop
 800e0da:	370c      	adds	r7, #12
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr
 800e0e4:	24001550 	.word	0x24001550
 800e0e8:	2400153c 	.word	0x2400153c

0800e0ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b088      	sub	sp, #32
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10b      	bne.n	800e114 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e0fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e100:	f383 8811 	msr	BASEPRI, r3
 800e104:	f3bf 8f6f 	isb	sy
 800e108:	f3bf 8f4f 	dsb	sy
 800e10c:	613b      	str	r3, [r7, #16]
}
 800e10e:	bf00      	nop
 800e110:	bf00      	nop
 800e112:	e7fd      	b.n	800e110 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d10b      	bne.n	800e132 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e11a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e11e:	f383 8811 	msr	BASEPRI, r3
 800e122:	f3bf 8f6f 	isb	sy
 800e126:	f3bf 8f4f 	dsb	sy
 800e12a:	60fb      	str	r3, [r7, #12]
}
 800e12c:	bf00      	nop
 800e12e:	bf00      	nop
 800e130:	e7fd      	b.n	800e12e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e132:	f000 fea1 	bl	800ee78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e136:	4b1d      	ldr	r3, [pc, #116]	@ (800e1ac <xTaskCheckForTimeOut+0xc0>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	685b      	ldr	r3, [r3, #4]
 800e140:	69ba      	ldr	r2, [r7, #24]
 800e142:	1ad3      	subs	r3, r2, r3
 800e144:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e14e:	d102      	bne.n	800e156 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e150:	2300      	movs	r3, #0
 800e152:	61fb      	str	r3, [r7, #28]
 800e154:	e023      	b.n	800e19e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	681a      	ldr	r2, [r3, #0]
 800e15a:	4b15      	ldr	r3, [pc, #84]	@ (800e1b0 <xTaskCheckForTimeOut+0xc4>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	429a      	cmp	r2, r3
 800e160:	d007      	beq.n	800e172 <xTaskCheckForTimeOut+0x86>
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	685b      	ldr	r3, [r3, #4]
 800e166:	69ba      	ldr	r2, [r7, #24]
 800e168:	429a      	cmp	r2, r3
 800e16a:	d302      	bcc.n	800e172 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e16c:	2301      	movs	r3, #1
 800e16e:	61fb      	str	r3, [r7, #28]
 800e170:	e015      	b.n	800e19e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	697a      	ldr	r2, [r7, #20]
 800e178:	429a      	cmp	r2, r3
 800e17a:	d20b      	bcs.n	800e194 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	681a      	ldr	r2, [r3, #0]
 800e180:	697b      	ldr	r3, [r7, #20]
 800e182:	1ad2      	subs	r2, r2, r3
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f7ff ff99 	bl	800e0c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e18e:	2300      	movs	r3, #0
 800e190:	61fb      	str	r3, [r7, #28]
 800e192:	e004      	b.n	800e19e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	2200      	movs	r2, #0
 800e198:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e19a:	2301      	movs	r3, #1
 800e19c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e19e:	f000 fe9d 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800e1a2:	69fb      	ldr	r3, [r7, #28]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3720      	adds	r7, #32
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}
 800e1ac:	2400153c 	.word	0x2400153c
 800e1b0:	24001550 	.word	0x24001550

0800e1b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e1b4:	b480      	push	{r7}
 800e1b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e1b8:	4b03      	ldr	r3, [pc, #12]	@ (800e1c8 <vTaskMissedYield+0x14>)
 800e1ba:	2201      	movs	r2, #1
 800e1bc:	601a      	str	r2, [r3, #0]
}
 800e1be:	bf00      	nop
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c6:	4770      	bx	lr
 800e1c8:	2400154c 	.word	0x2400154c

0800e1cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b082      	sub	sp, #8
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e1d4:	f000 f852 	bl	800e27c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e1d8:	4b06      	ldr	r3, [pc, #24]	@ (800e1f4 <prvIdleTask+0x28>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	2b01      	cmp	r3, #1
 800e1de:	d9f9      	bls.n	800e1d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e1e0:	4b05      	ldr	r3, [pc, #20]	@ (800e1f8 <prvIdleTask+0x2c>)
 800e1e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1e6:	601a      	str	r2, [r3, #0]
 800e1e8:	f3bf 8f4f 	dsb	sy
 800e1ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e1f0:	e7f0      	b.n	800e1d4 <prvIdleTask+0x8>
 800e1f2:	bf00      	nop
 800e1f4:	2400143c 	.word	0x2400143c
 800e1f8:	e000ed04 	.word	0xe000ed04

0800e1fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b082      	sub	sp, #8
 800e200:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e202:	2300      	movs	r3, #0
 800e204:	607b      	str	r3, [r7, #4]
 800e206:	e00c      	b.n	800e222 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e208:	687a      	ldr	r2, [r7, #4]
 800e20a:	4613      	mov	r3, r2
 800e20c:	009b      	lsls	r3, r3, #2
 800e20e:	4413      	add	r3, r2
 800e210:	009b      	lsls	r3, r3, #2
 800e212:	4a12      	ldr	r2, [pc, #72]	@ (800e25c <prvInitialiseTaskLists+0x60>)
 800e214:	4413      	add	r3, r2
 800e216:	4618      	mov	r0, r3
 800e218:	f7fe fcb1 	bl	800cb7e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	3301      	adds	r3, #1
 800e220:	607b      	str	r3, [r7, #4]
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2b06      	cmp	r3, #6
 800e226:	d9ef      	bls.n	800e208 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e228:	480d      	ldr	r0, [pc, #52]	@ (800e260 <prvInitialiseTaskLists+0x64>)
 800e22a:	f7fe fca8 	bl	800cb7e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e22e:	480d      	ldr	r0, [pc, #52]	@ (800e264 <prvInitialiseTaskLists+0x68>)
 800e230:	f7fe fca5 	bl	800cb7e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e234:	480c      	ldr	r0, [pc, #48]	@ (800e268 <prvInitialiseTaskLists+0x6c>)
 800e236:	f7fe fca2 	bl	800cb7e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e23a:	480c      	ldr	r0, [pc, #48]	@ (800e26c <prvInitialiseTaskLists+0x70>)
 800e23c:	f7fe fc9f 	bl	800cb7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e240:	480b      	ldr	r0, [pc, #44]	@ (800e270 <prvInitialiseTaskLists+0x74>)
 800e242:	f7fe fc9c 	bl	800cb7e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e246:	4b0b      	ldr	r3, [pc, #44]	@ (800e274 <prvInitialiseTaskLists+0x78>)
 800e248:	4a05      	ldr	r2, [pc, #20]	@ (800e260 <prvInitialiseTaskLists+0x64>)
 800e24a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e24c:	4b0a      	ldr	r3, [pc, #40]	@ (800e278 <prvInitialiseTaskLists+0x7c>)
 800e24e:	4a05      	ldr	r2, [pc, #20]	@ (800e264 <prvInitialiseTaskLists+0x68>)
 800e250:	601a      	str	r2, [r3, #0]
}
 800e252:	bf00      	nop
 800e254:	3708      	adds	r7, #8
 800e256:	46bd      	mov	sp, r7
 800e258:	bd80      	pop	{r7, pc}
 800e25a:	bf00      	nop
 800e25c:	2400143c 	.word	0x2400143c
 800e260:	240014c8 	.word	0x240014c8
 800e264:	240014dc 	.word	0x240014dc
 800e268:	240014f8 	.word	0x240014f8
 800e26c:	2400150c 	.word	0x2400150c
 800e270:	24001524 	.word	0x24001524
 800e274:	240014f0 	.word	0x240014f0
 800e278:	240014f4 	.word	0x240014f4

0800e27c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e282:	e019      	b.n	800e2b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e284:	f000 fdf8 	bl	800ee78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e288:	4b10      	ldr	r3, [pc, #64]	@ (800e2cc <prvCheckTasksWaitingTermination+0x50>)
 800e28a:	68db      	ldr	r3, [r3, #12]
 800e28c:	68db      	ldr	r3, [r3, #12]
 800e28e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	3304      	adds	r3, #4
 800e294:	4618      	mov	r0, r3
 800e296:	f7fe fcfc 	bl	800cc92 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e29a:	4b0d      	ldr	r3, [pc, #52]	@ (800e2d0 <prvCheckTasksWaitingTermination+0x54>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	3b01      	subs	r3, #1
 800e2a0:	4a0b      	ldr	r2, [pc, #44]	@ (800e2d0 <prvCheckTasksWaitingTermination+0x54>)
 800e2a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e2a4:	4b0b      	ldr	r3, [pc, #44]	@ (800e2d4 <prvCheckTasksWaitingTermination+0x58>)
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	3b01      	subs	r3, #1
 800e2aa:	4a0a      	ldr	r2, [pc, #40]	@ (800e2d4 <prvCheckTasksWaitingTermination+0x58>)
 800e2ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e2ae:	f000 fe15 	bl	800eedc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f000 f810 	bl	800e2d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e2b8:	4b06      	ldr	r3, [pc, #24]	@ (800e2d4 <prvCheckTasksWaitingTermination+0x58>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d1e1      	bne.n	800e284 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e2c0:	bf00      	nop
 800e2c2:	bf00      	nop
 800e2c4:	3708      	adds	r7, #8
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd80      	pop	{r7, pc}
 800e2ca:	bf00      	nop
 800e2cc:	2400150c 	.word	0x2400150c
 800e2d0:	24001538 	.word	0x24001538
 800e2d4:	24001520 	.word	0x24001520

0800e2d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b084      	sub	sp, #16
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	3354      	adds	r3, #84	@ 0x54
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f001 ff3b 	bl	8010160 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d108      	bne.n	800e306 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f000 ffad 	bl	800f258 <vPortFree>
				vPortFree( pxTCB );
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 ffaa 	bl	800f258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e304:	e019      	b.n	800e33a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e30c:	2b01      	cmp	r3, #1
 800e30e:	d103      	bne.n	800e318 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f000 ffa1 	bl	800f258 <vPortFree>
	}
 800e316:	e010      	b.n	800e33a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e31e:	2b02      	cmp	r3, #2
 800e320:	d00b      	beq.n	800e33a <prvDeleteTCB+0x62>
	__asm volatile
 800e322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e326:	f383 8811 	msr	BASEPRI, r3
 800e32a:	f3bf 8f6f 	isb	sy
 800e32e:	f3bf 8f4f 	dsb	sy
 800e332:	60fb      	str	r3, [r7, #12]
}
 800e334:	bf00      	nop
 800e336:	bf00      	nop
 800e338:	e7fd      	b.n	800e336 <prvDeleteTCB+0x5e>
	}
 800e33a:	bf00      	nop
 800e33c:	3710      	adds	r7, #16
 800e33e:	46bd      	mov	sp, r7
 800e340:	bd80      	pop	{r7, pc}
	...

0800e344 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e344:	b480      	push	{r7}
 800e346:	b083      	sub	sp, #12
 800e348:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e34a:	4b0c      	ldr	r3, [pc, #48]	@ (800e37c <prvResetNextTaskUnblockTime+0x38>)
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d104      	bne.n	800e35e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e354:	4b0a      	ldr	r3, [pc, #40]	@ (800e380 <prvResetNextTaskUnblockTime+0x3c>)
 800e356:	f04f 32ff 	mov.w	r2, #4294967295
 800e35a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e35c:	e008      	b.n	800e370 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e35e:	4b07      	ldr	r3, [pc, #28]	@ (800e37c <prvResetNextTaskUnblockTime+0x38>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	68db      	ldr	r3, [r3, #12]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	685b      	ldr	r3, [r3, #4]
 800e36c:	4a04      	ldr	r2, [pc, #16]	@ (800e380 <prvResetNextTaskUnblockTime+0x3c>)
 800e36e:	6013      	str	r3, [r2, #0]
}
 800e370:	bf00      	nop
 800e372:	370c      	adds	r7, #12
 800e374:	46bd      	mov	sp, r7
 800e376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37a:	4770      	bx	lr
 800e37c:	240014f0 	.word	0x240014f0
 800e380:	24001558 	.word	0x24001558

0800e384 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e38a:	4b0b      	ldr	r3, [pc, #44]	@ (800e3b8 <xTaskGetSchedulerState+0x34>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d102      	bne.n	800e398 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e392:	2301      	movs	r3, #1
 800e394:	607b      	str	r3, [r7, #4]
 800e396:	e008      	b.n	800e3aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e398:	4b08      	ldr	r3, [pc, #32]	@ (800e3bc <xTaskGetSchedulerState+0x38>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d102      	bne.n	800e3a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e3a0:	2302      	movs	r3, #2
 800e3a2:	607b      	str	r3, [r7, #4]
 800e3a4:	e001      	b.n	800e3aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e3aa:	687b      	ldr	r3, [r7, #4]
	}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	370c      	adds	r7, #12
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr
 800e3b8:	24001544 	.word	0x24001544
 800e3bc:	24001560 	.word	0x24001560

0800e3c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b086      	sub	sp, #24
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d070      	beq.n	800e4b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e3d6:	4b3b      	ldr	r3, [pc, #236]	@ (800e4c4 <xTaskPriorityDisinherit+0x104>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	693a      	ldr	r2, [r7, #16]
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d00b      	beq.n	800e3f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3e4:	f383 8811 	msr	BASEPRI, r3
 800e3e8:	f3bf 8f6f 	isb	sy
 800e3ec:	f3bf 8f4f 	dsb	sy
 800e3f0:	60fb      	str	r3, [r7, #12]
}
 800e3f2:	bf00      	nop
 800e3f4:	bf00      	nop
 800e3f6:	e7fd      	b.n	800e3f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d10b      	bne.n	800e418 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e404:	f383 8811 	msr	BASEPRI, r3
 800e408:	f3bf 8f6f 	isb	sy
 800e40c:	f3bf 8f4f 	dsb	sy
 800e410:	60bb      	str	r3, [r7, #8]
}
 800e412:	bf00      	nop
 800e414:	bf00      	nop
 800e416:	e7fd      	b.n	800e414 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e418:	693b      	ldr	r3, [r7, #16]
 800e41a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e41c:	1e5a      	subs	r2, r3, #1
 800e41e:	693b      	ldr	r3, [r7, #16]
 800e420:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e42a:	429a      	cmp	r2, r3
 800e42c:	d044      	beq.n	800e4b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e42e:	693b      	ldr	r3, [r7, #16]
 800e430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e432:	2b00      	cmp	r3, #0
 800e434:	d140      	bne.n	800e4b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e436:	693b      	ldr	r3, [r7, #16]
 800e438:	3304      	adds	r3, #4
 800e43a:	4618      	mov	r0, r3
 800e43c:	f7fe fc29 	bl	800cc92 <uxListRemove>
 800e440:	4603      	mov	r3, r0
 800e442:	2b00      	cmp	r3, #0
 800e444:	d115      	bne.n	800e472 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e44a:	491f      	ldr	r1, [pc, #124]	@ (800e4c8 <xTaskPriorityDisinherit+0x108>)
 800e44c:	4613      	mov	r3, r2
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	4413      	add	r3, r2
 800e452:	009b      	lsls	r3, r3, #2
 800e454:	440b      	add	r3, r1
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10a      	bne.n	800e472 <xTaskPriorityDisinherit+0xb2>
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e460:	2201      	movs	r2, #1
 800e462:	fa02 f303 	lsl.w	r3, r2, r3
 800e466:	43da      	mvns	r2, r3
 800e468:	4b18      	ldr	r3, [pc, #96]	@ (800e4cc <xTaskPriorityDisinherit+0x10c>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	4013      	ands	r3, r2
 800e46e:	4a17      	ldr	r2, [pc, #92]	@ (800e4cc <xTaskPriorityDisinherit+0x10c>)
 800e470:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e472:	693b      	ldr	r3, [r7, #16]
 800e474:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e476:	693b      	ldr	r3, [r7, #16]
 800e478:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e47a:	693b      	ldr	r3, [r7, #16]
 800e47c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e47e:	f1c3 0207 	rsb	r2, r3, #7
 800e482:	693b      	ldr	r3, [r7, #16]
 800e484:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e48a:	2201      	movs	r2, #1
 800e48c:	409a      	lsls	r2, r3
 800e48e:	4b0f      	ldr	r3, [pc, #60]	@ (800e4cc <xTaskPriorityDisinherit+0x10c>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	4313      	orrs	r3, r2
 800e494:	4a0d      	ldr	r2, [pc, #52]	@ (800e4cc <xTaskPriorityDisinherit+0x10c>)
 800e496:	6013      	str	r3, [r2, #0]
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e49c:	4613      	mov	r3, r2
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	4413      	add	r3, r2
 800e4a2:	009b      	lsls	r3, r3, #2
 800e4a4:	4a08      	ldr	r2, [pc, #32]	@ (800e4c8 <xTaskPriorityDisinherit+0x108>)
 800e4a6:	441a      	add	r2, r3
 800e4a8:	693b      	ldr	r3, [r7, #16]
 800e4aa:	3304      	adds	r3, #4
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	4610      	mov	r0, r2
 800e4b0:	f7fe fb92 	bl	800cbd8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e4b8:	697b      	ldr	r3, [r7, #20]
	}
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	3718      	adds	r7, #24
 800e4be:	46bd      	mov	sp, r7
 800e4c0:	bd80      	pop	{r7, pc}
 800e4c2:	bf00      	nop
 800e4c4:	24001438 	.word	0x24001438
 800e4c8:	2400143c 	.word	0x2400143c
 800e4cc:	24001540 	.word	0x24001540

0800e4d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b084      	sub	sp, #16
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
 800e4d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e4da:	4b29      	ldr	r3, [pc, #164]	@ (800e580 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4e0:	4b28      	ldr	r3, [pc, #160]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	3304      	adds	r3, #4
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7fe fbd3 	bl	800cc92 <uxListRemove>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d10b      	bne.n	800e50a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e4f2:	4b24      	ldr	r3, [pc, #144]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800e4fe:	43da      	mvns	r2, r3
 800e500:	4b21      	ldr	r3, [pc, #132]	@ (800e588 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	4013      	ands	r3, r2
 800e506:	4a20      	ldr	r2, [pc, #128]	@ (800e588 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e508:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e510:	d10a      	bne.n	800e528 <prvAddCurrentTaskToDelayedList+0x58>
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d007      	beq.n	800e528 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e518:	4b1a      	ldr	r3, [pc, #104]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	3304      	adds	r3, #4
 800e51e:	4619      	mov	r1, r3
 800e520:	481a      	ldr	r0, [pc, #104]	@ (800e58c <prvAddCurrentTaskToDelayedList+0xbc>)
 800e522:	f7fe fb59 	bl	800cbd8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e526:	e026      	b.n	800e576 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e528:	68fa      	ldr	r2, [r7, #12]
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	4413      	add	r3, r2
 800e52e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e530:	4b14      	ldr	r3, [pc, #80]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	68ba      	ldr	r2, [r7, #8]
 800e536:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e538:	68ba      	ldr	r2, [r7, #8]
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d209      	bcs.n	800e554 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e540:	4b13      	ldr	r3, [pc, #76]	@ (800e590 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	4b0f      	ldr	r3, [pc, #60]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	3304      	adds	r3, #4
 800e54a:	4619      	mov	r1, r3
 800e54c:	4610      	mov	r0, r2
 800e54e:	f7fe fb67 	bl	800cc20 <vListInsert>
}
 800e552:	e010      	b.n	800e576 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e554:	4b0f      	ldr	r3, [pc, #60]	@ (800e594 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e556:	681a      	ldr	r2, [r3, #0]
 800e558:	4b0a      	ldr	r3, [pc, #40]	@ (800e584 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	3304      	adds	r3, #4
 800e55e:	4619      	mov	r1, r3
 800e560:	4610      	mov	r0, r2
 800e562:	f7fe fb5d 	bl	800cc20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e566:	4b0c      	ldr	r3, [pc, #48]	@ (800e598 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	68ba      	ldr	r2, [r7, #8]
 800e56c:	429a      	cmp	r2, r3
 800e56e:	d202      	bcs.n	800e576 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e570:	4a09      	ldr	r2, [pc, #36]	@ (800e598 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	6013      	str	r3, [r2, #0]
}
 800e576:	bf00      	nop
 800e578:	3710      	adds	r7, #16
 800e57a:	46bd      	mov	sp, r7
 800e57c:	bd80      	pop	{r7, pc}
 800e57e:	bf00      	nop
 800e580:	2400153c 	.word	0x2400153c
 800e584:	24001438 	.word	0x24001438
 800e588:	24001540 	.word	0x24001540
 800e58c:	24001524 	.word	0x24001524
 800e590:	240014f4 	.word	0x240014f4
 800e594:	240014f0 	.word	0x240014f0
 800e598:	24001558 	.word	0x24001558

0800e59c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b08a      	sub	sp, #40	@ 0x28
 800e5a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e5a6:	f000 faf7 	bl	800eb98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e5aa:	4b1d      	ldr	r3, [pc, #116]	@ (800e620 <xTimerCreateTimerTask+0x84>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d021      	beq.n	800e5f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e5ba:	1d3a      	adds	r2, r7, #4
 800e5bc:	f107 0108 	add.w	r1, r7, #8
 800e5c0:	f107 030c 	add.w	r3, r7, #12
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f7f3 fbc3 	bl	8001d50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e5ca:	6879      	ldr	r1, [r7, #4]
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	68fa      	ldr	r2, [r7, #12]
 800e5d0:	9202      	str	r2, [sp, #8]
 800e5d2:	9301      	str	r3, [sp, #4]
 800e5d4:	2302      	movs	r3, #2
 800e5d6:	9300      	str	r3, [sp, #0]
 800e5d8:	2300      	movs	r3, #0
 800e5da:	460a      	mov	r2, r1
 800e5dc:	4911      	ldr	r1, [pc, #68]	@ (800e624 <xTimerCreateTimerTask+0x88>)
 800e5de:	4812      	ldr	r0, [pc, #72]	@ (800e628 <xTimerCreateTimerTask+0x8c>)
 800e5e0:	f7ff f87c 	bl	800d6dc <xTaskCreateStatic>
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	4a11      	ldr	r2, [pc, #68]	@ (800e62c <xTimerCreateTimerTask+0x90>)
 800e5e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e5ea:	4b10      	ldr	r3, [pc, #64]	@ (800e62c <xTimerCreateTimerTask+0x90>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d001      	beq.n	800e5f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d10b      	bne.n	800e614 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e5fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e600:	f383 8811 	msr	BASEPRI, r3
 800e604:	f3bf 8f6f 	isb	sy
 800e608:	f3bf 8f4f 	dsb	sy
 800e60c:	613b      	str	r3, [r7, #16]
}
 800e60e:	bf00      	nop
 800e610:	bf00      	nop
 800e612:	e7fd      	b.n	800e610 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e614:	697b      	ldr	r3, [r7, #20]
}
 800e616:	4618      	mov	r0, r3
 800e618:	3718      	adds	r7, #24
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}
 800e61e:	bf00      	nop
 800e620:	24001594 	.word	0x24001594
 800e624:	08010970 	.word	0x08010970
 800e628:	0800e769 	.word	0x0800e769
 800e62c:	24001598 	.word	0x24001598

0800e630 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b08a      	sub	sp, #40	@ 0x28
 800e634:	af00      	add	r7, sp, #0
 800e636:	60f8      	str	r0, [r7, #12]
 800e638:	60b9      	str	r1, [r7, #8]
 800e63a:	607a      	str	r2, [r7, #4]
 800e63c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e63e:	2300      	movs	r3, #0
 800e640:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d10b      	bne.n	800e660 <xTimerGenericCommand+0x30>
	__asm volatile
 800e648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e64c:	f383 8811 	msr	BASEPRI, r3
 800e650:	f3bf 8f6f 	isb	sy
 800e654:	f3bf 8f4f 	dsb	sy
 800e658:	623b      	str	r3, [r7, #32]
}
 800e65a:	bf00      	nop
 800e65c:	bf00      	nop
 800e65e:	e7fd      	b.n	800e65c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e660:	4b19      	ldr	r3, [pc, #100]	@ (800e6c8 <xTimerGenericCommand+0x98>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d02a      	beq.n	800e6be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e668:	68bb      	ldr	r3, [r7, #8]
 800e66a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e674:	68bb      	ldr	r3, [r7, #8]
 800e676:	2b05      	cmp	r3, #5
 800e678:	dc18      	bgt.n	800e6ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e67a:	f7ff fe83 	bl	800e384 <xTaskGetSchedulerState>
 800e67e:	4603      	mov	r3, r0
 800e680:	2b02      	cmp	r3, #2
 800e682:	d109      	bne.n	800e698 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e684:	4b10      	ldr	r3, [pc, #64]	@ (800e6c8 <xTimerGenericCommand+0x98>)
 800e686:	6818      	ldr	r0, [r3, #0]
 800e688:	f107 0114 	add.w	r1, r7, #20
 800e68c:	2300      	movs	r3, #0
 800e68e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e690:	f7fe fc34 	bl	800cefc <xQueueGenericSend>
 800e694:	6278      	str	r0, [r7, #36]	@ 0x24
 800e696:	e012      	b.n	800e6be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e698:	4b0b      	ldr	r3, [pc, #44]	@ (800e6c8 <xTimerGenericCommand+0x98>)
 800e69a:	6818      	ldr	r0, [r3, #0]
 800e69c:	f107 0114 	add.w	r1, r7, #20
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	f7fe fc2a 	bl	800cefc <xQueueGenericSend>
 800e6a8:	6278      	str	r0, [r7, #36]	@ 0x24
 800e6aa:	e008      	b.n	800e6be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e6ac:	4b06      	ldr	r3, [pc, #24]	@ (800e6c8 <xTimerGenericCommand+0x98>)
 800e6ae:	6818      	ldr	r0, [r3, #0]
 800e6b0:	f107 0114 	add.w	r1, r7, #20
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	683a      	ldr	r2, [r7, #0]
 800e6b8:	f7fe fd22 	bl	800d100 <xQueueGenericSendFromISR>
 800e6bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3728      	adds	r7, #40	@ 0x28
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}
 800e6c8:	24001594 	.word	0x24001594

0800e6cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b088      	sub	sp, #32
 800e6d0:	af02      	add	r7, sp, #8
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6d6:	4b23      	ldr	r3, [pc, #140]	@ (800e764 <prvProcessExpiredTimer+0x98>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	68db      	ldr	r3, [r3, #12]
 800e6dc:	68db      	ldr	r3, [r3, #12]
 800e6de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e6e0:	697b      	ldr	r3, [r7, #20]
 800e6e2:	3304      	adds	r3, #4
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	f7fe fad4 	bl	800cc92 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e6f0:	f003 0304 	and.w	r3, r3, #4
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d023      	beq.n	800e740 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	699a      	ldr	r2, [r3, #24]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	18d1      	adds	r1, r2, r3
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	683a      	ldr	r2, [r7, #0]
 800e704:	6978      	ldr	r0, [r7, #20]
 800e706:	f000 f8d5 	bl	800e8b4 <prvInsertTimerInActiveList>
 800e70a:	4603      	mov	r3, r0
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d020      	beq.n	800e752 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e710:	2300      	movs	r3, #0
 800e712:	9300      	str	r3, [sp, #0]
 800e714:	2300      	movs	r3, #0
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	2100      	movs	r1, #0
 800e71a:	6978      	ldr	r0, [r7, #20]
 800e71c:	f7ff ff88 	bl	800e630 <xTimerGenericCommand>
 800e720:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e722:	693b      	ldr	r3, [r7, #16]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d114      	bne.n	800e752 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e72c:	f383 8811 	msr	BASEPRI, r3
 800e730:	f3bf 8f6f 	isb	sy
 800e734:	f3bf 8f4f 	dsb	sy
 800e738:	60fb      	str	r3, [r7, #12]
}
 800e73a:	bf00      	nop
 800e73c:	bf00      	nop
 800e73e:	e7fd      	b.n	800e73c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e746:	f023 0301 	bic.w	r3, r3, #1
 800e74a:	b2da      	uxtb	r2, r3
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e752:	697b      	ldr	r3, [r7, #20]
 800e754:	6a1b      	ldr	r3, [r3, #32]
 800e756:	6978      	ldr	r0, [r7, #20]
 800e758:	4798      	blx	r3
}
 800e75a:	bf00      	nop
 800e75c:	3718      	adds	r7, #24
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	2400158c 	.word	0x2400158c

0800e768 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b084      	sub	sp, #16
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e770:	f107 0308 	add.w	r3, r7, #8
 800e774:	4618      	mov	r0, r3
 800e776:	f000 f859 	bl	800e82c <prvGetNextExpireTime>
 800e77a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	4619      	mov	r1, r3
 800e780:	68f8      	ldr	r0, [r7, #12]
 800e782:	f000 f805 	bl	800e790 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e786:	f000 f8d7 	bl	800e938 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e78a:	bf00      	nop
 800e78c:	e7f0      	b.n	800e770 <prvTimerTask+0x8>
	...

0800e790 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b084      	sub	sp, #16
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
 800e798:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e79a:	f7ff fa01 	bl	800dba0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e79e:	f107 0308 	add.w	r3, r7, #8
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f000 f866 	bl	800e874 <prvSampleTimeNow>
 800e7a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d130      	bne.n	800e812 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d10a      	bne.n	800e7cc <prvProcessTimerOrBlockTask+0x3c>
 800e7b6:	687a      	ldr	r2, [r7, #4]
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	429a      	cmp	r2, r3
 800e7bc:	d806      	bhi.n	800e7cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e7be:	f7ff f9fd 	bl	800dbbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e7c2:	68f9      	ldr	r1, [r7, #12]
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f7ff ff81 	bl	800e6cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e7ca:	e024      	b.n	800e816 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d008      	beq.n	800e7e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e7d2:	4b13      	ldr	r3, [pc, #76]	@ (800e820 <prvProcessTimerOrBlockTask+0x90>)
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d101      	bne.n	800e7e0 <prvProcessTimerOrBlockTask+0x50>
 800e7dc:	2301      	movs	r3, #1
 800e7de:	e000      	b.n	800e7e2 <prvProcessTimerOrBlockTask+0x52>
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e7e4:	4b0f      	ldr	r3, [pc, #60]	@ (800e824 <prvProcessTimerOrBlockTask+0x94>)
 800e7e6:	6818      	ldr	r0, [r3, #0]
 800e7e8:	687a      	ldr	r2, [r7, #4]
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	1ad3      	subs	r3, r2, r3
 800e7ee:	683a      	ldr	r2, [r7, #0]
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	f7fe ff3f 	bl	800d674 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e7f6:	f7ff f9e1 	bl	800dbbc <xTaskResumeAll>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d10a      	bne.n	800e816 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e800:	4b09      	ldr	r3, [pc, #36]	@ (800e828 <prvProcessTimerOrBlockTask+0x98>)
 800e802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e806:	601a      	str	r2, [r3, #0]
 800e808:	f3bf 8f4f 	dsb	sy
 800e80c:	f3bf 8f6f 	isb	sy
}
 800e810:	e001      	b.n	800e816 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e812:	f7ff f9d3 	bl	800dbbc <xTaskResumeAll>
}
 800e816:	bf00      	nop
 800e818:	3710      	adds	r7, #16
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	24001590 	.word	0x24001590
 800e824:	24001594 	.word	0x24001594
 800e828:	e000ed04 	.word	0xe000ed04

0800e82c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e82c:	b480      	push	{r7}
 800e82e:	b085      	sub	sp, #20
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e834:	4b0e      	ldr	r3, [pc, #56]	@ (800e870 <prvGetNextExpireTime+0x44>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d101      	bne.n	800e842 <prvGetNextExpireTime+0x16>
 800e83e:	2201      	movs	r2, #1
 800e840:	e000      	b.n	800e844 <prvGetNextExpireTime+0x18>
 800e842:	2200      	movs	r2, #0
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d105      	bne.n	800e85c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e850:	4b07      	ldr	r3, [pc, #28]	@ (800e870 <prvGetNextExpireTime+0x44>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	68db      	ldr	r3, [r3, #12]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	60fb      	str	r3, [r7, #12]
 800e85a:	e001      	b.n	800e860 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e85c:	2300      	movs	r3, #0
 800e85e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e860:	68fb      	ldr	r3, [r7, #12]
}
 800e862:	4618      	mov	r0, r3
 800e864:	3714      	adds	r7, #20
 800e866:	46bd      	mov	sp, r7
 800e868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86c:	4770      	bx	lr
 800e86e:	bf00      	nop
 800e870:	2400158c 	.word	0x2400158c

0800e874 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b084      	sub	sp, #16
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e87c:	f7ff fa3c 	bl	800dcf8 <xTaskGetTickCount>
 800e880:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e882:	4b0b      	ldr	r3, [pc, #44]	@ (800e8b0 <prvSampleTimeNow+0x3c>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	68fa      	ldr	r2, [r7, #12]
 800e888:	429a      	cmp	r2, r3
 800e88a:	d205      	bcs.n	800e898 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e88c:	f000 f91e 	bl	800eacc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2201      	movs	r2, #1
 800e894:	601a      	str	r2, [r3, #0]
 800e896:	e002      	b.n	800e89e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2200      	movs	r2, #0
 800e89c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e89e:	4a04      	ldr	r2, [pc, #16]	@ (800e8b0 <prvSampleTimeNow+0x3c>)
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
 800e8ae:	bf00      	nop
 800e8b0:	2400159c 	.word	0x2400159c

0800e8b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e8b4:	b580      	push	{r7, lr}
 800e8b6:	b086      	sub	sp, #24
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	60f8      	str	r0, [r7, #12]
 800e8bc:	60b9      	str	r1, [r7, #8]
 800e8be:	607a      	str	r2, [r7, #4]
 800e8c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	68ba      	ldr	r2, [r7, #8]
 800e8ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	68fa      	ldr	r2, [r7, #12]
 800e8d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e8d2:	68ba      	ldr	r2, [r7, #8]
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d812      	bhi.n	800e900 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e8da:	687a      	ldr	r2, [r7, #4]
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	1ad2      	subs	r2, r2, r3
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	699b      	ldr	r3, [r3, #24]
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	d302      	bcc.n	800e8ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	617b      	str	r3, [r7, #20]
 800e8ec:	e01b      	b.n	800e926 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e8ee:	4b10      	ldr	r3, [pc, #64]	@ (800e930 <prvInsertTimerInActiveList+0x7c>)
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	3304      	adds	r3, #4
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	4610      	mov	r0, r2
 800e8fa:	f7fe f991 	bl	800cc20 <vListInsert>
 800e8fe:	e012      	b.n	800e926 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e900:	687a      	ldr	r2, [r7, #4]
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	429a      	cmp	r2, r3
 800e906:	d206      	bcs.n	800e916 <prvInsertTimerInActiveList+0x62>
 800e908:	68ba      	ldr	r2, [r7, #8]
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	429a      	cmp	r2, r3
 800e90e:	d302      	bcc.n	800e916 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e910:	2301      	movs	r3, #1
 800e912:	617b      	str	r3, [r7, #20]
 800e914:	e007      	b.n	800e926 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e916:	4b07      	ldr	r3, [pc, #28]	@ (800e934 <prvInsertTimerInActiveList+0x80>)
 800e918:	681a      	ldr	r2, [r3, #0]
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	3304      	adds	r3, #4
 800e91e:	4619      	mov	r1, r3
 800e920:	4610      	mov	r0, r2
 800e922:	f7fe f97d 	bl	800cc20 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e926:	697b      	ldr	r3, [r7, #20]
}
 800e928:	4618      	mov	r0, r3
 800e92a:	3718      	adds	r7, #24
 800e92c:	46bd      	mov	sp, r7
 800e92e:	bd80      	pop	{r7, pc}
 800e930:	24001590 	.word	0x24001590
 800e934:	2400158c 	.word	0x2400158c

0800e938 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b08c      	sub	sp, #48	@ 0x30
 800e93c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e93e:	e0b2      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e940:	68bb      	ldr	r3, [r7, #8]
 800e942:	2b00      	cmp	r3, #0
 800e944:	f2c0 80af 	blt.w	800eaa6 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94e:	695b      	ldr	r3, [r3, #20]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d004      	beq.n	800e95e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e956:	3304      	adds	r3, #4
 800e958:	4618      	mov	r0, r3
 800e95a:	f7fe f99a 	bl	800cc92 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e95e:	1d3b      	adds	r3, r7, #4
 800e960:	4618      	mov	r0, r3
 800e962:	f7ff ff87 	bl	800e874 <prvSampleTimeNow>
 800e966:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	2b09      	cmp	r3, #9
 800e96c:	f200 8098 	bhi.w	800eaa0 <prvProcessReceivedCommands+0x168>
 800e970:	a201      	add	r2, pc, #4	@ (adr r2, 800e978 <prvProcessReceivedCommands+0x40>)
 800e972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e976:	bf00      	nop
 800e978:	0800e9a1 	.word	0x0800e9a1
 800e97c:	0800e9a1 	.word	0x0800e9a1
 800e980:	0800e9a1 	.word	0x0800e9a1
 800e984:	0800ea17 	.word	0x0800ea17
 800e988:	0800ea2b 	.word	0x0800ea2b
 800e98c:	0800ea77 	.word	0x0800ea77
 800e990:	0800e9a1 	.word	0x0800e9a1
 800e994:	0800e9a1 	.word	0x0800e9a1
 800e998:	0800ea17 	.word	0x0800ea17
 800e99c:	0800ea2b 	.word	0x0800ea2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e9a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9a6:	f043 0301 	orr.w	r3, r3, #1
 800e9aa:	b2da      	uxtb	r2, r3
 800e9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e9b2:	68fa      	ldr	r2, [r7, #12]
 800e9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b6:	699b      	ldr	r3, [r3, #24]
 800e9b8:	18d1      	adds	r1, r2, r3
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	6a3a      	ldr	r2, [r7, #32]
 800e9be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e9c0:	f7ff ff78 	bl	800e8b4 <prvInsertTimerInActiveList>
 800e9c4:	4603      	mov	r3, r0
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d06c      	beq.n	800eaa4 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9cc:	6a1b      	ldr	r3, [r3, #32]
 800e9ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e9d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9d8:	f003 0304 	and.w	r3, r3, #4
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d061      	beq.n	800eaa4 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e9e0:	68fa      	ldr	r2, [r7, #12]
 800e9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e4:	699b      	ldr	r3, [r3, #24]
 800e9e6:	441a      	add	r2, r3
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	9300      	str	r3, [sp, #0]
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	2100      	movs	r1, #0
 800e9f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e9f2:	f7ff fe1d 	bl	800e630 <xTimerGenericCommand>
 800e9f6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800e9f8:	69fb      	ldr	r3, [r7, #28]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d152      	bne.n	800eaa4 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800e9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea02:	f383 8811 	msr	BASEPRI, r3
 800ea06:	f3bf 8f6f 	isb	sy
 800ea0a:	f3bf 8f4f 	dsb	sy
 800ea0e:	61bb      	str	r3, [r7, #24]
}
 800ea10:	bf00      	nop
 800ea12:	bf00      	nop
 800ea14:	e7fd      	b.n	800ea12 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea1c:	f023 0301 	bic.w	r3, r3, #1
 800ea20:	b2da      	uxtb	r2, r3
 800ea22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ea28:	e03d      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ea2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea30:	f043 0301 	orr.w	r3, r3, #1
 800ea34:	b2da      	uxtb	r2, r3
 800ea36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ea3c:	68fa      	ldr	r2, [r7, #12]
 800ea3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ea42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea44:	699b      	ldr	r3, [r3, #24]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d10b      	bne.n	800ea62 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800ea4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea4e:	f383 8811 	msr	BASEPRI, r3
 800ea52:	f3bf 8f6f 	isb	sy
 800ea56:	f3bf 8f4f 	dsb	sy
 800ea5a:	617b      	str	r3, [r7, #20]
}
 800ea5c:	bf00      	nop
 800ea5e:	bf00      	nop
 800ea60:	e7fd      	b.n	800ea5e <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ea62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea64:	699a      	ldr	r2, [r3, #24]
 800ea66:	6a3b      	ldr	r3, [r7, #32]
 800ea68:	18d1      	adds	r1, r2, r3
 800ea6a:	6a3b      	ldr	r3, [r7, #32]
 800ea6c:	6a3a      	ldr	r2, [r7, #32]
 800ea6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ea70:	f7ff ff20 	bl	800e8b4 <prvInsertTimerInActiveList>
					break;
 800ea74:	e017      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ea76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea7c:	f003 0302 	and.w	r3, r3, #2
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d103      	bne.n	800ea8c <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800ea84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ea86:	f000 fbe7 	bl	800f258 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ea8a:	e00c      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea92:	f023 0301 	bic.w	r3, r3, #1
 800ea96:	b2da      	uxtb	r2, r3
 800ea98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ea9e:	e002      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800eaa0:	bf00      	nop
 800eaa2:	e000      	b.n	800eaa6 <prvProcessReceivedCommands+0x16e>
					break;
 800eaa4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eaa6:	4b08      	ldr	r3, [pc, #32]	@ (800eac8 <prvProcessReceivedCommands+0x190>)
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	f107 0108 	add.w	r1, r7, #8
 800eaae:	2200      	movs	r2, #0
 800eab0:	4618      	mov	r0, r3
 800eab2:	f7fe fbc3 	bl	800d23c <xQueueReceive>
 800eab6:	4603      	mov	r3, r0
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	f47f af41 	bne.w	800e940 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800eabe:	bf00      	nop
 800eac0:	bf00      	nop
 800eac2:	3728      	adds	r7, #40	@ 0x28
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}
 800eac8:	24001594 	.word	0x24001594

0800eacc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b088      	sub	sp, #32
 800ead0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ead2:	e049      	b.n	800eb68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ead4:	4b2e      	ldr	r3, [pc, #184]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	68db      	ldr	r3, [r3, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eade:	4b2c      	ldr	r3, [pc, #176]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	68db      	ldr	r3, [r3, #12]
 800eae6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	3304      	adds	r3, #4
 800eaec:	4618      	mov	r0, r3
 800eaee:	f7fe f8d0 	bl	800cc92 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	6a1b      	ldr	r3, [r3, #32]
 800eaf6:	68f8      	ldr	r0, [r7, #12]
 800eaf8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb00:	f003 0304 	and.w	r3, r3, #4
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d02f      	beq.n	800eb68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	699b      	ldr	r3, [r3, #24]
 800eb0c:	693a      	ldr	r2, [r7, #16]
 800eb0e:	4413      	add	r3, r2
 800eb10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eb12:	68ba      	ldr	r2, [r7, #8]
 800eb14:	693b      	ldr	r3, [r7, #16]
 800eb16:	429a      	cmp	r2, r3
 800eb18:	d90e      	bls.n	800eb38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	68ba      	ldr	r2, [r7, #8]
 800eb1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	68fa      	ldr	r2, [r7, #12]
 800eb24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eb26:	4b1a      	ldr	r3, [pc, #104]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800eb28:	681a      	ldr	r2, [r3, #0]
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	3304      	adds	r3, #4
 800eb2e:	4619      	mov	r1, r3
 800eb30:	4610      	mov	r0, r2
 800eb32:	f7fe f875 	bl	800cc20 <vListInsert>
 800eb36:	e017      	b.n	800eb68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eb38:	2300      	movs	r3, #0
 800eb3a:	9300      	str	r3, [sp, #0]
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	693a      	ldr	r2, [r7, #16]
 800eb40:	2100      	movs	r1, #0
 800eb42:	68f8      	ldr	r0, [r7, #12]
 800eb44:	f7ff fd74 	bl	800e630 <xTimerGenericCommand>
 800eb48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d10b      	bne.n	800eb68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800eb50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb54:	f383 8811 	msr	BASEPRI, r3
 800eb58:	f3bf 8f6f 	isb	sy
 800eb5c:	f3bf 8f4f 	dsb	sy
 800eb60:	603b      	str	r3, [r7, #0]
}
 800eb62:	bf00      	nop
 800eb64:	bf00      	nop
 800eb66:	e7fd      	b.n	800eb64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eb68:	4b09      	ldr	r3, [pc, #36]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d1b0      	bne.n	800ead4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eb72:	4b07      	ldr	r3, [pc, #28]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eb78:	4b06      	ldr	r3, [pc, #24]	@ (800eb94 <prvSwitchTimerLists+0xc8>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	4a04      	ldr	r2, [pc, #16]	@ (800eb90 <prvSwitchTimerLists+0xc4>)
 800eb7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eb80:	4a04      	ldr	r2, [pc, #16]	@ (800eb94 <prvSwitchTimerLists+0xc8>)
 800eb82:	697b      	ldr	r3, [r7, #20]
 800eb84:	6013      	str	r3, [r2, #0]
}
 800eb86:	bf00      	nop
 800eb88:	3718      	adds	r7, #24
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	bd80      	pop	{r7, pc}
 800eb8e:	bf00      	nop
 800eb90:	2400158c 	.word	0x2400158c
 800eb94:	24001590 	.word	0x24001590

0800eb98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b082      	sub	sp, #8
 800eb9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800eb9e:	f000 f96b 	bl	800ee78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800eba2:	4b15      	ldr	r3, [pc, #84]	@ (800ebf8 <prvCheckForValidListAndQueue+0x60>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d120      	bne.n	800ebec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ebaa:	4814      	ldr	r0, [pc, #80]	@ (800ebfc <prvCheckForValidListAndQueue+0x64>)
 800ebac:	f7fd ffe7 	bl	800cb7e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ebb0:	4813      	ldr	r0, [pc, #76]	@ (800ec00 <prvCheckForValidListAndQueue+0x68>)
 800ebb2:	f7fd ffe4 	bl	800cb7e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ebb6:	4b13      	ldr	r3, [pc, #76]	@ (800ec04 <prvCheckForValidListAndQueue+0x6c>)
 800ebb8:	4a10      	ldr	r2, [pc, #64]	@ (800ebfc <prvCheckForValidListAndQueue+0x64>)
 800ebba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ebbc:	4b12      	ldr	r3, [pc, #72]	@ (800ec08 <prvCheckForValidListAndQueue+0x70>)
 800ebbe:	4a10      	ldr	r2, [pc, #64]	@ (800ec00 <prvCheckForValidListAndQueue+0x68>)
 800ebc0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	9300      	str	r3, [sp, #0]
 800ebc6:	4b11      	ldr	r3, [pc, #68]	@ (800ec0c <prvCheckForValidListAndQueue+0x74>)
 800ebc8:	4a11      	ldr	r2, [pc, #68]	@ (800ec10 <prvCheckForValidListAndQueue+0x78>)
 800ebca:	210c      	movs	r1, #12
 800ebcc:	200a      	movs	r0, #10
 800ebce:	f7fe f8f5 	bl	800cdbc <xQueueGenericCreateStatic>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	4a08      	ldr	r2, [pc, #32]	@ (800ebf8 <prvCheckForValidListAndQueue+0x60>)
 800ebd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ebd8:	4b07      	ldr	r3, [pc, #28]	@ (800ebf8 <prvCheckForValidListAndQueue+0x60>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d005      	beq.n	800ebec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ebe0:	4b05      	ldr	r3, [pc, #20]	@ (800ebf8 <prvCheckForValidListAndQueue+0x60>)
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	490b      	ldr	r1, [pc, #44]	@ (800ec14 <prvCheckForValidListAndQueue+0x7c>)
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	f7fe fd1a 	bl	800d620 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ebec:	f000 f976 	bl	800eedc <vPortExitCritical>
}
 800ebf0:	bf00      	nop
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}
 800ebf6:	bf00      	nop
 800ebf8:	24001594 	.word	0x24001594
 800ebfc:	24001564 	.word	0x24001564
 800ec00:	24001578 	.word	0x24001578
 800ec04:	2400158c 	.word	0x2400158c
 800ec08:	24001590 	.word	0x24001590
 800ec0c:	24001618 	.word	0x24001618
 800ec10:	240015a0 	.word	0x240015a0
 800ec14:	08010978 	.word	0x08010978

0800ec18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ec18:	b480      	push	{r7}
 800ec1a:	b085      	sub	sp, #20
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	60f8      	str	r0, [r7, #12]
 800ec20:	60b9      	str	r1, [r7, #8]
 800ec22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	3b04      	subs	r3, #4
 800ec28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ec30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	3b04      	subs	r3, #4
 800ec36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	f023 0201 	bic.w	r2, r3, #1
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	3b04      	subs	r3, #4
 800ec46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ec48:	4a0c      	ldr	r2, [pc, #48]	@ (800ec7c <pxPortInitialiseStack+0x64>)
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	3b14      	subs	r3, #20
 800ec52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec54:	687a      	ldr	r2, [r7, #4]
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	3b04      	subs	r3, #4
 800ec5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f06f 0202 	mvn.w	r2, #2
 800ec66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	3b20      	subs	r3, #32
 800ec6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3714      	adds	r7, #20
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr
 800ec7c:	0800ec81 	.word	0x0800ec81

0800ec80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec80:	b480      	push	{r7}
 800ec82:	b085      	sub	sp, #20
 800ec84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec86:	2300      	movs	r3, #0
 800ec88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec8a:	4b13      	ldr	r3, [pc, #76]	@ (800ecd8 <prvTaskExitError+0x58>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec92:	d00b      	beq.n	800ecac <prvTaskExitError+0x2c>
	__asm volatile
 800ec94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec98:	f383 8811 	msr	BASEPRI, r3
 800ec9c:	f3bf 8f6f 	isb	sy
 800eca0:	f3bf 8f4f 	dsb	sy
 800eca4:	60fb      	str	r3, [r7, #12]
}
 800eca6:	bf00      	nop
 800eca8:	bf00      	nop
 800ecaa:	e7fd      	b.n	800eca8 <prvTaskExitError+0x28>
	__asm volatile
 800ecac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb0:	f383 8811 	msr	BASEPRI, r3
 800ecb4:	f3bf 8f6f 	isb	sy
 800ecb8:	f3bf 8f4f 	dsb	sy
 800ecbc:	60bb      	str	r3, [r7, #8]
}
 800ecbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ecc0:	bf00      	nop
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d0fc      	beq.n	800ecc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ecc8:	bf00      	nop
 800ecca:	bf00      	nop
 800eccc:	3714      	adds	r7, #20
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd4:	4770      	bx	lr
 800ecd6:	bf00      	nop
 800ecd8:	2400004c 	.word	0x2400004c
 800ecdc:	00000000 	.word	0x00000000

0800ece0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ece0:	4b07      	ldr	r3, [pc, #28]	@ (800ed00 <pxCurrentTCBConst2>)
 800ece2:	6819      	ldr	r1, [r3, #0]
 800ece4:	6808      	ldr	r0, [r1, #0]
 800ece6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecea:	f380 8809 	msr	PSP, r0
 800ecee:	f3bf 8f6f 	isb	sy
 800ecf2:	f04f 0000 	mov.w	r0, #0
 800ecf6:	f380 8811 	msr	BASEPRI, r0
 800ecfa:	4770      	bx	lr
 800ecfc:	f3af 8000 	nop.w

0800ed00 <pxCurrentTCBConst2>:
 800ed00:	24001438 	.word	0x24001438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ed04:	bf00      	nop
 800ed06:	bf00      	nop

0800ed08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ed08:	4808      	ldr	r0, [pc, #32]	@ (800ed2c <prvPortStartFirstTask+0x24>)
 800ed0a:	6800      	ldr	r0, [r0, #0]
 800ed0c:	6800      	ldr	r0, [r0, #0]
 800ed0e:	f380 8808 	msr	MSP, r0
 800ed12:	f04f 0000 	mov.w	r0, #0
 800ed16:	f380 8814 	msr	CONTROL, r0
 800ed1a:	b662      	cpsie	i
 800ed1c:	b661      	cpsie	f
 800ed1e:	f3bf 8f4f 	dsb	sy
 800ed22:	f3bf 8f6f 	isb	sy
 800ed26:	df00      	svc	0
 800ed28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ed2a:	bf00      	nop
 800ed2c:	e000ed08 	.word	0xe000ed08

0800ed30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b086      	sub	sp, #24
 800ed34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ed36:	4b47      	ldr	r3, [pc, #284]	@ (800ee54 <xPortStartScheduler+0x124>)
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	4a47      	ldr	r2, [pc, #284]	@ (800ee58 <xPortStartScheduler+0x128>)
 800ed3c:	4293      	cmp	r3, r2
 800ed3e:	d10b      	bne.n	800ed58 <xPortStartScheduler+0x28>
	__asm volatile
 800ed40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed44:	f383 8811 	msr	BASEPRI, r3
 800ed48:	f3bf 8f6f 	isb	sy
 800ed4c:	f3bf 8f4f 	dsb	sy
 800ed50:	60fb      	str	r3, [r7, #12]
}
 800ed52:	bf00      	nop
 800ed54:	bf00      	nop
 800ed56:	e7fd      	b.n	800ed54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ed58:	4b3e      	ldr	r3, [pc, #248]	@ (800ee54 <xPortStartScheduler+0x124>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	4a3f      	ldr	r2, [pc, #252]	@ (800ee5c <xPortStartScheduler+0x12c>)
 800ed5e:	4293      	cmp	r3, r2
 800ed60:	d10b      	bne.n	800ed7a <xPortStartScheduler+0x4a>
	__asm volatile
 800ed62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed66:	f383 8811 	msr	BASEPRI, r3
 800ed6a:	f3bf 8f6f 	isb	sy
 800ed6e:	f3bf 8f4f 	dsb	sy
 800ed72:	613b      	str	r3, [r7, #16]
}
 800ed74:	bf00      	nop
 800ed76:	bf00      	nop
 800ed78:	e7fd      	b.n	800ed76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed7a:	4b39      	ldr	r3, [pc, #228]	@ (800ee60 <xPortStartScheduler+0x130>)
 800ed7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	781b      	ldrb	r3, [r3, #0]
 800ed82:	b2db      	uxtb	r3, r3
 800ed84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	22ff      	movs	r2, #255	@ 0xff
 800ed8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	781b      	ldrb	r3, [r3, #0]
 800ed90:	b2db      	uxtb	r3, r3
 800ed92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed94:	78fb      	ldrb	r3, [r7, #3]
 800ed96:	b2db      	uxtb	r3, r3
 800ed98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ed9c:	b2da      	uxtb	r2, r3
 800ed9e:	4b31      	ldr	r3, [pc, #196]	@ (800ee64 <xPortStartScheduler+0x134>)
 800eda0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800eda2:	4b31      	ldr	r3, [pc, #196]	@ (800ee68 <xPortStartScheduler+0x138>)
 800eda4:	2207      	movs	r2, #7
 800eda6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eda8:	e009      	b.n	800edbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800edaa:	4b2f      	ldr	r3, [pc, #188]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	3b01      	subs	r3, #1
 800edb0:	4a2d      	ldr	r2, [pc, #180]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800edb4:	78fb      	ldrb	r3, [r7, #3]
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	005b      	lsls	r3, r3, #1
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800edbe:	78fb      	ldrb	r3, [r7, #3]
 800edc0:	b2db      	uxtb	r3, r3
 800edc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800edc6:	2b80      	cmp	r3, #128	@ 0x80
 800edc8:	d0ef      	beq.n	800edaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800edca:	4b27      	ldr	r3, [pc, #156]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	f1c3 0307 	rsb	r3, r3, #7
 800edd2:	2b04      	cmp	r3, #4
 800edd4:	d00b      	beq.n	800edee <xPortStartScheduler+0xbe>
	__asm volatile
 800edd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edda:	f383 8811 	msr	BASEPRI, r3
 800edde:	f3bf 8f6f 	isb	sy
 800ede2:	f3bf 8f4f 	dsb	sy
 800ede6:	60bb      	str	r3, [r7, #8]
}
 800ede8:	bf00      	nop
 800edea:	bf00      	nop
 800edec:	e7fd      	b.n	800edea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800edee:	4b1e      	ldr	r3, [pc, #120]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	021b      	lsls	r3, r3, #8
 800edf4:	4a1c      	ldr	r2, [pc, #112]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800edf8:	4b1b      	ldr	r3, [pc, #108]	@ (800ee68 <xPortStartScheduler+0x138>)
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee00:	4a19      	ldr	r2, [pc, #100]	@ (800ee68 <xPortStartScheduler+0x138>)
 800ee02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	b2da      	uxtb	r2, r3
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ee0c:	4b17      	ldr	r3, [pc, #92]	@ (800ee6c <xPortStartScheduler+0x13c>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	4a16      	ldr	r2, [pc, #88]	@ (800ee6c <xPortStartScheduler+0x13c>)
 800ee12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ee16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ee18:	4b14      	ldr	r3, [pc, #80]	@ (800ee6c <xPortStartScheduler+0x13c>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	4a13      	ldr	r2, [pc, #76]	@ (800ee6c <xPortStartScheduler+0x13c>)
 800ee1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ee22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ee24:	f000 f8da 	bl	800efdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ee28:	4b11      	ldr	r3, [pc, #68]	@ (800ee70 <xPortStartScheduler+0x140>)
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ee2e:	f000 f8f9 	bl	800f024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ee32:	4b10      	ldr	r3, [pc, #64]	@ (800ee74 <xPortStartScheduler+0x144>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4a0f      	ldr	r2, [pc, #60]	@ (800ee74 <xPortStartScheduler+0x144>)
 800ee38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ee3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ee3e:	f7ff ff63 	bl	800ed08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ee42:	f7ff f823 	bl	800de8c <vTaskSwitchContext>
	prvTaskExitError();
 800ee46:	f7ff ff1b 	bl	800ec80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ee4a:	2300      	movs	r3, #0
}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	3718      	adds	r7, #24
 800ee50:	46bd      	mov	sp, r7
 800ee52:	bd80      	pop	{r7, pc}
 800ee54:	e000ed00 	.word	0xe000ed00
 800ee58:	410fc271 	.word	0x410fc271
 800ee5c:	410fc270 	.word	0x410fc270
 800ee60:	e000e400 	.word	0xe000e400
 800ee64:	24001668 	.word	0x24001668
 800ee68:	2400166c 	.word	0x2400166c
 800ee6c:	e000ed20 	.word	0xe000ed20
 800ee70:	2400004c 	.word	0x2400004c
 800ee74:	e000ef34 	.word	0xe000ef34

0800ee78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b083      	sub	sp, #12
 800ee7c:	af00      	add	r7, sp, #0
	__asm volatile
 800ee7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee82:	f383 8811 	msr	BASEPRI, r3
 800ee86:	f3bf 8f6f 	isb	sy
 800ee8a:	f3bf 8f4f 	dsb	sy
 800ee8e:	607b      	str	r3, [r7, #4]
}
 800ee90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee92:	4b10      	ldr	r3, [pc, #64]	@ (800eed4 <vPortEnterCritical+0x5c>)
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	3301      	adds	r3, #1
 800ee98:	4a0e      	ldr	r2, [pc, #56]	@ (800eed4 <vPortEnterCritical+0x5c>)
 800ee9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee9c:	4b0d      	ldr	r3, [pc, #52]	@ (800eed4 <vPortEnterCritical+0x5c>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	2b01      	cmp	r3, #1
 800eea2:	d110      	bne.n	800eec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eea4:	4b0c      	ldr	r3, [pc, #48]	@ (800eed8 <vPortEnterCritical+0x60>)
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	b2db      	uxtb	r3, r3
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d00b      	beq.n	800eec6 <vPortEnterCritical+0x4e>
	__asm volatile
 800eeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb2:	f383 8811 	msr	BASEPRI, r3
 800eeb6:	f3bf 8f6f 	isb	sy
 800eeba:	f3bf 8f4f 	dsb	sy
 800eebe:	603b      	str	r3, [r7, #0]
}
 800eec0:	bf00      	nop
 800eec2:	bf00      	nop
 800eec4:	e7fd      	b.n	800eec2 <vPortEnterCritical+0x4a>
	}
}
 800eec6:	bf00      	nop
 800eec8:	370c      	adds	r7, #12
 800eeca:	46bd      	mov	sp, r7
 800eecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed0:	4770      	bx	lr
 800eed2:	bf00      	nop
 800eed4:	2400004c 	.word	0x2400004c
 800eed8:	e000ed04 	.word	0xe000ed04

0800eedc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eedc:	b480      	push	{r7}
 800eede:	b083      	sub	sp, #12
 800eee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800eee2:	4b12      	ldr	r3, [pc, #72]	@ (800ef2c <vPortExitCritical+0x50>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d10b      	bne.n	800ef02 <vPortExitCritical+0x26>
	__asm volatile
 800eeea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeee:	f383 8811 	msr	BASEPRI, r3
 800eef2:	f3bf 8f6f 	isb	sy
 800eef6:	f3bf 8f4f 	dsb	sy
 800eefa:	607b      	str	r3, [r7, #4]
}
 800eefc:	bf00      	nop
 800eefe:	bf00      	nop
 800ef00:	e7fd      	b.n	800eefe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ef02:	4b0a      	ldr	r3, [pc, #40]	@ (800ef2c <vPortExitCritical+0x50>)
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	3b01      	subs	r3, #1
 800ef08:	4a08      	ldr	r2, [pc, #32]	@ (800ef2c <vPortExitCritical+0x50>)
 800ef0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ef0c:	4b07      	ldr	r3, [pc, #28]	@ (800ef2c <vPortExitCritical+0x50>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d105      	bne.n	800ef20 <vPortExitCritical+0x44>
 800ef14:	2300      	movs	r3, #0
 800ef16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	f383 8811 	msr	BASEPRI, r3
}
 800ef1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ef20:	bf00      	nop
 800ef22:	370c      	adds	r7, #12
 800ef24:	46bd      	mov	sp, r7
 800ef26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2a:	4770      	bx	lr
 800ef2c:	2400004c 	.word	0x2400004c

0800ef30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ef30:	f3ef 8009 	mrs	r0, PSP
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	4b15      	ldr	r3, [pc, #84]	@ (800ef90 <pxCurrentTCBConst>)
 800ef3a:	681a      	ldr	r2, [r3, #0]
 800ef3c:	f01e 0f10 	tst.w	lr, #16
 800ef40:	bf08      	it	eq
 800ef42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ef46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef4a:	6010      	str	r0, [r2, #0]
 800ef4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ef54:	f380 8811 	msr	BASEPRI, r0
 800ef58:	f3bf 8f4f 	dsb	sy
 800ef5c:	f3bf 8f6f 	isb	sy
 800ef60:	f7fe ff94 	bl	800de8c <vTaskSwitchContext>
 800ef64:	f04f 0000 	mov.w	r0, #0
 800ef68:	f380 8811 	msr	BASEPRI, r0
 800ef6c:	bc09      	pop	{r0, r3}
 800ef6e:	6819      	ldr	r1, [r3, #0]
 800ef70:	6808      	ldr	r0, [r1, #0]
 800ef72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef76:	f01e 0f10 	tst.w	lr, #16
 800ef7a:	bf08      	it	eq
 800ef7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef80:	f380 8809 	msr	PSP, r0
 800ef84:	f3bf 8f6f 	isb	sy
 800ef88:	4770      	bx	lr
 800ef8a:	bf00      	nop
 800ef8c:	f3af 8000 	nop.w

0800ef90 <pxCurrentTCBConst>:
 800ef90:	24001438 	.word	0x24001438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef94:	bf00      	nop
 800ef96:	bf00      	nop

0800ef98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efa2:	f383 8811 	msr	BASEPRI, r3
 800efa6:	f3bf 8f6f 	isb	sy
 800efaa:	f3bf 8f4f 	dsb	sy
 800efae:	607b      	str	r3, [r7, #4]
}
 800efb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800efb2:	f7fe feb1 	bl	800dd18 <xTaskIncrementTick>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d003      	beq.n	800efc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800efbc:	4b06      	ldr	r3, [pc, #24]	@ (800efd8 <SysTick_Handler+0x40>)
 800efbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800efc2:	601a      	str	r2, [r3, #0]
 800efc4:	2300      	movs	r3, #0
 800efc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800efc8:	683b      	ldr	r3, [r7, #0]
 800efca:	f383 8811 	msr	BASEPRI, r3
}
 800efce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800efd0:	bf00      	nop
 800efd2:	3708      	adds	r7, #8
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}
 800efd8:	e000ed04 	.word	0xe000ed04

0800efdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800efdc:	b480      	push	{r7}
 800efde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800efe0:	4b0b      	ldr	r3, [pc, #44]	@ (800f010 <vPortSetupTimerInterrupt+0x34>)
 800efe2:	2200      	movs	r2, #0
 800efe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800efe6:	4b0b      	ldr	r3, [pc, #44]	@ (800f014 <vPortSetupTimerInterrupt+0x38>)
 800efe8:	2200      	movs	r2, #0
 800efea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800efec:	4b0a      	ldr	r3, [pc, #40]	@ (800f018 <vPortSetupTimerInterrupt+0x3c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	4a0a      	ldr	r2, [pc, #40]	@ (800f01c <vPortSetupTimerInterrupt+0x40>)
 800eff2:	fba2 2303 	umull	r2, r3, r2, r3
 800eff6:	099b      	lsrs	r3, r3, #6
 800eff8:	4a09      	ldr	r2, [pc, #36]	@ (800f020 <vPortSetupTimerInterrupt+0x44>)
 800effa:	3b01      	subs	r3, #1
 800effc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800effe:	4b04      	ldr	r3, [pc, #16]	@ (800f010 <vPortSetupTimerInterrupt+0x34>)
 800f000:	2207      	movs	r2, #7
 800f002:	601a      	str	r2, [r3, #0]
}
 800f004:	bf00      	nop
 800f006:	46bd      	mov	sp, r7
 800f008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00c:	4770      	bx	lr
 800f00e:	bf00      	nop
 800f010:	e000e010 	.word	0xe000e010
 800f014:	e000e018 	.word	0xe000e018
 800f018:	2400003c 	.word	0x2400003c
 800f01c:	10624dd3 	.word	0x10624dd3
 800f020:	e000e014 	.word	0xe000e014

0800f024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f034 <vPortEnableVFP+0x10>
 800f028:	6801      	ldr	r1, [r0, #0]
 800f02a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f02e:	6001      	str	r1, [r0, #0]
 800f030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f032:	bf00      	nop
 800f034:	e000ed88 	.word	0xe000ed88

0800f038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f038:	b480      	push	{r7}
 800f03a:	b085      	sub	sp, #20
 800f03c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f03e:	f3ef 8305 	mrs	r3, IPSR
 800f042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	2b0f      	cmp	r3, #15
 800f048:	d915      	bls.n	800f076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f04a:	4a18      	ldr	r2, [pc, #96]	@ (800f0ac <vPortValidateInterruptPriority+0x74>)
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	4413      	add	r3, r2
 800f050:	781b      	ldrb	r3, [r3, #0]
 800f052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f054:	4b16      	ldr	r3, [pc, #88]	@ (800f0b0 <vPortValidateInterruptPriority+0x78>)
 800f056:	781b      	ldrb	r3, [r3, #0]
 800f058:	7afa      	ldrb	r2, [r7, #11]
 800f05a:	429a      	cmp	r2, r3
 800f05c:	d20b      	bcs.n	800f076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f062:	f383 8811 	msr	BASEPRI, r3
 800f066:	f3bf 8f6f 	isb	sy
 800f06a:	f3bf 8f4f 	dsb	sy
 800f06e:	607b      	str	r3, [r7, #4]
}
 800f070:	bf00      	nop
 800f072:	bf00      	nop
 800f074:	e7fd      	b.n	800f072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f076:	4b0f      	ldr	r3, [pc, #60]	@ (800f0b4 <vPortValidateInterruptPriority+0x7c>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f07e:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b8 <vPortValidateInterruptPriority+0x80>)
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	429a      	cmp	r2, r3
 800f084:	d90b      	bls.n	800f09e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f08a:	f383 8811 	msr	BASEPRI, r3
 800f08e:	f3bf 8f6f 	isb	sy
 800f092:	f3bf 8f4f 	dsb	sy
 800f096:	603b      	str	r3, [r7, #0]
}
 800f098:	bf00      	nop
 800f09a:	bf00      	nop
 800f09c:	e7fd      	b.n	800f09a <vPortValidateInterruptPriority+0x62>
	}
 800f09e:	bf00      	nop
 800f0a0:	3714      	adds	r7, #20
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop
 800f0ac:	e000e3f0 	.word	0xe000e3f0
 800f0b0:	24001668 	.word	0x24001668
 800f0b4:	e000ed0c 	.word	0xe000ed0c
 800f0b8:	2400166c 	.word	0x2400166c

0800f0bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f0bc:	b580      	push	{r7, lr}
 800f0be:	b08a      	sub	sp, #40	@ 0x28
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f0c8:	f7fe fd6a 	bl	800dba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f0cc:	4b5c      	ldr	r3, [pc, #368]	@ (800f240 <pvPortMalloc+0x184>)
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d101      	bne.n	800f0d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f0d4:	f000 f924 	bl	800f320 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f0d8:	4b5a      	ldr	r3, [pc, #360]	@ (800f244 <pvPortMalloc+0x188>)
 800f0da:	681a      	ldr	r2, [r3, #0]
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4013      	ands	r3, r2
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	f040 8095 	bne.w	800f210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d01e      	beq.n	800f12a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f0ec:	2208      	movs	r2, #8
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	4413      	add	r3, r2
 800f0f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f003 0307 	and.w	r3, r3, #7
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d015      	beq.n	800f12a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f023 0307 	bic.w	r3, r3, #7
 800f104:	3308      	adds	r3, #8
 800f106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	f003 0307 	and.w	r3, r3, #7
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d00b      	beq.n	800f12a <pvPortMalloc+0x6e>
	__asm volatile
 800f112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f116:	f383 8811 	msr	BASEPRI, r3
 800f11a:	f3bf 8f6f 	isb	sy
 800f11e:	f3bf 8f4f 	dsb	sy
 800f122:	617b      	str	r3, [r7, #20]
}
 800f124:	bf00      	nop
 800f126:	bf00      	nop
 800f128:	e7fd      	b.n	800f126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d06f      	beq.n	800f210 <pvPortMalloc+0x154>
 800f130:	4b45      	ldr	r3, [pc, #276]	@ (800f248 <pvPortMalloc+0x18c>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	687a      	ldr	r2, [r7, #4]
 800f136:	429a      	cmp	r2, r3
 800f138:	d86a      	bhi.n	800f210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f13a:	4b44      	ldr	r3, [pc, #272]	@ (800f24c <pvPortMalloc+0x190>)
 800f13c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f13e:	4b43      	ldr	r3, [pc, #268]	@ (800f24c <pvPortMalloc+0x190>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f144:	e004      	b.n	800f150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f152:	685b      	ldr	r3, [r3, #4]
 800f154:	687a      	ldr	r2, [r7, #4]
 800f156:	429a      	cmp	r2, r3
 800f158:	d903      	bls.n	800f162 <pvPortMalloc+0xa6>
 800f15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d1f1      	bne.n	800f146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f162:	4b37      	ldr	r3, [pc, #220]	@ (800f240 <pvPortMalloc+0x184>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f168:	429a      	cmp	r2, r3
 800f16a:	d051      	beq.n	800f210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f16c:	6a3b      	ldr	r3, [r7, #32]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2208      	movs	r2, #8
 800f172:	4413      	add	r3, r2
 800f174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f178:	681a      	ldr	r2, [r3, #0]
 800f17a:	6a3b      	ldr	r3, [r7, #32]
 800f17c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f180:	685a      	ldr	r2, [r3, #4]
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	1ad2      	subs	r2, r2, r3
 800f186:	2308      	movs	r3, #8
 800f188:	005b      	lsls	r3, r3, #1
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d920      	bls.n	800f1d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f18e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	4413      	add	r3, r2
 800f194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f196:	69bb      	ldr	r3, [r7, #24]
 800f198:	f003 0307 	and.w	r3, r3, #7
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d00b      	beq.n	800f1b8 <pvPortMalloc+0xfc>
	__asm volatile
 800f1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a4:	f383 8811 	msr	BASEPRI, r3
 800f1a8:	f3bf 8f6f 	isb	sy
 800f1ac:	f3bf 8f4f 	dsb	sy
 800f1b0:	613b      	str	r3, [r7, #16]
}
 800f1b2:	bf00      	nop
 800f1b4:	bf00      	nop
 800f1b6:	e7fd      	b.n	800f1b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ba:	685a      	ldr	r2, [r3, #4]
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	1ad2      	subs	r2, r2, r3
 800f1c0:	69bb      	ldr	r3, [r7, #24]
 800f1c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c6:	687a      	ldr	r2, [r7, #4]
 800f1c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f1ca:	69b8      	ldr	r0, [r7, #24]
 800f1cc:	f000 f90a 	bl	800f3e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f1d0:	4b1d      	ldr	r3, [pc, #116]	@ (800f248 <pvPortMalloc+0x18c>)
 800f1d2:	681a      	ldr	r2, [r3, #0]
 800f1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1d6:	685b      	ldr	r3, [r3, #4]
 800f1d8:	1ad3      	subs	r3, r2, r3
 800f1da:	4a1b      	ldr	r2, [pc, #108]	@ (800f248 <pvPortMalloc+0x18c>)
 800f1dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f1de:	4b1a      	ldr	r3, [pc, #104]	@ (800f248 <pvPortMalloc+0x18c>)
 800f1e0:	681a      	ldr	r2, [r3, #0]
 800f1e2:	4b1b      	ldr	r3, [pc, #108]	@ (800f250 <pvPortMalloc+0x194>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d203      	bcs.n	800f1f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f1ea:	4b17      	ldr	r3, [pc, #92]	@ (800f248 <pvPortMalloc+0x18c>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	4a18      	ldr	r2, [pc, #96]	@ (800f250 <pvPortMalloc+0x194>)
 800f1f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f4:	685a      	ldr	r2, [r3, #4]
 800f1f6:	4b13      	ldr	r3, [pc, #76]	@ (800f244 <pvPortMalloc+0x188>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	431a      	orrs	r2, r3
 800f1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f202:	2200      	movs	r2, #0
 800f204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f206:	4b13      	ldr	r3, [pc, #76]	@ (800f254 <pvPortMalloc+0x198>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	3301      	adds	r3, #1
 800f20c:	4a11      	ldr	r2, [pc, #68]	@ (800f254 <pvPortMalloc+0x198>)
 800f20e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f210:	f7fe fcd4 	bl	800dbbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f214:	69fb      	ldr	r3, [r7, #28]
 800f216:	f003 0307 	and.w	r3, r3, #7
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d00b      	beq.n	800f236 <pvPortMalloc+0x17a>
	__asm volatile
 800f21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f222:	f383 8811 	msr	BASEPRI, r3
 800f226:	f3bf 8f6f 	isb	sy
 800f22a:	f3bf 8f4f 	dsb	sy
 800f22e:	60fb      	str	r3, [r7, #12]
}
 800f230:	bf00      	nop
 800f232:	bf00      	nop
 800f234:	e7fd      	b.n	800f232 <pvPortMalloc+0x176>
	return pvReturn;
 800f236:	69fb      	ldr	r3, [r7, #28]
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3728      	adds	r7, #40	@ 0x28
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}
 800f240:	24005278 	.word	0x24005278
 800f244:	2400528c 	.word	0x2400528c
 800f248:	2400527c 	.word	0x2400527c
 800f24c:	24005270 	.word	0x24005270
 800f250:	24005280 	.word	0x24005280
 800f254:	24005284 	.word	0x24005284

0800f258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b086      	sub	sp, #24
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d04f      	beq.n	800f30a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f26a:	2308      	movs	r3, #8
 800f26c:	425b      	negs	r3, r3
 800f26e:	697a      	ldr	r2, [r7, #20]
 800f270:	4413      	add	r3, r2
 800f272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	685a      	ldr	r2, [r3, #4]
 800f27c:	4b25      	ldr	r3, [pc, #148]	@ (800f314 <vPortFree+0xbc>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	4013      	ands	r3, r2
 800f282:	2b00      	cmp	r3, #0
 800f284:	d10b      	bne.n	800f29e <vPortFree+0x46>
	__asm volatile
 800f286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f28a:	f383 8811 	msr	BASEPRI, r3
 800f28e:	f3bf 8f6f 	isb	sy
 800f292:	f3bf 8f4f 	dsb	sy
 800f296:	60fb      	str	r3, [r7, #12]
}
 800f298:	bf00      	nop
 800f29a:	bf00      	nop
 800f29c:	e7fd      	b.n	800f29a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f29e:	693b      	ldr	r3, [r7, #16]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d00b      	beq.n	800f2be <vPortFree+0x66>
	__asm volatile
 800f2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2aa:	f383 8811 	msr	BASEPRI, r3
 800f2ae:	f3bf 8f6f 	isb	sy
 800f2b2:	f3bf 8f4f 	dsb	sy
 800f2b6:	60bb      	str	r3, [r7, #8]
}
 800f2b8:	bf00      	nop
 800f2ba:	bf00      	nop
 800f2bc:	e7fd      	b.n	800f2ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f2be:	693b      	ldr	r3, [r7, #16]
 800f2c0:	685a      	ldr	r2, [r3, #4]
 800f2c2:	4b14      	ldr	r3, [pc, #80]	@ (800f314 <vPortFree+0xbc>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	4013      	ands	r3, r2
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d01e      	beq.n	800f30a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f2cc:	693b      	ldr	r3, [r7, #16]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d11a      	bne.n	800f30a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f2d4:	693b      	ldr	r3, [r7, #16]
 800f2d6:	685a      	ldr	r2, [r3, #4]
 800f2d8:	4b0e      	ldr	r3, [pc, #56]	@ (800f314 <vPortFree+0xbc>)
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	43db      	mvns	r3, r3
 800f2de:	401a      	ands	r2, r3
 800f2e0:	693b      	ldr	r3, [r7, #16]
 800f2e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f2e4:	f7fe fc5c 	bl	800dba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f2e8:	693b      	ldr	r3, [r7, #16]
 800f2ea:	685a      	ldr	r2, [r3, #4]
 800f2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800f318 <vPortFree+0xc0>)
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4413      	add	r3, r2
 800f2f2:	4a09      	ldr	r2, [pc, #36]	@ (800f318 <vPortFree+0xc0>)
 800f2f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f2f6:	6938      	ldr	r0, [r7, #16]
 800f2f8:	f000 f874 	bl	800f3e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f2fc:	4b07      	ldr	r3, [pc, #28]	@ (800f31c <vPortFree+0xc4>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	3301      	adds	r3, #1
 800f302:	4a06      	ldr	r2, [pc, #24]	@ (800f31c <vPortFree+0xc4>)
 800f304:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f306:	f7fe fc59 	bl	800dbbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f30a:	bf00      	nop
 800f30c:	3718      	adds	r7, #24
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}
 800f312:	bf00      	nop
 800f314:	2400528c 	.word	0x2400528c
 800f318:	2400527c 	.word	0x2400527c
 800f31c:	24005288 	.word	0x24005288

0800f320 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f320:	b480      	push	{r7}
 800f322:	b085      	sub	sp, #20
 800f324:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f326:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f32a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f32c:	4b27      	ldr	r3, [pc, #156]	@ (800f3cc <prvHeapInit+0xac>)
 800f32e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f003 0307 	and.w	r3, r3, #7
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00c      	beq.n	800f354 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	3307      	adds	r3, #7
 800f33e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	f023 0307 	bic.w	r3, r3, #7
 800f346:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f348:	68ba      	ldr	r2, [r7, #8]
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	1ad3      	subs	r3, r2, r3
 800f34e:	4a1f      	ldr	r2, [pc, #124]	@ (800f3cc <prvHeapInit+0xac>)
 800f350:	4413      	add	r3, r2
 800f352:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f358:	4a1d      	ldr	r2, [pc, #116]	@ (800f3d0 <prvHeapInit+0xb0>)
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f35e:	4b1c      	ldr	r3, [pc, #112]	@ (800f3d0 <prvHeapInit+0xb0>)
 800f360:	2200      	movs	r2, #0
 800f362:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	68ba      	ldr	r2, [r7, #8]
 800f368:	4413      	add	r3, r2
 800f36a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f36c:	2208      	movs	r2, #8
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	1a9b      	subs	r3, r3, r2
 800f372:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f023 0307 	bic.w	r3, r3, #7
 800f37a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	4a15      	ldr	r2, [pc, #84]	@ (800f3d4 <prvHeapInit+0xb4>)
 800f380:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f382:	4b14      	ldr	r3, [pc, #80]	@ (800f3d4 <prvHeapInit+0xb4>)
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	2200      	movs	r2, #0
 800f388:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f38a:	4b12      	ldr	r3, [pc, #72]	@ (800f3d4 <prvHeapInit+0xb4>)
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	2200      	movs	r2, #0
 800f390:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	68fa      	ldr	r2, [r7, #12]
 800f39a:	1ad2      	subs	r2, r2, r3
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f3a0:	4b0c      	ldr	r3, [pc, #48]	@ (800f3d4 <prvHeapInit+0xb4>)
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	685b      	ldr	r3, [r3, #4]
 800f3ac:	4a0a      	ldr	r2, [pc, #40]	@ (800f3d8 <prvHeapInit+0xb8>)
 800f3ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	4a09      	ldr	r2, [pc, #36]	@ (800f3dc <prvHeapInit+0xbc>)
 800f3b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f3b8:	4b09      	ldr	r3, [pc, #36]	@ (800f3e0 <prvHeapInit+0xc0>)
 800f3ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f3be:	601a      	str	r2, [r3, #0]
}
 800f3c0:	bf00      	nop
 800f3c2:	3714      	adds	r7, #20
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	24001670 	.word	0x24001670
 800f3d0:	24005270 	.word	0x24005270
 800f3d4:	24005278 	.word	0x24005278
 800f3d8:	24005280 	.word	0x24005280
 800f3dc:	2400527c 	.word	0x2400527c
 800f3e0:	2400528c 	.word	0x2400528c

0800f3e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b085      	sub	sp, #20
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f3ec:	4b28      	ldr	r3, [pc, #160]	@ (800f490 <prvInsertBlockIntoFreeList+0xac>)
 800f3ee:	60fb      	str	r3, [r7, #12]
 800f3f0:	e002      	b.n	800f3f8 <prvInsertBlockIntoFreeList+0x14>
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	60fb      	str	r3, [r7, #12]
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	687a      	ldr	r2, [r7, #4]
 800f3fe:	429a      	cmp	r2, r3
 800f400:	d8f7      	bhi.n	800f3f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	685b      	ldr	r3, [r3, #4]
 800f40a:	68ba      	ldr	r2, [r7, #8]
 800f40c:	4413      	add	r3, r2
 800f40e:	687a      	ldr	r2, [r7, #4]
 800f410:	429a      	cmp	r2, r3
 800f412:	d108      	bne.n	800f426 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	685a      	ldr	r2, [r3, #4]
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	685b      	ldr	r3, [r3, #4]
 800f41c:	441a      	add	r2, r3
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	685b      	ldr	r3, [r3, #4]
 800f42e:	68ba      	ldr	r2, [r7, #8]
 800f430:	441a      	add	r2, r3
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	429a      	cmp	r2, r3
 800f438:	d118      	bne.n	800f46c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	681a      	ldr	r2, [r3, #0]
 800f43e:	4b15      	ldr	r3, [pc, #84]	@ (800f494 <prvInsertBlockIntoFreeList+0xb0>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	429a      	cmp	r2, r3
 800f444:	d00d      	beq.n	800f462 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	685a      	ldr	r2, [r3, #4]
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	685b      	ldr	r3, [r3, #4]
 800f450:	441a      	add	r2, r3
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	601a      	str	r2, [r3, #0]
 800f460:	e008      	b.n	800f474 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f462:	4b0c      	ldr	r3, [pc, #48]	@ (800f494 <prvInsertBlockIntoFreeList+0xb0>)
 800f464:	681a      	ldr	r2, [r3, #0]
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	601a      	str	r2, [r3, #0]
 800f46a:	e003      	b.n	800f474 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	681a      	ldr	r2, [r3, #0]
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f474:	68fa      	ldr	r2, [r7, #12]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	429a      	cmp	r2, r3
 800f47a:	d002      	beq.n	800f482 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	687a      	ldr	r2, [r7, #4]
 800f480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f482:	bf00      	nop
 800f484:	3714      	adds	r7, #20
 800f486:	46bd      	mov	sp, r7
 800f488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48c:	4770      	bx	lr
 800f48e:	bf00      	nop
 800f490:	24005270 	.word	0x24005270
 800f494:	24005278 	.word	0x24005278

0800f498 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 800f498:	b580      	push	{r7, lr}
 800f49a:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 50);  // Short 50ms beep
 800f49c:	2132      	movs	r1, #50	@ 0x32
 800f49e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f4a2:	f7f2 f823 	bl	80014ec <Buzzer_PlayTone>
    osDelay(50);                     // Wait for beep to finish
 800f4a6:	2032      	movs	r0, #50	@ 0x32
 800f4a8:	f7fd fb55 	bl	800cb56 <osDelay>
}
 800f4ac:	bf00      	nop
 800f4ae:	bd80      	pop	{r7, pc}

0800f4b0 <BUZZER_TASK>:

/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b086      	sub	sp, #24
 800f4b4:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 800f4b6:	f7f2 f807 	bl	80014c8 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(50); // 30% volume to avoid being too loud
 800f4ba:	2032      	movs	r0, #50	@ 0x32
 800f4bc:	f7f2 f85e 	bl	800157c <Buzzer_SetVolume>
    
    // Startup sound - quick melody to indicate system start
    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
 800f4c0:	4a11      	ldr	r2, [pc, #68]	@ (800f508 <BUZZER_TASK+0x58>)
 800f4c2:	f107 030c 	add.w	r3, r7, #12
 800f4c6:	ca07      	ldmia	r2, {r0, r1, r2}
 800f4c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint32_t startup_dur[] = {100, 100, 150};
 800f4cc:	4a0f      	ldr	r2, [pc, #60]	@ (800f50c <BUZZER_TASK+0x5c>)
 800f4ce:	463b      	mov	r3, r7
 800f4d0:	ca07      	ldmia	r2, {r0, r1, r2}
 800f4d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
 800f4d6:	4639      	mov	r1, r7
 800f4d8:	f107 030c 	add.w	r3, r7, #12
 800f4dc:	2203      	movs	r2, #3
 800f4de:	4618      	mov	r0, r3
 800f4e0:	f7f2 f86a 	bl	80015b8 <Buzzer_PlayMelody>
    
    osDelay(500); // Wait before starting heartbeat
 800f4e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800f4e8:	f7fd fb35 	bl	800cb56 <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 800f4ec:	f7ff ffd4 	bl	800f498 <BuzzerTask_HeartbeatBeep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 800f4f0:	4b07      	ldr	r3, [pc, #28]	@ (800f510 <BUZZER_TASK+0x60>)
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	3301      	adds	r3, #1
 800f4f6:	4a06      	ldr	r2, [pc, #24]	@ (800f510 <BUZZER_TASK+0x60>)
 800f4f8:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(1000);
 800f4fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f4fe:	f7fd fb2a 	bl	800cb56 <osDelay>
        BuzzerTask_HeartbeatBeep();
 800f502:	bf00      	nop
 800f504:	e7f2      	b.n	800f4ec <BUZZER_TASK+0x3c>
 800f506:	bf00      	nop
 800f508:	08010980 	.word	0x08010980
 800f50c:	0801098c 	.word	0x0801098c
 800f510:	24005290 	.word	0x24005290

0800f514 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 800f514:	b480      	push	{r7}
 800f516:	b083      	sub	sp, #12
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
 800f51c:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	781b      	ldrb	r3, [r3, #0]
 800f522:	b21a      	sxth	r2, r3
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	3301      	adds	r3, #1
 800f528:	781b      	ldrb	r3, [r3, #0]
 800f52a:	b21b      	sxth	r3, r3
 800f52c:	021b      	lsls	r3, r3, #8
 800f52e:	b21b      	sxth	r3, r3
 800f530:	4313      	orrs	r3, r2
 800f532:	b21b      	sxth	r3, r3
 800f534:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f538:	b21a      	sxth	r2, r3
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f544:	b29b      	uxth	r3, r3
 800f546:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800f54a:	b29b      	uxth	r3, r3
 800f54c:	b21a      	sxth	r2, r3
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	3301      	adds	r3, #1
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	08db      	lsrs	r3, r3, #3
 800f55a:	b2db      	uxtb	r3, r3
 800f55c:	b21a      	sxth	r2, r3
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	3302      	adds	r3, #2
 800f562:	781b      	ldrb	r3, [r3, #0]
 800f564:	b21b      	sxth	r3, r3
 800f566:	015b      	lsls	r3, r3, #5
 800f568:	b21b      	sxth	r3, r3
 800f56a:	4313      	orrs	r3, r2
 800f56c:	b21b      	sxth	r3, r3
 800f56e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f572:	b21a      	sxth	r2, r3
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f57e:	b29b      	uxth	r3, r3
 800f580:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800f584:	b29b      	uxth	r3, r3
 800f586:	b21a      	sxth	r2, r3
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800f58c:	683b      	ldr	r3, [r7, #0]
 800f58e:	3302      	adds	r3, #2
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	099b      	lsrs	r3, r3, #6
 800f594:	b2db      	uxtb	r3, r3
 800f596:	b21a      	sxth	r2, r3
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	3303      	adds	r3, #3
 800f59c:	781b      	ldrb	r3, [r3, #0]
 800f59e:	b21b      	sxth	r3, r3
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	b21b      	sxth	r3, r3
 800f5a4:	4313      	orrs	r3, r2
 800f5a6:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 800f5a8:	683b      	ldr	r3, [r7, #0]
 800f5aa:	3304      	adds	r3, #4
 800f5ac:	781b      	ldrb	r3, [r3, #0]
 800f5ae:	b21b      	sxth	r3, r3
 800f5b0:	029b      	lsls	r3, r3, #10
 800f5b2:	b21b      	sxth	r3, r3
 800f5b4:	4313      	orrs	r3, r2
 800f5b6:	b21b      	sxth	r3, r3
 800f5b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f5bc:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800f5ce:	b29b      	uxth	r3, r3
 800f5d0:	b21a      	sxth	r2, r3
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	3304      	adds	r3, #4
 800f5da:	781b      	ldrb	r3, [r3, #0]
 800f5dc:	085b      	lsrs	r3, r3, #1
 800f5de:	b2db      	uxtb	r3, r3
 800f5e0:	b21a      	sxth	r2, r3
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	3305      	adds	r3, #5
 800f5e6:	781b      	ldrb	r3, [r3, #0]
 800f5e8:	b21b      	sxth	r3, r3
 800f5ea:	01db      	lsls	r3, r3, #7
 800f5ec:	b21b      	sxth	r3, r3
 800f5ee:	4313      	orrs	r3, r2
 800f5f0:	b21b      	sxth	r3, r3
 800f5f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f5f6:	b21a      	sxth	r2, r3
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800f602:	b29b      	uxth	r3, r3
 800f604:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800f608:	b29b      	uxth	r3, r3
 800f60a:	b21a      	sxth	r2, r3
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	3305      	adds	r3, #5
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	091b      	lsrs	r3, r3, #4
 800f618:	b2db      	uxtb	r3, r3
 800f61a:	109b      	asrs	r3, r3, #2
 800f61c:	b25b      	sxtb	r3, r3
 800f61e:	f003 0303 	and.w	r3, r3, #3
 800f622:	b25a      	sxtb	r2, r3
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	3305      	adds	r3, #5
 800f62c:	781b      	ldrb	r3, [r3, #0]
 800f62e:	091b      	lsrs	r3, r3, #4
 800f630:	b2db      	uxtb	r3, r3
 800f632:	b25b      	sxtb	r3, r3
 800f634:	f003 0303 	and.w	r3, r3, #3
 800f638:	b25a      	sxtb	r2, r3
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	3306      	adds	r3, #6
 800f642:	781b      	ldrb	r3, [r3, #0]
 800f644:	b21a      	sxth	r2, r3
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	3307      	adds	r3, #7
 800f64a:	781b      	ldrb	r3, [r3, #0]
 800f64c:	b21b      	sxth	r3, r3
 800f64e:	021b      	lsls	r3, r3, #8
 800f650:	b21b      	sxth	r3, r3
 800f652:	4313      	orrs	r3, r2
 800f654:	b21a      	sxth	r2, r3
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 800f65a:	683b      	ldr	r3, [r7, #0]
 800f65c:	3308      	adds	r3, #8
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	b21a      	sxth	r2, r3
 800f662:	683b      	ldr	r3, [r7, #0]
 800f664:	3309      	adds	r3, #9
 800f666:	781b      	ldrb	r3, [r3, #0]
 800f668:	b21b      	sxth	r3, r3
 800f66a:	021b      	lsls	r3, r3, #8
 800f66c:	b21b      	sxth	r3, r3
 800f66e:	4313      	orrs	r3, r2
 800f670:	b21a      	sxth	r2, r3
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	330a      	adds	r3, #10
 800f67a:	781b      	ldrb	r3, [r3, #0]
 800f67c:	b21a      	sxth	r2, r3
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	330b      	adds	r3, #11
 800f682:	781b      	ldrb	r3, [r3, #0]
 800f684:	b21b      	sxth	r3, r3
 800f686:	021b      	lsls	r3, r3, #8
 800f688:	b21b      	sxth	r3, r3
 800f68a:	4313      	orrs	r3, r2
 800f68c:	b21a      	sxth	r2, r3
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	691b      	ldr	r3, [r3, #16]
 800f696:	687a      	ldr	r2, [r7, #4]
 800f698:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800f69c:	441a      	add	r2, r3
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	695b      	ldr	r3, [r3, #20]
 800f6a6:	687a      	ldr	r2, [r7, #4]
 800f6a8:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800f6ac:	441a      	add	r2, r3
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	330c      	adds	r3, #12
 800f6b6:	781b      	ldrb	r3, [r3, #0]
 800f6b8:	b25a      	sxtb	r2, r3
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	330d      	adds	r3, #13
 800f6c2:	781b      	ldrb	r3, [r3, #0]
 800f6c4:	b25a      	sxtb	r2, r3
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	330e      	adds	r3, #14
 800f6ce:	781b      	ldrb	r3, [r3, #0]
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	3310      	adds	r3, #16
 800f6da:	781b      	ldrb	r3, [r3, #0]
 800f6dc:	b21a      	sxth	r2, r3
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	3311      	adds	r3, #17
 800f6e2:	781b      	ldrb	r3, [r3, #0]
 800f6e4:	b21b      	sxth	r3, r3
 800f6e6:	021b      	lsls	r3, r3, #8
 800f6e8:	b21b      	sxth	r3, r3
 800f6ea:	4313      	orrs	r3, r2
 800f6ec:	b21a      	sxth	r2, r3
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800f6fe:	b29b      	uxth	r3, r3
 800f700:	b21a      	sxth	r2, r3
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2200      	movs	r2, #0
 800f70a:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f710:	f003 0301 	and.w	r3, r3, #1
 800f714:	2b00      	cmp	r3, #0
 800f716:	bf14      	ite	ne
 800f718:	2301      	movne	r3, #1
 800f71a:	2300      	moveq	r3, #0
 800f71c:	b2db      	uxtb	r3, r3
 800f71e:	461a      	mov	r2, r3
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f728:	f003 0302 	and.w	r3, r3, #2
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	bf14      	ite	ne
 800f730:	2301      	movne	r3, #1
 800f732:	2300      	moveq	r3, #0
 800f734:	b2db      	uxtb	r3, r3
 800f736:	461a      	mov	r2, r3
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f740:	f003 0304 	and.w	r3, r3, #4
 800f744:	2b00      	cmp	r3, #0
 800f746:	bf14      	ite	ne
 800f748:	2301      	movne	r3, #1
 800f74a:	2300      	moveq	r3, #0
 800f74c:	b2db      	uxtb	r3, r3
 800f74e:	461a      	mov	r2, r3
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f758:	f003 0308 	and.w	r3, r3, #8
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	bf14      	ite	ne
 800f760:	2301      	movne	r3, #1
 800f762:	2300      	moveq	r3, #0
 800f764:	b2db      	uxtb	r3, r3
 800f766:	461a      	mov	r2, r3
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f774:	2b00      	cmp	r3, #0
 800f776:	bf14      	ite	ne
 800f778:	2301      	movne	r3, #1
 800f77a:	2300      	moveq	r3, #0
 800f77c:	b2db      	uxtb	r3, r3
 800f77e:	461a      	mov	r2, r3
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	bf14      	ite	ne
 800f790:	2301      	movne	r3, #1
 800f792:	2300      	moveq	r3, #0
 800f794:	b2db      	uxtb	r3, r3
 800f796:	461a      	mov	r2, r3
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f7a0:	f003 0310 	and.w	r3, r3, #16
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	bf14      	ite	ne
 800f7a8:	2301      	movne	r3, #1
 800f7aa:	2300      	moveq	r3, #0
 800f7ac:	b2db      	uxtb	r3, r3
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800f7ba:	f003 0320 	and.w	r3, r3, #32
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	bf14      	ite	ne
 800f7c2:	2301      	movne	r3, #1
 800f7c4:	2300      	moveq	r3, #0
 800f7c6:	b2db      	uxtb	r3, r3
 800f7c8:	461a      	mov	r2, r3
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 800f7d0:	bf00      	nop
 800f7d2:	370c      	adds	r7, #12
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7da:	4770      	bx	lr

0800f7dc <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b083      	sub	sp, #12
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800f7ea:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	3304      	adds	r3, #4
 800f7f0:	f04f 0200 	mov.w	r2, #0
 800f7f4:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	3308      	adds	r3, #8
 800f7fa:	f04f 0200 	mov.w	r2, #0
 800f7fe:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	330c      	adds	r3, #12
 800f804:	f04f 0200 	mov.w	r2, #0
 800f808:	601a      	str	r2, [r3, #0]
}
 800f80a:	bf00      	nop
 800f80c:	370c      	adds	r7, #12
 800f80e:	46bd      	mov	sp, r7
 800f810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f814:	4770      	bx	lr

0800f816 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 800f816:	b580      	push	{r7, lr}
 800f818:	b084      	sub	sp, #16
 800f81a:	af00      	add	r7, sp, #0
 800f81c:	60f8      	str	r0, [r7, #12]
 800f81e:	60b9      	str	r1, [r7, #8]
 800f820:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	edd3 7a00 	vldr	s15, [r3]
 800f828:	68bb      	ldr	r3, [r7, #8]
 800f82a:	3304      	adds	r3, #4
 800f82c:	ed93 7a00 	vldr	s14, [r3]
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	3308      	adds	r3, #8
 800f834:	edd3 6a00 	vldr	s13, [r3]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	ed93 6a00 	vldr	s12, [r3]
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	3304      	adds	r3, #4
 800f842:	edd3 5a00 	vldr	s11, [r3]
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	3308      	adds	r3, #8
 800f84a:	ed93 5a00 	vldr	s10, [r3]
 800f84e:	eef0 2a45 	vmov.f32	s5, s10
 800f852:	eeb0 2a65 	vmov.f32	s4, s11
 800f856:	eef0 1a46 	vmov.f32	s3, s12
 800f85a:	eeb0 1a66 	vmov.f32	s2, s13
 800f85e:	eef0 0a47 	vmov.f32	s1, s14
 800f862:	eeb0 0a67 	vmov.f32	s0, s15
 800f866:	68f8      	ldr	r0, [r7, #12]
 800f868:	f7f0 fee8 	bl	800063c <MahonyAHRSupdateIMU>
}
 800f86c:	bf00      	nop
 800f86e:	3710      	adds	r7, #16
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}

0800f874 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	60f8      	str	r0, [r7, #12]
 800f87c:	60b9      	str	r1, [r7, #8]
 800f87e:	607a      	str	r2, [r7, #4]
 800f880:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	ed93 7a00 	vldr	s14, [r3]
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	330c      	adds	r3, #12
 800f88c:	edd3 7a00 	vldr	s15, [r3]
 800f890:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	3304      	adds	r3, #4
 800f898:	edd3 6a00 	vldr	s13, [r3]
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	3308      	adds	r3, #8
 800f8a0:	edd3 7a00 	vldr	s15, [r3]
 800f8a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f8a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f8ac:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	ed93 7a00 	vldr	s14, [r3]
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	edd3 7a00 	vldr	s15, [r3]
 800f8bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	3304      	adds	r3, #4
 800f8c4:	edd3 6a00 	vldr	s13, [r3]
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	3304      	adds	r3, #4
 800f8cc:	edd3 7a00 	vldr	s15, [r3]
 800f8d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f8d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f8d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f8dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f8e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8e4:	eef0 0a67 	vmov.f32	s1, s15
 800f8e8:	eeb0 0a46 	vmov.f32	s0, s12
 800f8ec:	f000 fd52 	bl	8010394 <atan2f>
 800f8f0:	eef0 7a40 	vmov.f32	s15, s0
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	3304      	adds	r3, #4
 800f8fe:	ed93 7a00 	vldr	s14, [r3]
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	330c      	adds	r3, #12
 800f906:	edd3 7a00 	vldr	s15, [r3]
 800f90a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	edd3 6a00 	vldr	s13, [r3]
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	3308      	adds	r3, #8
 800f918:	edd3 7a00 	vldr	s15, [r3]
 800f91c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f920:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f924:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800f928:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f92c:	eeb0 0a67 	vmov.f32	s0, s15
 800f930:	f000 fd04 	bl	801033c <asinf>
 800f934:	eef0 7a40 	vmov.f32	s15, s0
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	ed93 7a00 	vldr	s14, [r3]
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	3304      	adds	r3, #4
 800f948:	edd3 7a00 	vldr	s15, [r3]
 800f94c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	3308      	adds	r3, #8
 800f954:	edd3 6a00 	vldr	s13, [r3]
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	330c      	adds	r3, #12
 800f95c:	edd3 7a00 	vldr	s15, [r3]
 800f960:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f964:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f968:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	ed93 7a00 	vldr	s14, [r3]
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	edd3 7a00 	vldr	s15, [r3]
 800f978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	330c      	adds	r3, #12
 800f980:	edd3 6a00 	vldr	s13, [r3]
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	330c      	adds	r3, #12
 800f988:	edd3 7a00 	vldr	s15, [r3]
 800f98c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f990:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f994:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f998:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f99c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9a0:	eef0 0a67 	vmov.f32	s1, s15
 800f9a4:	eeb0 0a46 	vmov.f32	s0, s12
 800f9a8:	f000 fcf4 	bl	8010394 <atan2f>
 800f9ac:	eef0 7a40 	vmov.f32	s15, s0
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	edc3 7a00 	vstr	s15, [r3]
}
 800f9b6:	bf00      	nop
 800f9b8:	3710      	adds	r7, #16
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	bd80      	pop	{r7, pc}
	...

0800f9c0 <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b093      	sub	sp, #76	@ 0x4c
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	685b      	ldr	r3, [r3, #4]
 800f9d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	689b      	ldr	r3, [r3, #8]
 800f9dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	68db      	ldr	r3, [r3, #12]
 800f9e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 800f9e4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800f9e8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800f9ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800f9f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800f9f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f9fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fa00:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa04:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 800fa08:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800fa0c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800fa10:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fa14:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800fa18:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fa1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa20:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa24:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 800fa2c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800fa30:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fa34:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fa38:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800fa3c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800fa40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa44:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa48:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa4c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 800fa50:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800fa54:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800fa58:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fa5c:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800fa60:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fa64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa68:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa6c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa70:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 800fa74:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800fa78:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800fa7c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fa80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fa84:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa88:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fa90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa94:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 800fa98:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800fa9c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800faa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800faa4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800faa8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800faac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fab4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fab8:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 800fabc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800fac0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fac8:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800facc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800fad0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fad8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fadc:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 800fae0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800fae4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800fae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800faec:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800faf0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800faf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800faf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fafc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fb00:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 800fb04:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800fb08:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800fb0c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800fb10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fb14:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fb1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fb20:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fb24:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	ed93 7a00 	vldr	s14, [r3]
 800fb2e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800fb32:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	3304      	adds	r3, #4
 800fb3a:	edd3 6a00 	vldr	s13, [r3]
 800fb3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800fb42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb46:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	3308      	adds	r3, #8
 800fb4e:	edd3 6a00 	vldr	s13, [r3]
 800fb52:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800fb56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	ed93 7a00 	vldr	s14, [r3]
 800fb6a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800fb6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fb72:	68bb      	ldr	r3, [r7, #8]
 800fb74:	3304      	adds	r3, #4
 800fb76:	edd3 6a00 	vldr	s13, [r3]
 800fb7a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800fb7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb82:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	3308      	adds	r3, #8
 800fb8a:	edd3 6a00 	vldr	s13, [r3]
 800fb8e:	edd7 7a08 	vldr	s15, [r7, #32]
 800fb92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	3304      	adds	r3, #4
 800fb9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb9e:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	ed93 7a00 	vldr	s14, [r3]
 800fba8:	edd7 7a07 	vldr	s15, [r7, #28]
 800fbac:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fbb0:	68bb      	ldr	r3, [r7, #8]
 800fbb2:	3304      	adds	r3, #4
 800fbb4:	edd3 6a00 	vldr	s13, [r3]
 800fbb8:	edd7 7a06 	vldr	s15, [r7, #24]
 800fbbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fbc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	3308      	adds	r3, #8
 800fbc8:	edd3 6a00 	vldr	s13, [r3]
 800fbcc:	edd7 7a05 	vldr	s15, [r7, #20]
 800fbd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	3308      	adds	r3, #8
 800fbd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbdc:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	3308      	adds	r3, #8
 800fbe4:	edd3 7a00 	vldr	s15, [r3]
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	3308      	adds	r3, #8
 800fbec:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800fc04 <TransformAccelToWorldFrame+0x244>
 800fbf0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbf4:	edc3 7a00 	vstr	s15, [r3]
}
 800fbf8:	bf00      	nop
 800fbfa:	374c      	adds	r7, #76	@ 0x4c
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc02:	4770      	bx	lr
 800fc04:	411cf5c3 	.word	0x411cf5c3

0800fc08 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 800fc08:	b480      	push	{r7}
 800fc0a:	b085      	sub	sp, #20
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
 800fc10:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	edd3 7a00 	vldr	s15, [r3]
 800fc18:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800fd58 <CalculateVelocity+0x150>
 800fc1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fc20:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800fd58 <CalculateVelocity+0x150>
 800fc24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc28:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800fc2c:	4b4b      	ldr	r3, [pc, #300]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc2e:	edd3 7a00 	vldr	s15, [r3]
 800fc32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc3a:	4b48      	ldr	r3, [pc, #288]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc3c:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	3304      	adds	r3, #4
 800fc44:	edd3 7a00 	vldr	s15, [r3]
 800fc48:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800fd58 <CalculateVelocity+0x150>
 800fc4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fc50:	eddf 7a41 	vldr	s15, [pc, #260]	@ 800fd58 <CalculateVelocity+0x150>
 800fc54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc58:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800fc5c:	4b3f      	ldr	r3, [pc, #252]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc5e:	edd3 7a01 	vldr	s15, [r3, #4]
 800fc62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc6a:	4b3c      	ldr	r3, [pc, #240]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc6c:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	3308      	adds	r3, #8
 800fc74:	edd3 7a00 	vldr	s15, [r3]
 800fc78:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800fd58 <CalculateVelocity+0x150>
 800fc7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fc80:	eddf 7a35 	vldr	s15, [pc, #212]	@ 800fd58 <CalculateVelocity+0x150>
 800fc84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800fc8c:	4b33      	ldr	r3, [pc, #204]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc8e:	edd3 7a02 	vldr	s15, [r3, #8]
 800fc92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc96:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc9a:	4b30      	ldr	r3, [pc, #192]	@ (800fd5c <CalculateVelocity+0x154>)
 800fc9c:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	ed93 7a00 	vldr	s14, [r3]
 800fca6:	4b2d      	ldr	r3, [pc, #180]	@ (800fd5c <CalculateVelocity+0x154>)
 800fca8:	edd3 7a00 	vldr	s15, [r3]
 800fcac:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800fd60 <CalculateVelocity+0x158>
 800fcb0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fcb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcb8:	683b      	ldr	r3, [r7, #0]
 800fcba:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	3304      	adds	r3, #4
 800fcc2:	ed93 7a00 	vldr	s14, [r3]
 800fcc6:	4b25      	ldr	r3, [pc, #148]	@ (800fd5c <CalculateVelocity+0x154>)
 800fcc8:	edd3 7a01 	vldr	s15, [r3, #4]
 800fccc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800fd60 <CalculateVelocity+0x158>
 800fcd0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fcd4:	683b      	ldr	r3, [r7, #0]
 800fcd6:	3304      	adds	r3, #4
 800fcd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcdc:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 800fce0:	683b      	ldr	r3, [r7, #0]
 800fce2:	3308      	adds	r3, #8
 800fce4:	ed93 7a00 	vldr	s14, [r3]
 800fce8:	4b1c      	ldr	r3, [pc, #112]	@ (800fd5c <CalculateVelocity+0x154>)
 800fcea:	edd3 7a02 	vldr	s15, [r3, #8]
 800fcee:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800fd60 <CalculateVelocity+0x158>
 800fcf2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fcf6:	683b      	ldr	r3, [r7, #0]
 800fcf8:	3308      	adds	r3, #8
 800fcfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcfe:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 800fd02:	4b18      	ldr	r3, [pc, #96]	@ (800fd64 <CalculateVelocity+0x15c>)
 800fd04:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	ed93 7a00 	vldr	s14, [r3]
 800fd0c:	edd7 7a03 	vldr	s15, [r7, #12]
 800fd10:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	3304      	adds	r3, #4
 800fd1e:	ed93 7a00 	vldr	s14, [r3]
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	3304      	adds	r3, #4
 800fd26:	edd7 7a03 	vldr	s15, [r7, #12]
 800fd2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd2e:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	3308      	adds	r3, #8
 800fd36:	ed93 7a00 	vldr	s14, [r3]
 800fd3a:	683b      	ldr	r3, [r7, #0]
 800fd3c:	3308      	adds	r3, #8
 800fd3e:	edd7 7a03 	vldr	s15, [r7, #12]
 800fd42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd46:	edc3 7a00 	vstr	s15, [r3]
}
 800fd4a:	bf00      	nop
 800fd4c:	3714      	adds	r7, #20
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd54:	4770      	bx	lr
 800fd56:	bf00      	nop
 800fd58:	3dcccccd 	.word	0x3dcccccd
 800fd5c:	24005330 	.word	0x24005330
 800fd60:	3a83126f 	.word	0x3a83126f
 800fd64:	3f7fbe77 	.word	0x3f7fbe77

0800fd68 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in world frame
 * @note When robot is upright, gravity_projected[2] = -1 (gravity points down)
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 800fd68:	b480      	push	{r7}
 800fd6a:	b087      	sub	sp, #28
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
 800fd70:	6039      	str	r1, [r7, #0]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	617b      	str	r3, [r7, #20]
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	685b      	ldr	r3, [r3, #4]
 800fd7c:	613b      	str	r3, [r7, #16]
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	689b      	ldr	r3, [r3, #8]
 800fd82:	60fb      	str	r3, [r7, #12]
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	68db      	ldr	r3, [r3, #12]
 800fd88:	60bb      	str	r3, [r7, #8]
    
    // Gravity vector in body frame is [0, 0, -1] (pointing down relative to body)
    // Transform this to world frame using quaternion rotation matrix
    // Since gravity_body = [0, 0, -1], we only need the third column of rotation matrix
    
    gravity_projected[0] = 2*(q1*q3 + q0*q2);      // X component of gravity in world frame
 800fd8a:	ed97 7a04 	vldr	s14, [r7, #16]
 800fd8e:	edd7 7a02 	vldr	s15, [r7, #8]
 800fd92:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fd96:	edd7 6a05 	vldr	s13, [r7, #20]
 800fd9a:	edd7 7a03 	vldr	s15, [r7, #12]
 800fd9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fda2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fda6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = 2*(q2*q3 - q0*q1);      // Y component of gravity in world frame  
 800fdb0:	ed97 7a03 	vldr	s14, [r7, #12]
 800fdb4:	edd7 7a02 	vldr	s15, [r7, #8]
 800fdb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fdbc:	edd7 6a05 	vldr	s13, [r7, #20]
 800fdc0:	edd7 7a04 	vldr	s15, [r7, #16]
 800fdc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fdc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fdcc:	683b      	ldr	r3, [r7, #0]
 800fdce:	3304      	adds	r3, #4
 800fdd0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fdd4:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = 2*(q1*q1 + q2*q2) - 1;  // Z component of gravity in world frame
 800fdd8:	edd7 7a04 	vldr	s15, [r7, #16]
 800fddc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800fde0:	edd7 7a03 	vldr	s15, [r7, #12]
 800fde4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fde8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fdec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	3308      	adds	r3, #8
 800fdf4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fdf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fdfc:	edc3 7a00 	vstr	s15, [r3]
}
 800fe00:	bf00      	nop
 800fe02:	371c      	adds	r7, #28
 800fe04:	46bd      	mov	sp, r7
 800fe06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0a:	4770      	bx	lr

0800fe0c <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b082      	sub	sp, #8
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 800fe14:	200a      	movs	r0, #10
 800fe16:	f7fc fe9e 	bl	800cb56 <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 800fe1a:	e002      	b.n	800fe22 <ImuTask_Entry+0x16>
    {
        osDelay(100);
 800fe1c:	2064      	movs	r0, #100	@ 0x64
 800fe1e:	f7fc fe9a 	bl	800cb56 <osDelay>
    while(BMI088_init())
 800fe22:	f7f0 ff6b 	bl	8000cfc <BMI088_init>
 800fe26:	4603      	mov	r3, r0
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d1f7      	bne.n	800fe1c <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 800fe2c:	4848      	ldr	r0, [pc, #288]	@ (800ff50 <ImuTask_Entry+0x144>)
 800fe2e:	f7ff fcd5 	bl	800f7dc <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 800fe32:	4b48      	ldr	r3, [pc, #288]	@ (800ff54 <ImuTask_Entry+0x148>)
 800fe34:	f04f 0200 	mov.w	r2, #0
 800fe38:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 800fe3a:	4b46      	ldr	r3, [pc, #280]	@ (800ff54 <ImuTask_Entry+0x148>)
 800fe3c:	f04f 0200 	mov.w	r2, #0
 800fe40:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 800fe42:	4b44      	ldr	r3, [pc, #272]	@ (800ff54 <ImuTask_Entry+0x148>)
 800fe44:	f04f 0200 	mov.w	r2, #0
 800fe48:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 800fe4a:	4b43      	ldr	r3, [pc, #268]	@ (800ff58 <ImuTask_Entry+0x14c>)
 800fe4c:	f04f 0200 	mov.w	r2, #0
 800fe50:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 800fe52:	4b41      	ldr	r3, [pc, #260]	@ (800ff58 <ImuTask_Entry+0x14c>)
 800fe54:	f04f 0200 	mov.w	r2, #0
 800fe58:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 800fe5a:	4b3f      	ldr	r3, [pc, #252]	@ (800ff58 <ImuTask_Entry+0x14c>)
 800fe5c:	4a3f      	ldr	r2, [pc, #252]	@ (800ff5c <ImuTask_Entry+0x150>)
 800fe5e:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 800fe60:	4a3f      	ldr	r2, [pc, #252]	@ (800ff60 <ImuTask_Entry+0x154>)
 800fe62:	4940      	ldr	r1, [pc, #256]	@ (800ff64 <ImuTask_Entry+0x158>)
 800fe64:	4840      	ldr	r0, [pc, #256]	@ (800ff68 <ImuTask_Entry+0x15c>)
 800fe66:	f7f1 f8b5 	bl	8000fd4 <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 800fe6a:	4a3e      	ldr	r2, [pc, #248]	@ (800ff64 <ImuTask_Entry+0x158>)
 800fe6c:	493e      	ldr	r1, [pc, #248]	@ (800ff68 <ImuTask_Entry+0x15c>)
 800fe6e:	4838      	ldr	r0, [pc, #224]	@ (800ff50 <ImuTask_Entry+0x144>)
 800fe70:	f7ff fcd1 	bl	800f816 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 800fe74:	4a3d      	ldr	r2, [pc, #244]	@ (800ff6c <ImuTask_Entry+0x160>)
 800fe76:	4b3e      	ldr	r3, [pc, #248]	@ (800ff70 <ImuTask_Entry+0x164>)
 800fe78:	493e      	ldr	r1, [pc, #248]	@ (800ff74 <ImuTask_Entry+0x168>)
 800fe7a:	4835      	ldr	r0, [pc, #212]	@ (800ff50 <ImuTask_Entry+0x144>)
 800fe7c:	f7ff fcfa 	bl	800f874 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 800fe80:	4a3d      	ldr	r2, [pc, #244]	@ (800ff78 <ImuTask_Entry+0x16c>)
 800fe82:	4938      	ldr	r1, [pc, #224]	@ (800ff64 <ImuTask_Entry+0x158>)
 800fe84:	4832      	ldr	r0, [pc, #200]	@ (800ff50 <ImuTask_Entry+0x144>)
 800fe86:	f7ff fd9b 	bl	800f9c0 <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 800fe8a:	4932      	ldr	r1, [pc, #200]	@ (800ff54 <ImuTask_Entry+0x148>)
 800fe8c:	483a      	ldr	r0, [pc, #232]	@ (800ff78 <ImuTask_Entry+0x16c>)
 800fe8e:	f7ff febb 	bl	800fc08 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 800fe92:	4931      	ldr	r1, [pc, #196]	@ (800ff58 <ImuTask_Entry+0x14c>)
 800fe94:	482e      	ldr	r0, [pc, #184]	@ (800ff50 <ImuTask_Entry+0x144>)
 800fe96:	f7ff ff67 	bl	800fd68 <CalculateProjectedGravity>
        
        err_ll = err_l;
 800fe9a:	4b38      	ldr	r3, [pc, #224]	@ (800ff7c <ImuTask_Entry+0x170>)
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	4a38      	ldr	r2, [pc, #224]	@ (800ff80 <ImuTask_Entry+0x174>)
 800fea0:	6013      	str	r3, [r2, #0]
        err_l = err;
 800fea2:	4b38      	ldr	r3, [pc, #224]	@ (800ff84 <ImuTask_Entry+0x178>)
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	4a35      	ldr	r2, [pc, #212]	@ (800ff7c <ImuTask_Entry+0x170>)
 800fea8:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 800feaa:	4b2d      	ldr	r3, [pc, #180]	@ (800ff60 <ImuTask_Entry+0x154>)
 800feac:	edd3 7a00 	vldr	s15, [r3]
 800feb0:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800ff88 <ImuTask_Entry+0x17c>
 800feb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800feb8:	4b32      	ldr	r3, [pc, #200]	@ (800ff84 <ImuTask_Entry+0x178>)
 800feba:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 800febe:	4b31      	ldr	r3, [pc, #196]	@ (800ff84 <ImuTask_Entry+0x178>)
 800fec0:	edd3 7a00 	vldr	s15, [r3]
 800fec4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ff8c <ImuTask_Entry+0x180>
 800fec8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fecc:	4b2d      	ldr	r3, [pc, #180]	@ (800ff84 <ImuTask_Entry+0x178>)
 800fece:	edd3 6a00 	vldr	s13, [r3]
 800fed2:	4b2a      	ldr	r3, [pc, #168]	@ (800ff7c <ImuTask_Entry+0x170>)
 800fed4:	edd3 7a00 	vldr	s15, [r3]
 800fed8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800fedc:	4b28      	ldr	r3, [pc, #160]	@ (800ff80 <ImuTask_Entry+0x174>)
 800fede:	edd3 7a00 	vldr	s15, [r3]
 800fee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fee6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ff90 <ImuTask_Entry+0x184>
 800feea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800feee:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fef2:	4b24      	ldr	r3, [pc, #144]	@ (800ff84 <ImuTask_Entry+0x178>)
 800fef4:	edd3 6a00 	vldr	s13, [r3]
 800fef8:	4b20      	ldr	r3, [pc, #128]	@ (800ff7c <ImuTask_Entry+0x170>)
 800fefa:	edd3 7a00 	vldr	s15, [r3]
 800fefe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ff02:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800ff06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ff0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ff0e:	4b21      	ldr	r3, [pc, #132]	@ (800ff94 <ImuTask_Entry+0x188>)
 800ff10:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 800ff14:	4b1f      	ldr	r3, [pc, #124]	@ (800ff94 <ImuTask_Entry+0x188>)
 800ff16:	edd3 7a00 	vldr	s15, [r3]
 800ff1a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800ff98 <ImuTask_Entry+0x18c>
 800ff1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ff22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff26:	dd02      	ble.n	800ff2e <ImuTask_Entry+0x122>
 800ff28:	4b1a      	ldr	r3, [pc, #104]	@ (800ff94 <ImuTask_Entry+0x188>)
 800ff2a:	4a1c      	ldr	r2, [pc, #112]	@ (800ff9c <ImuTask_Entry+0x190>)
 800ff2c:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 800ff2e:	4b19      	ldr	r3, [pc, #100]	@ (800ff94 <ImuTask_Entry+0x188>)
 800ff30:	edd3 7a00 	vldr	s15, [r3]
 800ff34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ff38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff3c:	d503      	bpl.n	800ff46 <ImuTask_Entry+0x13a>
 800ff3e:	4b15      	ldr	r3, [pc, #84]	@ (800ff94 <ImuTask_Entry+0x188>)
 800ff40:	f04f 0200 	mov.w	r2, #0
 800ff44:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 800ff46:	2001      	movs	r0, #1
 800ff48:	f7fc fe05 	bl	800cb56 <osDelay>
        BMI088_read(gyro, acc, &temp);
 800ff4c:	e788      	b.n	800fe60 <ImuTask_Entry+0x54>
 800ff4e:	bf00      	nop
 800ff50:	240052e0 	.word	0x240052e0
 800ff54:	240052fc 	.word	0x240052fc
 800ff58:	24005308 	.word	0x24005308
 800ff5c:	bf800000 	.word	0xbf800000
 800ff60:	240052dc 	.word	0x240052dc
 800ff64:	240052d0 	.word	0x240052d0
 800ff68:	240052c4 	.word	0x240052c4
 800ff6c:	240052f4 	.word	0x240052f4
 800ff70:	240052f8 	.word	0x240052f8
 800ff74:	240052f0 	.word	0x240052f0
 800ff78:	24005324 	.word	0x24005324
 800ff7c:	2400531c 	.word	0x2400531c
 800ff80:	24005320 	.word	0x24005320
 800ff84:	24005318 	.word	0x24005318
 800ff88:	42200000 	.word	0x42200000
 800ff8c:	42c80000 	.word	0x42c80000
 800ff90:	42480000 	.word	0x42480000
 800ff94:	24005314 	.word	0x24005314
 800ff98:	43fa0000 	.word	0x43fa0000
 800ff9c:	43fa0000 	.word	0x43fa0000

0800ffa0 <MCU_TO_PC_DATA_ASSIGN>:

// Use MCU_MSG_SIZE for buffer sizes
uint8_t tx_buffer[MCU_MSG_SIZE];
uint8_t rx_buffer[MCU_MSG_SIZE];

void MCU_TO_PC_DATA_ASSIGN(){
 800ffa0:	b480      	push	{r7}
 800ffa2:	af00      	add	r7, sp, #0
	pc_mcu_tx_data[0] = 1.2f;
 800ffa4:	4b22      	ldr	r3, [pc, #136]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffa6:	4a23      	ldr	r2, [pc, #140]	@ (8010034 <MCU_TO_PC_DATA_ASSIGN+0x94>)
 800ffa8:	601a      	str	r2, [r3, #0]
	pc_mcu_tx_data[1] += 1.2f;
 800ffaa:	4b21      	ldr	r3, [pc, #132]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffac:	edd3 7a01 	vldr	s15, [r3, #4]
 800ffb0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8010038 <MCU_TO_PC_DATA_ASSIGN+0x98>
 800ffb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ffb8:	4b1d      	ldr	r3, [pc, #116]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffba:	edc3 7a01 	vstr	s15, [r3, #4]
	pc_mcu_tx_data[2] = 2.2f;
 800ffbe:	4b1c      	ldr	r3, [pc, #112]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffc0:	4a1e      	ldr	r2, [pc, #120]	@ (801003c <MCU_TO_PC_DATA_ASSIGN+0x9c>)
 800ffc2:	609a      	str	r2, [r3, #8]
	pc_mcu_tx_data[3] += 2.2f;
 800ffc4:	4b1a      	ldr	r3, [pc, #104]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffc6:	edd3 7a03 	vldr	s15, [r3, #12]
 800ffca:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8010040 <MCU_TO_PC_DATA_ASSIGN+0xa0>
 800ffce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ffd2:	4b17      	ldr	r3, [pc, #92]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffd4:	edc3 7a03 	vstr	s15, [r3, #12]
	pc_mcu_tx_data[4] = 3.2f;
 800ffd8:	4b15      	ldr	r3, [pc, #84]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffda:	4a1a      	ldr	r2, [pc, #104]	@ (8010044 <MCU_TO_PC_DATA_ASSIGN+0xa4>)
 800ffdc:	611a      	str	r2, [r3, #16]
	pc_mcu_tx_data[5] += 4.2f;
 800ffde:	4b14      	ldr	r3, [pc, #80]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffe0:	edd3 7a05 	vldr	s15, [r3, #20]
 800ffe4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010048 <MCU_TO_PC_DATA_ASSIGN+0xa8>
 800ffe8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ffec:	4b10      	ldr	r3, [pc, #64]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800ffee:	edc3 7a05 	vstr	s15, [r3, #20]
	pc_mcu_tx_data[6] = 5.2f;
 800fff2:	4b0f      	ldr	r3, [pc, #60]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800fff4:	4a15      	ldr	r2, [pc, #84]	@ (801004c <MCU_TO_PC_DATA_ASSIGN+0xac>)
 800fff6:	619a      	str	r2, [r3, #24]
	pc_mcu_tx_data[7] += 5.2f;
 800fff8:	4b0d      	ldr	r3, [pc, #52]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 800fffa:	edd3 7a07 	vldr	s15, [r3, #28]
 800fffe:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8010050 <MCU_TO_PC_DATA_ASSIGN+0xb0>
 8010002:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010006:	4b0a      	ldr	r3, [pc, #40]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010008:	edc3 7a07 	vstr	s15, [r3, #28]
	pc_mcu_tx_data[8] = 6.2f;
 801000c:	4b08      	ldr	r3, [pc, #32]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 801000e:	4a11      	ldr	r2, [pc, #68]	@ (8010054 <MCU_TO_PC_DATA_ASSIGN+0xb4>)
 8010010:	621a      	str	r2, [r3, #32]
	pc_mcu_tx_data[9] += 6.2f;
 8010012:	4b07      	ldr	r3, [pc, #28]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010014:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8010018:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8010058 <MCU_TO_PC_DATA_ASSIGN+0xb8>
 801001c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010020:	4b03      	ldr	r3, [pc, #12]	@ (8010030 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010022:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
}
 8010026:	bf00      	nop
 8010028:	46bd      	mov	sp, r7
 801002a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002e:	4770      	bx	lr
 8010030:	2400533c 	.word	0x2400533c
 8010034:	3f99999a 	.word	0x3f99999a
 8010038:	3f99999a 	.word	0x3f99999a
 801003c:	400ccccd 	.word	0x400ccccd
 8010040:	400ccccd 	.word	0x400ccccd
 8010044:	404ccccd 	.word	0x404ccccd
 8010048:	40866666 	.word	0x40866666
 801004c:	40a66666 	.word	0x40a66666
 8010050:	40a66666 	.word	0x40a66666
 8010054:	40c66666 	.word	0x40c66666
 8010058:	40c66666 	.word	0x40c66666

0801005c <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 801005c:	b480      	push	{r7}
 801005e:	b085      	sub	sp, #20
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
 8010064:	460b      	mov	r3, r1
 8010066:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8010068:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801006c:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 801006e:	2300      	movs	r3, #0
 8010070:	81bb      	strh	r3, [r7, #12]
 8010072:	e028      	b.n	80100c6 <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8010074:	89bb      	ldrh	r3, [r7, #12]
 8010076:	687a      	ldr	r2, [r7, #4]
 8010078:	4413      	add	r3, r2
 801007a:	781b      	ldrb	r3, [r3, #0]
 801007c:	b21b      	sxth	r3, r3
 801007e:	021b      	lsls	r3, r3, #8
 8010080:	b21a      	sxth	r2, r3
 8010082:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010086:	4053      	eors	r3, r2
 8010088:	b21b      	sxth	r3, r3
 801008a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 801008c:	2300      	movs	r3, #0
 801008e:	72fb      	strb	r3, [r7, #11]
 8010090:	e013      	b.n	80100ba <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 8010092:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010096:	2b00      	cmp	r3, #0
 8010098:	da09      	bge.n	80100ae <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 801009a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801009e:	005b      	lsls	r3, r3, #1
 80100a0:	b21a      	sxth	r2, r3
 80100a2:	f241 0321 	movw	r3, #4129	@ 0x1021
 80100a6:	4053      	eors	r3, r2
 80100a8:	b21b      	sxth	r3, r3
 80100aa:	81fb      	strh	r3, [r7, #14]
 80100ac:	e002      	b.n	80100b4 <crc16_ccitt+0x58>
            else
                crc <<= 1;
 80100ae:	89fb      	ldrh	r3, [r7, #14]
 80100b0:	005b      	lsls	r3, r3, #1
 80100b2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80100b4:	7afb      	ldrb	r3, [r7, #11]
 80100b6:	3301      	adds	r3, #1
 80100b8:	72fb      	strb	r3, [r7, #11]
 80100ba:	7afb      	ldrb	r3, [r7, #11]
 80100bc:	2b07      	cmp	r3, #7
 80100be:	d9e8      	bls.n	8010092 <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 80100c0:	89bb      	ldrh	r3, [r7, #12]
 80100c2:	3301      	adds	r3, #1
 80100c4:	81bb      	strh	r3, [r7, #12]
 80100c6:	89ba      	ldrh	r2, [r7, #12]
 80100c8:	887b      	ldrh	r3, [r7, #2]
 80100ca:	429a      	cmp	r2, r3
 80100cc:	d3d2      	bcc.n	8010074 <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 80100ce:	89fb      	ldrh	r3, [r7, #14]
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	3714      	adds	r7, #20
 80100d4:	46bd      	mov	sp, r7
 80100d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100da:	4770      	bx	lr

080100dc <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 80100dc:	b5b0      	push	{r4, r5, r7, lr}
 80100de:	b082      	sub	sp, #8
 80100e0:	af00      	add	r7, sp, #0
    // Start first receive
    HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 80100e2:	2220      	movs	r2, #32
 80100e4:	4916      	ldr	r1, [pc, #88]	@ (8010140 <PC_MCU_UART_TASK+0x64>)
 80100e6:	4817      	ldr	r0, [pc, #92]	@ (8010144 <PC_MCU_UART_TASK+0x68>)
 80100e8:	f7f9 feea 	bl	8009ec0 <HAL_UART_Receive_IT>

    for (;;) {
        // Pack floats into tx_buffer
        MCU_TO_PC_DATA_ASSIGN();
 80100ec:	f7ff ff58 	bl	800ffa0 <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, NUM_FLOATS * 4);
 80100f0:	4a15      	ldr	r2, [pc, #84]	@ (8010148 <PC_MCU_UART_TASK+0x6c>)
 80100f2:	4b16      	ldr	r3, [pc, #88]	@ (801014c <PC_MCU_UART_TASK+0x70>)
 80100f4:	4614      	mov	r4, r2
 80100f6:	461d      	mov	r5, r3
 80100f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80100fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80100fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8010100:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        uint16_t crc = crc16_ccitt(tx_buffer, NUM_FLOATS * 4);
 8010104:	2120      	movs	r1, #32
 8010106:	4810      	ldr	r0, [pc, #64]	@ (8010148 <PC_MCU_UART_TASK+0x6c>)
 8010108:	f7ff ffa8 	bl	801005c <crc16_ccitt>
 801010c:	4603      	mov	r3, r0
 801010e:	80fb      	strh	r3, [r7, #6]
        tx_buffer[NUM_FLOATS * 4] = crc & 0xFF;
 8010110:	88fb      	ldrh	r3, [r7, #6]
 8010112:	b2da      	uxtb	r2, r3
 8010114:	4b0c      	ldr	r3, [pc, #48]	@ (8010148 <PC_MCU_UART_TASK+0x6c>)
 8010116:	f883 2020 	strb.w	r2, [r3, #32]
        tx_buffer[NUM_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 801011a:	88fb      	ldrh	r3, [r7, #6]
 801011c:	0a1b      	lsrs	r3, r3, #8
 801011e:	b29b      	uxth	r3, r3
 8010120:	b2da      	uxtb	r2, r3
 8010122:	4b09      	ldr	r3, [pc, #36]	@ (8010148 <PC_MCU_UART_TASK+0x6c>)
 8010124:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Send message
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_MSG_SIZE);
 8010128:	2220      	movs	r2, #32
 801012a:	4907      	ldr	r1, [pc, #28]	@ (8010148 <PC_MCU_UART_TASK+0x6c>)
 801012c:	4805      	ldr	r0, [pc, #20]	@ (8010144 <PC_MCU_UART_TASK+0x68>)
 801012e:	f7f9 fe33 	bl	8009d98 <HAL_UART_Transmit_IT>

        osDelay(1000); // Send every 1 second
 8010132:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8010136:	f7fc fd0e 	bl	800cb56 <osDelay>
    for (;;) {
 801013a:	bf00      	nop
 801013c:	e7d6      	b.n	80100ec <PC_MCU_UART_TASK+0x10>
 801013e:	bf00      	nop
 8010140:	240053bc 	.word	0x240053bc
 8010144:	24001360 	.word	0x24001360
 8010148:	2400539c 	.word	0x2400539c
 801014c:	2400533c 	.word	0x2400533c

08010150 <memset>:
 8010150:	4402      	add	r2, r0
 8010152:	4603      	mov	r3, r0
 8010154:	4293      	cmp	r3, r2
 8010156:	d100      	bne.n	801015a <memset+0xa>
 8010158:	4770      	bx	lr
 801015a:	f803 1b01 	strb.w	r1, [r3], #1
 801015e:	e7f9      	b.n	8010154 <memset+0x4>

08010160 <_reclaim_reent>:
 8010160:	4b2d      	ldr	r3, [pc, #180]	@ (8010218 <_reclaim_reent+0xb8>)
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	4283      	cmp	r3, r0
 8010166:	b570      	push	{r4, r5, r6, lr}
 8010168:	4604      	mov	r4, r0
 801016a:	d053      	beq.n	8010214 <_reclaim_reent+0xb4>
 801016c:	69c3      	ldr	r3, [r0, #28]
 801016e:	b31b      	cbz	r3, 80101b8 <_reclaim_reent+0x58>
 8010170:	68db      	ldr	r3, [r3, #12]
 8010172:	b163      	cbz	r3, 801018e <_reclaim_reent+0x2e>
 8010174:	2500      	movs	r5, #0
 8010176:	69e3      	ldr	r3, [r4, #28]
 8010178:	68db      	ldr	r3, [r3, #12]
 801017a:	5959      	ldr	r1, [r3, r5]
 801017c:	b9b1      	cbnz	r1, 80101ac <_reclaim_reent+0x4c>
 801017e:	3504      	adds	r5, #4
 8010180:	2d80      	cmp	r5, #128	@ 0x80
 8010182:	d1f8      	bne.n	8010176 <_reclaim_reent+0x16>
 8010184:	69e3      	ldr	r3, [r4, #28]
 8010186:	4620      	mov	r0, r4
 8010188:	68d9      	ldr	r1, [r3, #12]
 801018a:	f000 f881 	bl	8010290 <_free_r>
 801018e:	69e3      	ldr	r3, [r4, #28]
 8010190:	6819      	ldr	r1, [r3, #0]
 8010192:	b111      	cbz	r1, 801019a <_reclaim_reent+0x3a>
 8010194:	4620      	mov	r0, r4
 8010196:	f000 f87b 	bl	8010290 <_free_r>
 801019a:	69e3      	ldr	r3, [r4, #28]
 801019c:	689d      	ldr	r5, [r3, #8]
 801019e:	b15d      	cbz	r5, 80101b8 <_reclaim_reent+0x58>
 80101a0:	4629      	mov	r1, r5
 80101a2:	4620      	mov	r0, r4
 80101a4:	682d      	ldr	r5, [r5, #0]
 80101a6:	f000 f873 	bl	8010290 <_free_r>
 80101aa:	e7f8      	b.n	801019e <_reclaim_reent+0x3e>
 80101ac:	680e      	ldr	r6, [r1, #0]
 80101ae:	4620      	mov	r0, r4
 80101b0:	f000 f86e 	bl	8010290 <_free_r>
 80101b4:	4631      	mov	r1, r6
 80101b6:	e7e1      	b.n	801017c <_reclaim_reent+0x1c>
 80101b8:	6961      	ldr	r1, [r4, #20]
 80101ba:	b111      	cbz	r1, 80101c2 <_reclaim_reent+0x62>
 80101bc:	4620      	mov	r0, r4
 80101be:	f000 f867 	bl	8010290 <_free_r>
 80101c2:	69e1      	ldr	r1, [r4, #28]
 80101c4:	b111      	cbz	r1, 80101cc <_reclaim_reent+0x6c>
 80101c6:	4620      	mov	r0, r4
 80101c8:	f000 f862 	bl	8010290 <_free_r>
 80101cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80101ce:	b111      	cbz	r1, 80101d6 <_reclaim_reent+0x76>
 80101d0:	4620      	mov	r0, r4
 80101d2:	f000 f85d 	bl	8010290 <_free_r>
 80101d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80101d8:	b111      	cbz	r1, 80101e0 <_reclaim_reent+0x80>
 80101da:	4620      	mov	r0, r4
 80101dc:	f000 f858 	bl	8010290 <_free_r>
 80101e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80101e2:	b111      	cbz	r1, 80101ea <_reclaim_reent+0x8a>
 80101e4:	4620      	mov	r0, r4
 80101e6:	f000 f853 	bl	8010290 <_free_r>
 80101ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80101ec:	b111      	cbz	r1, 80101f4 <_reclaim_reent+0x94>
 80101ee:	4620      	mov	r0, r4
 80101f0:	f000 f84e 	bl	8010290 <_free_r>
 80101f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80101f6:	b111      	cbz	r1, 80101fe <_reclaim_reent+0x9e>
 80101f8:	4620      	mov	r0, r4
 80101fa:	f000 f849 	bl	8010290 <_free_r>
 80101fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010200:	b111      	cbz	r1, 8010208 <_reclaim_reent+0xa8>
 8010202:	4620      	mov	r0, r4
 8010204:	f000 f844 	bl	8010290 <_free_r>
 8010208:	6a23      	ldr	r3, [r4, #32]
 801020a:	b11b      	cbz	r3, 8010214 <_reclaim_reent+0xb4>
 801020c:	4620      	mov	r0, r4
 801020e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010212:	4718      	bx	r3
 8010214:	bd70      	pop	{r4, r5, r6, pc}
 8010216:	bf00      	nop
 8010218:	24000050 	.word	0x24000050

0801021c <__errno>:
 801021c:	4b01      	ldr	r3, [pc, #4]	@ (8010224 <__errno+0x8>)
 801021e:	6818      	ldr	r0, [r3, #0]
 8010220:	4770      	bx	lr
 8010222:	bf00      	nop
 8010224:	24000050 	.word	0x24000050

08010228 <__libc_init_array>:
 8010228:	b570      	push	{r4, r5, r6, lr}
 801022a:	4d0d      	ldr	r5, [pc, #52]	@ (8010260 <__libc_init_array+0x38>)
 801022c:	4c0d      	ldr	r4, [pc, #52]	@ (8010264 <__libc_init_array+0x3c>)
 801022e:	1b64      	subs	r4, r4, r5
 8010230:	10a4      	asrs	r4, r4, #2
 8010232:	2600      	movs	r6, #0
 8010234:	42a6      	cmp	r6, r4
 8010236:	d109      	bne.n	801024c <__libc_init_array+0x24>
 8010238:	4d0b      	ldr	r5, [pc, #44]	@ (8010268 <__libc_init_array+0x40>)
 801023a:	4c0c      	ldr	r4, [pc, #48]	@ (801026c <__libc_init_array+0x44>)
 801023c:	f000 fb14 	bl	8010868 <_init>
 8010240:	1b64      	subs	r4, r4, r5
 8010242:	10a4      	asrs	r4, r4, #2
 8010244:	2600      	movs	r6, #0
 8010246:	42a6      	cmp	r6, r4
 8010248:	d105      	bne.n	8010256 <__libc_init_array+0x2e>
 801024a:	bd70      	pop	{r4, r5, r6, pc}
 801024c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010250:	4798      	blx	r3
 8010252:	3601      	adds	r6, #1
 8010254:	e7ee      	b.n	8010234 <__libc_init_array+0xc>
 8010256:	f855 3b04 	ldr.w	r3, [r5], #4
 801025a:	4798      	blx	r3
 801025c:	3601      	adds	r6, #1
 801025e:	e7f2      	b.n	8010246 <__libc_init_array+0x1e>
 8010260:	08010a24 	.word	0x08010a24
 8010264:	08010a24 	.word	0x08010a24
 8010268:	08010a24 	.word	0x08010a24
 801026c:	08010a28 	.word	0x08010a28

08010270 <__retarget_lock_acquire_recursive>:
 8010270:	4770      	bx	lr

08010272 <__retarget_lock_release_recursive>:
 8010272:	4770      	bx	lr

08010274 <memcpy>:
 8010274:	440a      	add	r2, r1
 8010276:	4291      	cmp	r1, r2
 8010278:	f100 33ff 	add.w	r3, r0, #4294967295
 801027c:	d100      	bne.n	8010280 <memcpy+0xc>
 801027e:	4770      	bx	lr
 8010280:	b510      	push	{r4, lr}
 8010282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010286:	f803 4f01 	strb.w	r4, [r3, #1]!
 801028a:	4291      	cmp	r1, r2
 801028c:	d1f9      	bne.n	8010282 <memcpy+0xe>
 801028e:	bd10      	pop	{r4, pc}

08010290 <_free_r>:
 8010290:	b538      	push	{r3, r4, r5, lr}
 8010292:	4605      	mov	r5, r0
 8010294:	2900      	cmp	r1, #0
 8010296:	d041      	beq.n	801031c <_free_r+0x8c>
 8010298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801029c:	1f0c      	subs	r4, r1, #4
 801029e:	2b00      	cmp	r3, #0
 80102a0:	bfb8      	it	lt
 80102a2:	18e4      	addlt	r4, r4, r3
 80102a4:	f000 f83e 	bl	8010324 <__malloc_lock>
 80102a8:	4a1d      	ldr	r2, [pc, #116]	@ (8010320 <_free_r+0x90>)
 80102aa:	6813      	ldr	r3, [r2, #0]
 80102ac:	b933      	cbnz	r3, 80102bc <_free_r+0x2c>
 80102ae:	6063      	str	r3, [r4, #4]
 80102b0:	6014      	str	r4, [r2, #0]
 80102b2:	4628      	mov	r0, r5
 80102b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102b8:	f000 b83a 	b.w	8010330 <__malloc_unlock>
 80102bc:	42a3      	cmp	r3, r4
 80102be:	d908      	bls.n	80102d2 <_free_r+0x42>
 80102c0:	6820      	ldr	r0, [r4, #0]
 80102c2:	1821      	adds	r1, r4, r0
 80102c4:	428b      	cmp	r3, r1
 80102c6:	bf01      	itttt	eq
 80102c8:	6819      	ldreq	r1, [r3, #0]
 80102ca:	685b      	ldreq	r3, [r3, #4]
 80102cc:	1809      	addeq	r1, r1, r0
 80102ce:	6021      	streq	r1, [r4, #0]
 80102d0:	e7ed      	b.n	80102ae <_free_r+0x1e>
 80102d2:	461a      	mov	r2, r3
 80102d4:	685b      	ldr	r3, [r3, #4]
 80102d6:	b10b      	cbz	r3, 80102dc <_free_r+0x4c>
 80102d8:	42a3      	cmp	r3, r4
 80102da:	d9fa      	bls.n	80102d2 <_free_r+0x42>
 80102dc:	6811      	ldr	r1, [r2, #0]
 80102de:	1850      	adds	r0, r2, r1
 80102e0:	42a0      	cmp	r0, r4
 80102e2:	d10b      	bne.n	80102fc <_free_r+0x6c>
 80102e4:	6820      	ldr	r0, [r4, #0]
 80102e6:	4401      	add	r1, r0
 80102e8:	1850      	adds	r0, r2, r1
 80102ea:	4283      	cmp	r3, r0
 80102ec:	6011      	str	r1, [r2, #0]
 80102ee:	d1e0      	bne.n	80102b2 <_free_r+0x22>
 80102f0:	6818      	ldr	r0, [r3, #0]
 80102f2:	685b      	ldr	r3, [r3, #4]
 80102f4:	6053      	str	r3, [r2, #4]
 80102f6:	4408      	add	r0, r1
 80102f8:	6010      	str	r0, [r2, #0]
 80102fa:	e7da      	b.n	80102b2 <_free_r+0x22>
 80102fc:	d902      	bls.n	8010304 <_free_r+0x74>
 80102fe:	230c      	movs	r3, #12
 8010300:	602b      	str	r3, [r5, #0]
 8010302:	e7d6      	b.n	80102b2 <_free_r+0x22>
 8010304:	6820      	ldr	r0, [r4, #0]
 8010306:	1821      	adds	r1, r4, r0
 8010308:	428b      	cmp	r3, r1
 801030a:	bf04      	itt	eq
 801030c:	6819      	ldreq	r1, [r3, #0]
 801030e:	685b      	ldreq	r3, [r3, #4]
 8010310:	6063      	str	r3, [r4, #4]
 8010312:	bf04      	itt	eq
 8010314:	1809      	addeq	r1, r1, r0
 8010316:	6021      	streq	r1, [r4, #0]
 8010318:	6054      	str	r4, [r2, #4]
 801031a:	e7ca      	b.n	80102b2 <_free_r+0x22>
 801031c:	bd38      	pop	{r3, r4, r5, pc}
 801031e:	bf00      	nop
 8010320:	24005518 	.word	0x24005518

08010324 <__malloc_lock>:
 8010324:	4801      	ldr	r0, [pc, #4]	@ (801032c <__malloc_lock+0x8>)
 8010326:	f7ff bfa3 	b.w	8010270 <__retarget_lock_acquire_recursive>
 801032a:	bf00      	nop
 801032c:	24005514 	.word	0x24005514

08010330 <__malloc_unlock>:
 8010330:	4801      	ldr	r0, [pc, #4]	@ (8010338 <__malloc_unlock+0x8>)
 8010332:	f7ff bf9e 	b.w	8010272 <__retarget_lock_release_recursive>
 8010336:	bf00      	nop
 8010338:	24005514 	.word	0x24005514

0801033c <asinf>:
 801033c:	b508      	push	{r3, lr}
 801033e:	ed2d 8b02 	vpush	{d8}
 8010342:	eeb0 8a40 	vmov.f32	s16, s0
 8010346:	f000 f835 	bl	80103b4 <__ieee754_asinf>
 801034a:	eeb4 8a48 	vcmp.f32	s16, s16
 801034e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010352:	eef0 8a40 	vmov.f32	s17, s0
 8010356:	d615      	bvs.n	8010384 <asinf+0x48>
 8010358:	eeb0 0a48 	vmov.f32	s0, s16
 801035c:	f000 f81c 	bl	8010398 <fabsf>
 8010360:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010364:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801036c:	dd0a      	ble.n	8010384 <asinf+0x48>
 801036e:	f7ff ff55 	bl	801021c <__errno>
 8010372:	ecbd 8b02 	vpop	{d8}
 8010376:	2321      	movs	r3, #33	@ 0x21
 8010378:	6003      	str	r3, [r0, #0]
 801037a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801037e:	4804      	ldr	r0, [pc, #16]	@ (8010390 <asinf+0x54>)
 8010380:	f000 b812 	b.w	80103a8 <nanf>
 8010384:	eeb0 0a68 	vmov.f32	s0, s17
 8010388:	ecbd 8b02 	vpop	{d8}
 801038c:	bd08      	pop	{r3, pc}
 801038e:	bf00      	nop
 8010390:	080109e0 	.word	0x080109e0

08010394 <atan2f>:
 8010394:	f000 b8f2 	b.w	801057c <__ieee754_atan2f>

08010398 <fabsf>:
 8010398:	ee10 3a10 	vmov	r3, s0
 801039c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80103a0:	ee00 3a10 	vmov	s0, r3
 80103a4:	4770      	bx	lr
	...

080103a8 <nanf>:
 80103a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80103b0 <nanf+0x8>
 80103ac:	4770      	bx	lr
 80103ae:	bf00      	nop
 80103b0:	7fc00000 	.word	0x7fc00000

080103b4 <__ieee754_asinf>:
 80103b4:	b538      	push	{r3, r4, r5, lr}
 80103b6:	ee10 5a10 	vmov	r5, s0
 80103ba:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80103be:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80103c2:	ed2d 8b04 	vpush	{d8-d9}
 80103c6:	d10c      	bne.n	80103e2 <__ieee754_asinf+0x2e>
 80103c8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801053c <__ieee754_asinf+0x188>
 80103cc:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8010540 <__ieee754_asinf+0x18c>
 80103d0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80103d4:	eee0 7a07 	vfma.f32	s15, s0, s14
 80103d8:	eeb0 0a67 	vmov.f32	s0, s15
 80103dc:	ecbd 8b04 	vpop	{d8-d9}
 80103e0:	bd38      	pop	{r3, r4, r5, pc}
 80103e2:	d904      	bls.n	80103ee <__ieee754_asinf+0x3a>
 80103e4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80103e8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80103ec:	e7f6      	b.n	80103dc <__ieee754_asinf+0x28>
 80103ee:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80103f2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80103f6:	d20b      	bcs.n	8010410 <__ieee754_asinf+0x5c>
 80103f8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80103fc:	d252      	bcs.n	80104a4 <__ieee754_asinf+0xf0>
 80103fe:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8010544 <__ieee754_asinf+0x190>
 8010402:	ee70 7a27 	vadd.f32	s15, s0, s15
 8010406:	eef4 7ae8 	vcmpe.f32	s15, s17
 801040a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040e:	dce5      	bgt.n	80103dc <__ieee754_asinf+0x28>
 8010410:	f7ff ffc2 	bl	8010398 <fabsf>
 8010414:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8010418:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801041c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010420:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010548 <__ieee754_asinf+0x194>
 8010424:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801054c <__ieee754_asinf+0x198>
 8010428:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8010550 <__ieee754_asinf+0x19c>
 801042c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8010430:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8010554 <__ieee754_asinf+0x1a0>
 8010434:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010438:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8010558 <__ieee754_asinf+0x1a4>
 801043c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010440:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801055c <__ieee754_asinf+0x1a8>
 8010444:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010448:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8010560 <__ieee754_asinf+0x1ac>
 801044c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8010450:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8010564 <__ieee754_asinf+0x1b0>
 8010454:	eee8 7a07 	vfma.f32	s15, s16, s14
 8010458:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8010568 <__ieee754_asinf+0x1b4>
 801045c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010460:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801056c <__ieee754_asinf+0x1b8>
 8010464:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010468:	eeb0 0a48 	vmov.f32	s0, s16
 801046c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8010470:	f000 f9f6 	bl	8010860 <__ieee754_sqrtf>
 8010474:	4b3e      	ldr	r3, [pc, #248]	@ (8010570 <__ieee754_asinf+0x1bc>)
 8010476:	ee29 9a08 	vmul.f32	s18, s18, s16
 801047a:	429c      	cmp	r4, r3
 801047c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8010480:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010484:	d93d      	bls.n	8010502 <__ieee754_asinf+0x14e>
 8010486:	eea0 0a06 	vfma.f32	s0, s0, s12
 801048a:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8010574 <__ieee754_asinf+0x1c0>
 801048e:	eee0 7a26 	vfma.f32	s15, s0, s13
 8010492:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8010540 <__ieee754_asinf+0x18c>
 8010496:	ee30 0a67 	vsub.f32	s0, s0, s15
 801049a:	2d00      	cmp	r5, #0
 801049c:	bfd8      	it	le
 801049e:	eeb1 0a40 	vnegle.f32	s0, s0
 80104a2:	e79b      	b.n	80103dc <__ieee754_asinf+0x28>
 80104a4:	ee60 7a00 	vmul.f32	s15, s0, s0
 80104a8:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801054c <__ieee754_asinf+0x198>
 80104ac:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8010548 <__ieee754_asinf+0x194>
 80104b0:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8010560 <__ieee754_asinf+0x1ac>
 80104b4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80104b8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8010554 <__ieee754_asinf+0x1a0>
 80104bc:	eee7 6a27 	vfma.f32	s13, s14, s15
 80104c0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8010558 <__ieee754_asinf+0x1a4>
 80104c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80104c8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801055c <__ieee754_asinf+0x1a8>
 80104cc:	eee7 6a27 	vfma.f32	s13, s14, s15
 80104d0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8010550 <__ieee754_asinf+0x19c>
 80104d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80104d8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8010564 <__ieee754_asinf+0x1b0>
 80104dc:	eee7 6a86 	vfma.f32	s13, s15, s12
 80104e0:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8010568 <__ieee754_asinf+0x1b4>
 80104e4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80104e8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801056c <__ieee754_asinf+0x1b8>
 80104ec:	eee6 6a27 	vfma.f32	s13, s12, s15
 80104f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80104f4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80104f8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80104fc:	eea0 0a27 	vfma.f32	s0, s0, s15
 8010500:	e76c      	b.n	80103dc <__ieee754_asinf+0x28>
 8010502:	ee10 3a10 	vmov	r3, s0
 8010506:	f36f 030b 	bfc	r3, #0, #12
 801050a:	ee07 3a10 	vmov	s14, r3
 801050e:	eea7 8a47 	vfms.f32	s16, s14, s14
 8010512:	ee70 5a00 	vadd.f32	s11, s0, s0
 8010516:	ee30 0a07 	vadd.f32	s0, s0, s14
 801051a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801053c <__ieee754_asinf+0x188>
 801051e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8010522:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8010578 <__ieee754_asinf+0x1c4>
 8010526:	eee5 7a66 	vfms.f32	s15, s10, s13
 801052a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801052e:	eeb0 6a40 	vmov.f32	s12, s0
 8010532:	eea7 6a66 	vfms.f32	s12, s14, s13
 8010536:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801053a:	e7ac      	b.n	8010496 <__ieee754_asinf+0xe2>
 801053c:	b33bbd2e 	.word	0xb33bbd2e
 8010540:	3fc90fdb 	.word	0x3fc90fdb
 8010544:	7149f2ca 	.word	0x7149f2ca
 8010548:	3a4f7f04 	.word	0x3a4f7f04
 801054c:	3811ef08 	.word	0x3811ef08
 8010550:	3e2aaaab 	.word	0x3e2aaaab
 8010554:	bd241146 	.word	0xbd241146
 8010558:	3e4e0aa8 	.word	0x3e4e0aa8
 801055c:	bea6b090 	.word	0xbea6b090
 8010560:	3d9dc62e 	.word	0x3d9dc62e
 8010564:	bf303361 	.word	0xbf303361
 8010568:	4001572d 	.word	0x4001572d
 801056c:	c019d139 	.word	0xc019d139
 8010570:	3f799999 	.word	0x3f799999
 8010574:	333bbd2e 	.word	0x333bbd2e
 8010578:	3f490fdb 	.word	0x3f490fdb

0801057c <__ieee754_atan2f>:
 801057c:	ee10 2a90 	vmov	r2, s1
 8010580:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010584:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010588:	b510      	push	{r4, lr}
 801058a:	eef0 7a40 	vmov.f32	s15, s0
 801058e:	d806      	bhi.n	801059e <__ieee754_atan2f+0x22>
 8010590:	ee10 0a10 	vmov	r0, s0
 8010594:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010598:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801059c:	d904      	bls.n	80105a8 <__ieee754_atan2f+0x2c>
 801059e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80105a2:	eeb0 0a67 	vmov.f32	s0, s15
 80105a6:	bd10      	pop	{r4, pc}
 80105a8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80105ac:	d103      	bne.n	80105b6 <__ieee754_atan2f+0x3a>
 80105ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105b2:	f000 b881 	b.w	80106b8 <atanf>
 80105b6:	1794      	asrs	r4, r2, #30
 80105b8:	f004 0402 	and.w	r4, r4, #2
 80105bc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80105c0:	b93b      	cbnz	r3, 80105d2 <__ieee754_atan2f+0x56>
 80105c2:	2c02      	cmp	r4, #2
 80105c4:	d05c      	beq.n	8010680 <__ieee754_atan2f+0x104>
 80105c6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8010694 <__ieee754_atan2f+0x118>
 80105ca:	2c03      	cmp	r4, #3
 80105cc:	fe47 7a00 	vseleq.f32	s15, s14, s0
 80105d0:	e7e7      	b.n	80105a2 <__ieee754_atan2f+0x26>
 80105d2:	b939      	cbnz	r1, 80105e4 <__ieee754_atan2f+0x68>
 80105d4:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8010698 <__ieee754_atan2f+0x11c>
 80105d8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801069c <__ieee754_atan2f+0x120>
 80105dc:	2800      	cmp	r0, #0
 80105de:	fe67 7a27 	vselge.f32	s15, s14, s15
 80105e2:	e7de      	b.n	80105a2 <__ieee754_atan2f+0x26>
 80105e4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80105e8:	d110      	bne.n	801060c <__ieee754_atan2f+0x90>
 80105ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80105ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80105f2:	d107      	bne.n	8010604 <__ieee754_atan2f+0x88>
 80105f4:	2c02      	cmp	r4, #2
 80105f6:	d846      	bhi.n	8010686 <__ieee754_atan2f+0x10a>
 80105f8:	4b29      	ldr	r3, [pc, #164]	@ (80106a0 <__ieee754_atan2f+0x124>)
 80105fa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80105fe:	edd3 7a00 	vldr	s15, [r3]
 8010602:	e7ce      	b.n	80105a2 <__ieee754_atan2f+0x26>
 8010604:	2c02      	cmp	r4, #2
 8010606:	d841      	bhi.n	801068c <__ieee754_atan2f+0x110>
 8010608:	4b26      	ldr	r3, [pc, #152]	@ (80106a4 <__ieee754_atan2f+0x128>)
 801060a:	e7f6      	b.n	80105fa <__ieee754_atan2f+0x7e>
 801060c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010610:	d0e0      	beq.n	80105d4 <__ieee754_atan2f+0x58>
 8010612:	1a5b      	subs	r3, r3, r1
 8010614:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8010618:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801061c:	da1a      	bge.n	8010654 <__ieee754_atan2f+0xd8>
 801061e:	2a00      	cmp	r2, #0
 8010620:	da01      	bge.n	8010626 <__ieee754_atan2f+0xaa>
 8010622:	313c      	adds	r1, #60	@ 0x3c
 8010624:	db19      	blt.n	801065a <__ieee754_atan2f+0xde>
 8010626:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801062a:	f7ff feb5 	bl	8010398 <fabsf>
 801062e:	f000 f843 	bl	80106b8 <atanf>
 8010632:	eef0 7a40 	vmov.f32	s15, s0
 8010636:	2c01      	cmp	r4, #1
 8010638:	d012      	beq.n	8010660 <__ieee754_atan2f+0xe4>
 801063a:	2c02      	cmp	r4, #2
 801063c:	d017      	beq.n	801066e <__ieee754_atan2f+0xf2>
 801063e:	2c00      	cmp	r4, #0
 8010640:	d0af      	beq.n	80105a2 <__ieee754_atan2f+0x26>
 8010642:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80106a8 <__ieee754_atan2f+0x12c>
 8010646:	ee77 7a87 	vadd.f32	s15, s15, s14
 801064a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80106ac <__ieee754_atan2f+0x130>
 801064e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010652:	e7a6      	b.n	80105a2 <__ieee754_atan2f+0x26>
 8010654:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801069c <__ieee754_atan2f+0x120>
 8010658:	e7ed      	b.n	8010636 <__ieee754_atan2f+0xba>
 801065a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80106b0 <__ieee754_atan2f+0x134>
 801065e:	e7ea      	b.n	8010636 <__ieee754_atan2f+0xba>
 8010660:	ee17 3a90 	vmov	r3, s15
 8010664:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010668:	ee07 3a90 	vmov	s15, r3
 801066c:	e799      	b.n	80105a2 <__ieee754_atan2f+0x26>
 801066e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80106a8 <__ieee754_atan2f+0x12c>
 8010672:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010676:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80106ac <__ieee754_atan2f+0x130>
 801067a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801067e:	e790      	b.n	80105a2 <__ieee754_atan2f+0x26>
 8010680:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80106ac <__ieee754_atan2f+0x130>
 8010684:	e78d      	b.n	80105a2 <__ieee754_atan2f+0x26>
 8010686:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80106b4 <__ieee754_atan2f+0x138>
 801068a:	e78a      	b.n	80105a2 <__ieee754_atan2f+0x26>
 801068c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80106b0 <__ieee754_atan2f+0x134>
 8010690:	e787      	b.n	80105a2 <__ieee754_atan2f+0x26>
 8010692:	bf00      	nop
 8010694:	c0490fdb 	.word	0xc0490fdb
 8010698:	bfc90fdb 	.word	0xbfc90fdb
 801069c:	3fc90fdb 	.word	0x3fc90fdb
 80106a0:	080109f0 	.word	0x080109f0
 80106a4:	080109e4 	.word	0x080109e4
 80106a8:	33bbbd2e 	.word	0x33bbbd2e
 80106ac:	40490fdb 	.word	0x40490fdb
 80106b0:	00000000 	.word	0x00000000
 80106b4:	3f490fdb 	.word	0x3f490fdb

080106b8 <atanf>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	ee10 5a10 	vmov	r5, s0
 80106be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80106c2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80106c6:	eef0 7a40 	vmov.f32	s15, s0
 80106ca:	d30f      	bcc.n	80106ec <atanf+0x34>
 80106cc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80106d0:	d904      	bls.n	80106dc <atanf+0x24>
 80106d2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80106d6:	eeb0 0a67 	vmov.f32	s0, s15
 80106da:	bd38      	pop	{r3, r4, r5, pc}
 80106dc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010814 <atanf+0x15c>
 80106e0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010818 <atanf+0x160>
 80106e4:	2d00      	cmp	r5, #0
 80106e6:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80106ea:	e7f4      	b.n	80106d6 <atanf+0x1e>
 80106ec:	4b4b      	ldr	r3, [pc, #300]	@ (801081c <atanf+0x164>)
 80106ee:	429c      	cmp	r4, r3
 80106f0:	d810      	bhi.n	8010714 <atanf+0x5c>
 80106f2:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80106f6:	d20a      	bcs.n	801070e <atanf+0x56>
 80106f8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010820 <atanf+0x168>
 80106fc:	ee30 7a07 	vadd.f32	s14, s0, s14
 8010700:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010704:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801070c:	dce3      	bgt.n	80106d6 <atanf+0x1e>
 801070e:	f04f 33ff 	mov.w	r3, #4294967295
 8010712:	e013      	b.n	801073c <atanf+0x84>
 8010714:	f7ff fe40 	bl	8010398 <fabsf>
 8010718:	4b42      	ldr	r3, [pc, #264]	@ (8010824 <atanf+0x16c>)
 801071a:	429c      	cmp	r4, r3
 801071c:	d84f      	bhi.n	80107be <atanf+0x106>
 801071e:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010722:	429c      	cmp	r4, r3
 8010724:	d841      	bhi.n	80107aa <atanf+0xf2>
 8010726:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801072a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801072e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010732:	2300      	movs	r3, #0
 8010734:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010738:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801073c:	1c5a      	adds	r2, r3, #1
 801073e:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010742:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8010828 <atanf+0x170>
 8010746:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801082c <atanf+0x174>
 801074a:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 8010830 <atanf+0x178>
 801074e:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010752:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010756:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8010834 <atanf+0x17c>
 801075a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801075e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010838 <atanf+0x180>
 8010762:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010766:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 801083c <atanf+0x184>
 801076a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801076e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010840 <atanf+0x188>
 8010772:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010776:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8010844 <atanf+0x18c>
 801077a:	eea6 5a87 	vfma.f32	s10, s13, s14
 801077e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010848 <atanf+0x190>
 8010782:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010786:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 801084c <atanf+0x194>
 801078a:	eea7 5a26 	vfma.f32	s10, s14, s13
 801078e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8010850 <atanf+0x198>
 8010792:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010796:	ee27 7a26 	vmul.f32	s14, s14, s13
 801079a:	eea5 7a86 	vfma.f32	s14, s11, s12
 801079e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80107a2:	d121      	bne.n	80107e8 <atanf+0x130>
 80107a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80107a8:	e795      	b.n	80106d6 <atanf+0x1e>
 80107aa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80107ae:	ee30 7a67 	vsub.f32	s14, s0, s15
 80107b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80107b6:	2301      	movs	r3, #1
 80107b8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80107bc:	e7be      	b.n	801073c <atanf+0x84>
 80107be:	4b25      	ldr	r3, [pc, #148]	@ (8010854 <atanf+0x19c>)
 80107c0:	429c      	cmp	r4, r3
 80107c2:	d80b      	bhi.n	80107dc <atanf+0x124>
 80107c4:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80107c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80107cc:	eea0 7a27 	vfma.f32	s14, s0, s15
 80107d0:	2302      	movs	r3, #2
 80107d2:	ee70 6a67 	vsub.f32	s13, s0, s15
 80107d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80107da:	e7af      	b.n	801073c <atanf+0x84>
 80107dc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80107e0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80107e4:	2303      	movs	r3, #3
 80107e6:	e7a9      	b.n	801073c <atanf+0x84>
 80107e8:	4a1b      	ldr	r2, [pc, #108]	@ (8010858 <atanf+0x1a0>)
 80107ea:	491c      	ldr	r1, [pc, #112]	@ (801085c <atanf+0x1a4>)
 80107ec:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80107f0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80107f4:	edd3 6a00 	vldr	s13, [r3]
 80107f8:	ee37 7a66 	vsub.f32	s14, s14, s13
 80107fc:	2d00      	cmp	r5, #0
 80107fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010802:	edd2 7a00 	vldr	s15, [r2]
 8010806:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801080a:	bfb8      	it	lt
 801080c:	eef1 7a67 	vneglt.f32	s15, s15
 8010810:	e761      	b.n	80106d6 <atanf+0x1e>
 8010812:	bf00      	nop
 8010814:	bfc90fdb 	.word	0xbfc90fdb
 8010818:	3fc90fdb 	.word	0x3fc90fdb
 801081c:	3edfffff 	.word	0x3edfffff
 8010820:	7149f2ca 	.word	0x7149f2ca
 8010824:	3f97ffff 	.word	0x3f97ffff
 8010828:	3c8569d7 	.word	0x3c8569d7
 801082c:	3d4bda59 	.word	0x3d4bda59
 8010830:	bd6ef16b 	.word	0xbd6ef16b
 8010834:	3d886b35 	.word	0x3d886b35
 8010838:	3dba2e6e 	.word	0x3dba2e6e
 801083c:	3e124925 	.word	0x3e124925
 8010840:	3eaaaaab 	.word	0x3eaaaaab
 8010844:	bd15a221 	.word	0xbd15a221
 8010848:	bd9d8795 	.word	0xbd9d8795
 801084c:	bde38e38 	.word	0xbde38e38
 8010850:	be4ccccd 	.word	0xbe4ccccd
 8010854:	401bffff 	.word	0x401bffff
 8010858:	08010a0c 	.word	0x08010a0c
 801085c:	080109fc 	.word	0x080109fc

08010860 <__ieee754_sqrtf>:
 8010860:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010864:	4770      	bx	lr
	...

08010868 <_init>:
 8010868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801086a:	bf00      	nop
 801086c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801086e:	bc08      	pop	{r3}
 8010870:	469e      	mov	lr, r3
 8010872:	4770      	bx	lr

08010874 <_fini>:
 8010874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010876:	bf00      	nop
 8010878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801087a:	bc08      	pop	{r3}
 801087c:	469e      	mov	lr, r3
 801087e:	4770      	bx	lr
