<stg><name>fc</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="29">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="15">
<condition id="28">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="10" to="11">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="13">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="13" to="14">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="14" to="2">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="15" to="16">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="16" to="17">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="17" to="18">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %fc_output_V15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_output_V15)

]]></Node>
<StgValue><ssdm name="fc_output_V15_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %fc_weight_V11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_weight_V11)

]]></Node>
<StgValue><ssdm name="fc_weight_V11_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:2  %output_V_addr = getelementptr i8* %output_V, i32 %fc_output_V15_read

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %output_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 1000, [18 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 5120, [19 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %output_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %output_V_addr, i32 10)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_req"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %co = phi i4 [ 0, %0 ], [ %co_33, %3 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
:1  %co_cast2 = zext i4 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
:2  %tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond42 = icmp eq i4 %co, -6

]]></Node>
<StgValue><ssdm name="exitcond42"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %co_33 = add i4 %co, 1

]]></Node>
<StgValue><ssdm name="co_33"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond42, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="13">
<![CDATA[
.preheader.preheader:0  %tmp_676 = zext i13 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_677 = add i32 %tmp_676, %fc_weight_V11_read

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %weight_V_addr = getelementptr i8* %weight_V, i32 %tmp_677

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_s = phi i8 [ %sum_V, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %ci = phi i10 [ %ci_15, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
.preheader:2  %ci_cast1 = zext i10 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast1"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %exitcond = icmp eq i10 %ci, -512

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:5  %ci_15 = add i10 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_15"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %avgpool_output_V_add = getelementptr [512 x i8]* @avgpool_output_V, i32 0, i32 %ci_cast1

]]></Node>
<StgValue><ssdm name="avgpool_output_V_add"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="9">
<![CDATA[
:2  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1

]]></Node>
<StgValue><ssdm name="avgpool_output_V_loa"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %bias_V_addr = getelementptr [10 x i8]* %bias_V, i32 0, i32 %co_cast2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:1  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="9">
<![CDATA[
:2  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1

]]></Node>
<StgValue><ssdm name="avgpool_output_V_loa"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="58" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp = mul i8 %avgpool_output_V_loa, %weight_V_addr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %sum_V = add i8 %tmp, %p_s

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:1  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i8P(i8* %output_V_addr, i8 %result_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="67" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="68" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>

<operation id="69" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="weight_V" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="weight_V"/></StgValue>
</port>
<port id="94" name="fc_weight_V11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fc_weight_V11"/></StgValue>
</port>
<port id="95" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="output_V" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_V"/></StgValue>
</port>
<port id="97" name="fc_output_V15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fc_output_V15"/></StgValue>
</port>
<port id="98" name="avgpool_output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="avgpool_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i32" to="fc_output_V15_read" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="fc_output_V15" to="fc_output_V15_read" fromId="97" toId="19">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i32" to="fc_weight_V11_read" fromId="99" toId="20">
</dataflow>
<dataflow id="103" from="fc_weight_V11" to="fc_weight_V11_read" fromId="94" toId="20">
</dataflow>
<dataflow id="104" from="output_V" to="output_V_addr" fromId="96" toId="21">
</dataflow>
<dataflow id="105" from="fc_output_V15_read" to="output_V_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="StgValue_22" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="output_V" to="StgValue_22" fromId="96" toId="22">
</dataflow>
<dataflow id="110" from="p_str" to="StgValue_22" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_111" to="StgValue_22" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_111" to="StgValue_22" fromId="111" toId="22">
</dataflow>
<dataflow id="115" from="p_str30" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_111" to="StgValue_22" fromId="111" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="StgValue_22" fromId="117" toId="22">
</dataflow>
<dataflow id="120" from="p_str31" to="StgValue_22" fromId="119" toId="22">
</dataflow>
<dataflow id="122" from="p_str32" to="StgValue_22" fromId="121" toId="22">
</dataflow>
<dataflow id="123" from="p_str30" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_124" to="StgValue_22" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_124" to="StgValue_22" fromId="124" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_124" to="StgValue_22" fromId="124" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_124" to="StgValue_22" fromId="124" toId="22">
</dataflow>
<dataflow id="129" from="p_str30" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="130" from="p_str30" to="StgValue_22" fromId="114" toId="22">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="132" from="weight_V" to="StgValue_23" fromId="93" toId="23">
</dataflow>
<dataflow id="133" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_111" to="StgValue_23" fromId="111" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_111" to="StgValue_23" fromId="111" toId="23">
</dataflow>
<dataflow id="136" from="p_str30" to="StgValue_23" fromId="114" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_111" to="StgValue_23" fromId="111" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_138" to="StgValue_23" fromId="138" toId="23">
</dataflow>
<dataflow id="141" from="p_str33" to="StgValue_23" fromId="140" toId="23">
</dataflow>
<dataflow id="142" from="p_str32" to="StgValue_23" fromId="121" toId="23">
</dataflow>
<dataflow id="143" from="p_str30" to="StgValue_23" fromId="114" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_124" to="StgValue_23" fromId="124" toId="23">
</dataflow>
<dataflow id="145" from="StgValue_124" to="StgValue_23" fromId="124" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_124" to="StgValue_23" fromId="124" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_124" to="StgValue_23" fromId="124" toId="23">
</dataflow>
<dataflow id="148" from="p_str30" to="StgValue_23" fromId="114" toId="23">
</dataflow>
<dataflow id="149" from="p_str30" to="StgValue_23" fromId="114" toId="23">
</dataflow>
<dataflow id="151" from="_ssdm_op_WriteReq.m_axi.i8P" to="output_V_addr_wr_req" fromId="150" toId="24">
</dataflow>
<dataflow id="152" from="output_V_addr" to="output_V_addr_wr_req" fromId="21" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_153" to="output_V_addr_wr_req" fromId="153" toId="24">
</dataflow>
<dataflow id="156" from="StgValue_155" to="co" fromId="155" toId="26">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_25" to="co" fromId="25" toId="26">
</dataflow>
<dataflow id="158" from="co_33" to="co" fromId="31" toId="26">
<BackEdge/>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_64" to="co" fromId="64" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="160" from="co" to="co_cast2" fromId="26" toId="27">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i13.i4.i9" to="tmp_s" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="co" to="tmp_s" fromId="26" toId="28">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp_s" fromId="164" toId="28">
</dataflow>
<dataflow id="166" from="co" to="exitcond42" fromId="26" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_167" to="exitcond42" fromId="167" toId="29">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="169" toId="30">
</dataflow>
<dataflow id="172" from="StgValue_171" to="empty" fromId="171" toId="30">
</dataflow>
<dataflow id="173" from="StgValue_171" to="empty" fromId="171" toId="30">
</dataflow>
<dataflow id="174" from="StgValue_171" to="empty" fromId="171" toId="30">
</dataflow>
<dataflow id="175" from="co" to="co_33" fromId="26" toId="31">
</dataflow>
<dataflow id="177" from="StgValue_176" to="co_33" fromId="176" toId="31">
</dataflow>
<dataflow id="178" from="exitcond42" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="179" from="tmp_s" to="tmp_676" fromId="28" toId="33">
</dataflow>
<dataflow id="180" from="tmp_676" to="tmp_677" fromId="33" toId="34">
</dataflow>
<dataflow id="181" from="fc_weight_V11_read" to="tmp_677" fromId="20" toId="34">
</dataflow>
<dataflow id="182" from="weight_V" to="weight_V_addr" fromId="93" toId="35">
</dataflow>
<dataflow id="183" from="tmp_677" to="weight_V_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="185" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="184" toId="36">
</dataflow>
<dataflow id="186" from="output_V_addr" to="output_V_addr_wr_res" fromId="21" toId="36">
</dataflow>
<dataflow id="188" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="37">
</dataflow>
<dataflow id="189" from="weight_V_addr" to="p_rd_req" fromId="35" toId="37">
</dataflow>
<dataflow id="191" from="StgValue_190" to="p_rd_req" fromId="190" toId="37">
</dataflow>
<dataflow id="192" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="38">
</dataflow>
<dataflow id="193" from="weight_V_addr" to="p_rd_req" fromId="35" toId="38">
</dataflow>
<dataflow id="194" from="StgValue_190" to="p_rd_req" fromId="190" toId="38">
</dataflow>
<dataflow id="195" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="39">
</dataflow>
<dataflow id="196" from="weight_V_addr" to="p_rd_req" fromId="35" toId="39">
</dataflow>
<dataflow id="197" from="StgValue_190" to="p_rd_req" fromId="190" toId="39">
</dataflow>
<dataflow id="198" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="40">
</dataflow>
<dataflow id="199" from="weight_V_addr" to="p_rd_req" fromId="35" toId="40">
</dataflow>
<dataflow id="200" from="StgValue_190" to="p_rd_req" fromId="190" toId="40">
</dataflow>
<dataflow id="201" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="41">
</dataflow>
<dataflow id="202" from="weight_V_addr" to="p_rd_req" fromId="35" toId="41">
</dataflow>
<dataflow id="203" from="StgValue_190" to="p_rd_req" fromId="190" toId="41">
</dataflow>
<dataflow id="204" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="42">
</dataflow>
<dataflow id="205" from="weight_V_addr" to="p_rd_req" fromId="35" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_190" to="p_rd_req" fromId="190" toId="42">
</dataflow>
<dataflow id="207" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="187" toId="43">
</dataflow>
<dataflow id="208" from="weight_V_addr" to="p_rd_req" fromId="35" toId="43">
</dataflow>
<dataflow id="209" from="StgValue_190" to="p_rd_req" fromId="190" toId="43">
</dataflow>
<dataflow id="210" from="sum_V" to="p_s" fromId="59" toId="45">
<BackEdge/>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_60" to="p_s" fromId="60" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="213" from="StgValue_212" to="p_s" fromId="212" toId="45">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_44" to="p_s" fromId="44" toId="45">
</dataflow>
<dataflow id="215" from="ci_15" to="ci" fromId="50" toId="46">
<BackEdge/>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_60" to="ci" fromId="60" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="218" from="StgValue_217" to="ci" fromId="217" toId="46">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="StgValue_44" to="ci" fromId="44" toId="46">
</dataflow>
<dataflow id="220" from="ci" to="ci_cast1" fromId="46" toId="47">
</dataflow>
<dataflow id="221" from="ci" to="exitcond" fromId="46" toId="48">
</dataflow>
<dataflow id="223" from="StgValue_222" to="exitcond" fromId="222" toId="48">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopTripCount" to="empty_140" fromId="169" toId="49">
</dataflow>
<dataflow id="226" from="StgValue_225" to="empty_140" fromId="225" toId="49">
</dataflow>
<dataflow id="227" from="StgValue_225" to="empty_140" fromId="225" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_225" to="empty_140" fromId="225" toId="49">
</dataflow>
<dataflow id="229" from="ci" to="ci_15" fromId="46" toId="50">
</dataflow>
<dataflow id="231" from="StgValue_230" to="ci_15" fromId="230" toId="50">
</dataflow>
<dataflow id="232" from="exitcond" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="233" from="avgpool_output_V" to="avgpool_output_V_add" fromId="98" toId="52">
</dataflow>
<dataflow id="234" from="StgValue_111" to="avgpool_output_V_add" fromId="111" toId="52">
</dataflow>
<dataflow id="235" from="ci_cast1" to="avgpool_output_V_add" fromId="47" toId="52">
</dataflow>
<dataflow id="236" from="avgpool_output_V_add" to="avgpool_output_V_loa" fromId="52" toId="53">
</dataflow>
<dataflow id="237" from="bias_V" to="bias_V_addr" fromId="95" toId="54">
</dataflow>
<dataflow id="238" from="StgValue_111" to="bias_V_addr" fromId="111" toId="54">
</dataflow>
<dataflow id="239" from="co_cast2" to="bias_V_addr" fromId="27" toId="54">
</dataflow>
<dataflow id="240" from="bias_V_addr" to="bias_V_load" fromId="54" toId="55">
</dataflow>
<dataflow id="242" from="_ssdm_op_Read.m_axi.i8P" to="weight_V_addr_read" fromId="241" toId="56">
</dataflow>
<dataflow id="243" from="weight_V_addr" to="weight_V_addr_read" fromId="35" toId="56">
</dataflow>
<dataflow id="244" from="avgpool_output_V_add" to="avgpool_output_V_loa" fromId="52" toId="57">
</dataflow>
<dataflow id="245" from="avgpool_output_V_loa" to="tmp" fromId="57" toId="58">
</dataflow>
<dataflow id="246" from="weight_V_addr_read" to="tmp" fromId="56" toId="58">
</dataflow>
<dataflow id="247" from="tmp" to="sum_V" fromId="58" toId="59">
</dataflow>
<dataflow id="248" from="p_s" to="sum_V" fromId="45" toId="59">
</dataflow>
<dataflow id="249" from="bias_V_addr" to="bias_V_load" fromId="54" toId="61">
</dataflow>
<dataflow id="250" from="bias_V_load" to="result_V" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="p_s" to="result_V" fromId="45" toId="62">
</dataflow>
<dataflow id="253" from="_ssdm_op_Write.m_axi.i8P" to="StgValue_63" fromId="252" toId="63">
</dataflow>
<dataflow id="254" from="output_V_addr" to="StgValue_63" fromId="21" toId="63">
</dataflow>
<dataflow id="255" from="result_V" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="257" from="StgValue_256" to="StgValue_63" fromId="256" toId="63">
</dataflow>
<dataflow id="258" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="184" toId="65">
</dataflow>
<dataflow id="259" from="output_V_addr" to="output_V_addr_wr_res" fromId="21" toId="65">
</dataflow>
<dataflow id="260" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="184" toId="66">
</dataflow>
<dataflow id="261" from="output_V_addr" to="output_V_addr_wr_res" fromId="21" toId="66">
</dataflow>
<dataflow id="262" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="184" toId="67">
</dataflow>
<dataflow id="263" from="output_V_addr" to="output_V_addr_wr_res" fromId="21" toId="67">
</dataflow>
<dataflow id="264" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="184" toId="68">
</dataflow>
<dataflow id="265" from="output_V_addr" to="output_V_addr_wr_res" fromId="21" toId="68">
</dataflow>
<dataflow id="266" from="exitcond42" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="267" from="exitcond" to="StgValue_10" fromId="48" toId="10">
</dataflow>
</dataflows>


</stg>
