--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1077302 paths analyzed, 1790 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.961ns.
--------------------------------------------------------------------------------
Slack:                  6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.921ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.A2      net (fanout=17)       1.439   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d91
                                                       roundmanager/M_clock_q_11
    -------------------------------------------------  ---------------------------
    Total                                     13.921ns (3.365ns logic, 10.556ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.906ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.A2      net (fanout=17)       1.439   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d91
                                                       roundmanager/M_clock_q_11
    -------------------------------------------------  ---------------------------
    Total                                     13.906ns (3.365ns logic, 10.541ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.840ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.D4      net (fanout=19)       1.008   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.D       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/Mmux_M_clock_d1214
    SLICE_X13Y12.A5      net (fanout=17)       1.773   roundmanager/Mmux_M_clock_d1215
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d331
                                                       roundmanager/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     13.840ns (3.365ns logic, 10.475ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.825ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.D4      net (fanout=19)       1.008   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.D       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/Mmux_M_clock_d1214
    SLICE_X13Y12.A5      net (fanout=17)       1.773   roundmanager/Mmux_M_clock_d1215
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d331
                                                       roundmanager/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     13.825ns (3.365ns logic, 10.460ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.758ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.A1      net (fanout=17)       1.276   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d211
                                                       roundmanager/M_clock_q_15
    -------------------------------------------------  ---------------------------
    Total                                     13.758ns (3.365ns logic, 10.393ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.743ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.A1      net (fanout=17)       1.276   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d211
                                                       roundmanager/M_clock_q_15
    -------------------------------------------------  ---------------------------
    Total                                     13.743ns (3.365ns logic, 10.378ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.731ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.B4      net (fanout=17)       1.249   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d122
                                                       roundmanager/M_clock_q_12
    -------------------------------------------------  ---------------------------
    Total                                     13.731ns (3.365ns logic, 10.366ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.716ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.B4      net (fanout=17)       1.249   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d122
                                                       roundmanager/M_clock_q_12
    -------------------------------------------------  ---------------------------
    Total                                     13.716ns (3.365ns logic, 10.351ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.712ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y12.B2      net (fanout=17)       1.230   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d391
                                                       roundmanager/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.712ns (3.365ns logic, 10.347ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.705ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y10.D6      net (fanout=17)       1.223   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y10.CLK     Tas                   0.373   roundmanager/M_clock_q[10]
                                                       roundmanager/Mmux_M_clock_d61
                                                       roundmanager/M_clock_q_10
    -------------------------------------------------  ---------------------------
    Total                                     13.705ns (3.365ns logic, 10.340ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.697ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y12.B2      net (fanout=17)       1.230   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d391
                                                       roundmanager/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.697ns (3.365ns logic, 10.332ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.690ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y10.D6      net (fanout=17)       1.223   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y10.CLK     Tas                   0.373   roundmanager/M_clock_q[10]
                                                       roundmanager/Mmux_M_clock_d61
                                                       roundmanager/M_clock_q_10
    -------------------------------------------------  ---------------------------
    Total                                     13.690ns (3.365ns logic, 10.325ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_11 (FF)
  Destination:          roundmanager/M_clock_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.633ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_11 to roundmanager/M_clock_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.AQ      Tcko                  0.430   roundmanager/M_clock_q[14]
                                                       roundmanager/M_clock_q_11
    SLICE_X13Y16.D2      net (fanout=14)       1.925   roundmanager/M_clock_q[11]
    SLICE_X13Y16.D       Tilo                  0.259   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
    SLICE_X13Y22.A3      net (fanout=4)        1.022   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.A2      net (fanout=17)       1.439   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d91
                                                       roundmanager/M_clock_q_11
    -------------------------------------------------  ---------------------------
    Total                                     13.633ns (3.369ns logic, 10.264ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.623ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X15Y13.A6      net (fanout=19)       1.348   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X15Y13.A       Tilo                  0.259   roundmanager/M_clock_q[2]
                                                       roundmanager/Mmux_M_clock_d1217
    SLICE_X13Y11.C2      net (fanout=17)       1.216   roundmanager/Mmux_M_clock_d1218
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d151
                                                       roundmanager/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     13.623ns (3.365ns logic, 10.258ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.613ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.D5      net (fanout=17)       1.131   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d181
                                                       roundmanager/M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                     13.613ns (3.365ns logic, 10.248ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.608ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X15Y13.A6      net (fanout=19)       1.348   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X15Y13.A       Tilo                  0.259   roundmanager/M_clock_q[2]
                                                       roundmanager/Mmux_M_clock_d1217
    SLICE_X13Y11.C2      net (fanout=17)       1.216   roundmanager/Mmux_M_clock_d1218
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d151
                                                       roundmanager/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (3.365ns logic, 10.243ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.598ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.D5      net (fanout=17)       1.131   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d181
                                                       roundmanager/M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                     13.598ns (3.365ns logic, 10.233ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.580ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.C5      net (fanout=17)       1.098   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d151
                                                       roundmanager/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     13.580ns (3.365ns logic, 10.215ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.565ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.C5      net (fanout=17)       1.098   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d151
                                                       roundmanager/M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                     13.565ns (3.365ns logic, 10.200ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_22 (FF)
  Destination:          roundmanager/M_clock_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.552ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_22 to roundmanager/M_clock_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DQ      Tcko                  0.430   roundmanager/M_clock_q[22]
                                                       roundmanager/M_clock_q_22
    SLICE_X13Y16.C2      net (fanout=14)       1.908   roundmanager/M_clock_q[22]
    SLICE_X13Y16.C       Tilo                  0.259   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>14
    SLICE_X13Y22.A6      net (fanout=4)        0.958   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>14
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y11.A2      net (fanout=17)       1.439   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y11.CLK     Tas                   0.373   roundmanager/M_clock_q[14]
                                                       roundmanager/Mmux_M_clock_d91
                                                       roundmanager/M_clock_q_11
    -------------------------------------------------  ---------------------------
    Total                                     13.552ns (3.369ns logic, 10.183ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_11 (FF)
  Destination:          roundmanager/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.552ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_11 to roundmanager/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.AQ      Tcko                  0.430   roundmanager/M_clock_q[14]
                                                       roundmanager/M_clock_q_11
    SLICE_X13Y16.D2      net (fanout=14)       1.925   roundmanager/M_clock_q[11]
    SLICE_X13Y16.D       Tilo                  0.259   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
    SLICE_X13Y22.A3      net (fanout=4)        1.022   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>13
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.D4      net (fanout=19)       1.008   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.D       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/Mmux_M_clock_d1214
    SLICE_X13Y12.A5      net (fanout=17)       1.773   roundmanager/Mmux_M_clock_d1215
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d331
                                                       roundmanager/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     13.552ns (3.369ns logic, 10.183ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.539ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.C4      net (fanout=17)       1.057   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d271
                                                       roundmanager/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                     13.539ns (3.365ns logic, 10.174ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.528ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.294 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y13.B4      net (fanout=17)       1.046   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y13.CLK     Tas                   0.373   roundmanager/M_clock_q[2]
                                                       roundmanager/Mmux_M_clock_d31
                                                       roundmanager/M_clock_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.528ns (3.365ns logic, 10.163ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.524ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.C4      net (fanout=17)       1.057   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d271
                                                       roundmanager/M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (3.365ns logic, 10.159ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.528ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y12.A3      net (fanout=17)       1.046   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d331
                                                       roundmanager/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     13.528ns (3.365ns logic, 10.163ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.513ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.294 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y13.B4      net (fanout=17)       1.046   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y13.CLK     Tas                   0.373   roundmanager/M_clock_q[2]
                                                       roundmanager/Mmux_M_clock_d31
                                                       roundmanager/M_clock_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (3.365ns logic, 10.148ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.D4      net (fanout=17)       1.027   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d301
                                                       roundmanager/M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                     13.509ns (3.365ns logic, 10.144ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.513ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y12.A3      net (fanout=17)       1.046   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[22]
                                                       roundmanager/Mmux_M_clock_d331
                                                       roundmanager/M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (3.365ns logic, 10.148ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_6 (FF)
  Destination:          roundmanager/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.504ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_6 to roundmanager/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_6
    SLICE_X12Y16.C1      net (fanout=14)       2.065   roundmanager/M_clock_q[6]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X13Y13.A1      net (fanout=17)       1.022   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X13Y13.CLK     Tas                   0.373   roundmanager/M_clock_q[25]
                                                       roundmanager/Mmux_M_clock_d481
                                                       roundmanager/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     13.504ns (3.365ns logic, 10.139ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               roundmanager/M_clock_q_5 (FF)
  Destination:          roundmanager/M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.494ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: roundmanager/M_clock_q_5 to roundmanager/M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   roundmanager/M_clock_q[6]
                                                       roundmanager/M_clock_q_5
    SLICE_X12Y16.C2      net (fanout=14)       2.050   roundmanager/M_clock_q[5]
    SLICE_X12Y16.C       Tilo                  0.255   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A1      net (fanout=4)        1.174   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>12
    SLICE_X13Y22.A       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16_1
    SLICE_X13Y22.D2      net (fanout=2)        1.190   roundmanager/M_clock_q[31]_GND_6_o_equal_205_o<31>16
    SLICE_X13Y22.D       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/Mmux_M_alu_b12
    SLICE_X13Y22.C6      net (fanout=1)        0.143   roundmanager/M_alu_b[0]
    SLICE_X13Y22.C       Tilo                  0.259   roundmanager/M_alu_b[0]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>
    SLICE_X12Y22.A5      net (fanout=1)        0.452   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]
    SLICE_X12Y22.COUT    Topcya                0.474   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut[0]_rt
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[3]
    SLICE_X12Y23.CMUX    Tcinc                 0.279   roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy[7]
                                                       roundmanager/alu/add/Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<7>
    SLICE_X13Y21.D2      net (fanout=2)        1.386   roundmanager/a[15]_GND_8_o_add_4_OUT[6]
    SLICE_X13Y21.D       Tilo                  0.259   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A1      net (fanout=1)        1.281   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>12
    SLICE_X13Y24.A       Tilo                  0.259   roundmanager/Mmux_M_clock_d1214
                                                       roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>13
    SLICE_X13Y19.B1      net (fanout=19)       1.423   roundmanager/M_alu_alu[15]_GND_6_o_equal_225_o<15>1
    SLICE_X13Y19.B       Tilo                  0.259   roundmanager/Mmux_M_clock_d1215
                                                       roundmanager/M_rounder_q_FSM_FFd4-In33
    SLICE_X15Y12.D4      net (fanout=17)       1.027   roundmanager/M_rounder_q_FSM_FFd4-In3
    SLICE_X15Y12.CLK     Tas                   0.373   roundmanager/M_clock_q[18]
                                                       roundmanager/Mmux_M_clock_d301
                                                       roundmanager/M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                     13.494ns (3.365ns logic, 10.129ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_7/M_sync_out/CLK
  Logical resource: button_cond_10/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_7/M_sync_out/CLK
  Logical resource: button_cond_11/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_7/M_sync_out/CLK
  Logical resource: button_cond_12/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_7/M_sync_out/CLK
  Logical resource: button_cond_7/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_8/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_9/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_4/M_sync_out/CLK
  Logical resource: button_cond_4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[3]/CLK
  Logical resource: button_cond_8/M_ctr_q_0/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[3]/CLK
  Logical resource: button_cond_8/M_ctr_q_1/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[3]/CLK
  Logical resource: button_cond_8/M_ctr_q_2/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[3]/CLK
  Logical resource: button_cond_8/M_ctr_q_3/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[7]/CLK
  Logical resource: button_cond_8/M_ctr_q_4/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[7]/CLK
  Logical resource: button_cond_8/M_ctr_q_5/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[7]/CLK
  Logical resource: button_cond_8/M_ctr_q_6/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[7]/CLK
  Logical resource: button_cond_8/M_ctr_q_7/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[11]/CLK
  Logical resource: button_cond_8/M_ctr_q_8/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[11]/CLK
  Logical resource: button_cond_8/M_ctr_q_9/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[11]/CLK
  Logical resource: button_cond_8/M_ctr_q_10/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[11]/CLK
  Logical resource: button_cond_8/M_ctr_q_11/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[15]/CLK
  Logical resource: button_cond_8/M_ctr_q_12/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[15]/CLK
  Logical resource: button_cond_8/M_ctr_q_13/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[15]/CLK
  Logical resource: button_cond_8/M_ctr_q_14/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[15]/CLK
  Logical resource: button_cond_8/M_ctr_q_15/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_8/M_ctr_q[19]/CLK
  Logical resource: button_cond_8/M_ctr_q_16/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1077302 paths, 0 nets, and 2579 connections

Design statistics:
   Minimum period:  13.961ns{1}   (Maximum frequency:  71.628MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 23:44:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



