| Slot| Category | Topic                                                                | Purpose                                                 |
|-----| :------- |--------------------------------------------------------------------- | -------------------------------------------------------- |
| 1Ô∏è‚É£ | Digital  | Adders: Half Adder & Full Adder                                       | Understand binary addition logic & carry propagation    |
| 2Ô∏è‚É£ | Digital  | Subtractor: Half & Full Subtractor                                    | Basis for arithmetic circuits                           |
| 3Ô∏è‚É£ | Digital  | Parallel Adders & Look-Ahead Carry Adder                              | High-speed addition ‚Äì important in VLSI ALUs            |
| 4Ô∏è‚É£ | Digital  | Multiplexers (MUX)                                                    | Data selector, key combinational element                |
| 5Ô∏è‚É£ | Digital  | Demultiplexers (DEMUX)                                                | Used for signal routing                                 |
| 6Ô∏è‚É£ | Digital  | Decoders & Encoders                                                   | Logic translators, fundamental to memory addressing     |
| 7Ô∏è‚É£ | Digital  | Comparators & Parity Generators/Checkers                              | Error detection and control logic                       |
| 8Ô∏è‚É£ | Verilog  | Behavioral Modeling: `always` block & procedural assignments          | Core of RTL coding style                                |
| 9Ô∏è‚É£ | Verilog  | `if-else`, `case`, and `for` loops (Behavioral Control Flow)          | Decision & iterative logic for combinational design     |
| üîü | Verilog  | Design of Adder/Subtractor, MUX, and Decoder using Behavioral Verilog | Apply digital logic with RTL syntax (hands-on practice) |
