
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v
# synth_design -part xc7z020clg484-3 -top tiny -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top tiny -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 248098 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 71.895 ; free physical = 246421 ; free virtual = 314234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tiny' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:17]
INFO: [Synth 8-6157] synthesizing module 'select' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2627]
INFO: [Synth 8-6155] done synthesizing module 'select' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2627]
INFO: [Synth 8-6157] synthesizing module 'rom' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2193]
INFO: [Synth 8-6155] done synthesizing module 'rom' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2193]
INFO: [Synth 8-6157] synthesizing module 'FSM' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2057]
	Parameter START bound to: 0 - type: integer 
	Parameter READ_SRC1 bound to: 1 - type: integer 
	Parameter READ_SRC2 bound to: 2 - type: integer 
	Parameter CALC bound to: 4 - type: integer 
	Parameter WAIT bound to: 8 - type: integer 
	Parameter WRITE bound to: 16 - type: integer 
	Parameter DON bound to: 32 - type: integer 
	Parameter LOOP1_START bound to: 9'b000010101 
	Parameter LOOP1_END bound to: 9'b001110100 
	Parameter LOOP2_START bound to: 9'b100100000 
	Parameter LOOP2_END bound to: 9'b100101101 
	Parameter CMD_ADD bound to: 6'b000100 
	Parameter CMD_SUB bound to: 6'b001000 
	Parameter CMD_CUBIC bound to: 6'b010000 
	Parameter ADD bound to: 2'b00 
	Parameter SUB bound to: 2'b01 
	Parameter CUBIC bound to: 2'b10 
	Parameter MULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2080]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2150]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2158]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2166]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2057]
INFO: [Synth 8-6157] synthesizing module 'const_' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2037]
INFO: [Synth 8-6155] done synthesizing module 'const_' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2037]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1990]
	Parameter DATA bound to: 1188 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1990]
INFO: [Synth 8-6157] synthesizing module 'muxer' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1983]
INFO: [Synth 8-6155] done synthesizing module 'muxer' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1983]
INFO: [Synth 8-6157] synthesizing module 'PE' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:65]
INFO: [Synth 8-6157] synthesizing module 'PPG' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1971]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:170]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:170]
INFO: [Synth 8-6155] done synthesizing module 'PPG' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1971]
INFO: [Synth 8-6157] synthesizing module 'v0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'v0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:1374]
INFO: [Synth 8-6157] synthesizing module 'v1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:777]
INFO: [Synth 8-6155] done synthesizing module 'v1' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:777]
INFO: [Synth 8-6157] synthesizing module 'v2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:180]
INFO: [Synth 8-6155] done synthesizing module 'v2' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:180]
INFO: [Synth 8-6157] synthesizing module 'mod_p' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:151]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:165]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:137]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:137]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:165]
INFO: [Synth 8-6155] done synthesizing module 'mod_p' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:151]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:127]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:127]
INFO: [Synth 8-6155] done synthesizing module 'PE' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:65]
INFO: [Synth 8-6155] done synthesizing module 'tiny' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:17]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1185]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1184]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1173]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1172]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1171]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1170]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1169]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1168]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1157]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1156]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1155]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1154]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1153]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1152]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1141]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1140]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1139]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1138]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1137]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1136]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1125]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1124]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1123]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1122]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1121]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1120]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1109]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1108]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1107]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1106]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1105]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1104]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1093]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1092]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1091]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1090]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1089]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1088]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1077]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1076]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1075]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1074]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1073]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1072]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1061]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1060]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1059]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1058]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1057]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1056]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1045]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1044]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1043]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1042]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1041]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1040]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1037]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1036]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1035]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1034]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1033]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1032]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1031]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1030]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1029]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1028]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1027]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1026]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1025]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1024]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1023]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1022]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1021]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1020]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1019]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1018]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1017]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1016]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1015]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1014]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1013]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1012]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1011]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1010]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1009]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1008]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1007]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1006]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1005]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1004]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1003]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1002]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1001]
WARNING: [Synth 8-3331] design v2 has unconnected port a[1000]
WARNING: [Synth 8-3331] design v2 has unconnected port a[999]
WARNING: [Synth 8-3331] design v2 has unconnected port a[998]
WARNING: [Synth 8-3331] design v2 has unconnected port a[997]
WARNING: [Synth 8-3331] design v2 has unconnected port a[996]
WARNING: [Synth 8-3331] design v2 has unconnected port a[995]
WARNING: [Synth 8-3331] design v2 has unconnected port a[994]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.762 ; gain = 156.660 ; free physical = 246341 ; free virtual = 314155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.762 ; gain = 156.660 ; free physical = 246346 ; free virtual = 314159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.762 ; gain = 164.660 ; free physical = 246345 ; free virtual = 314159
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_b_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "effective" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                          0000001 |                           000000
               READ_SRC1 |                          0000010 |                           000001
               READ_SRC2 |                          0000100 |                           000010
                  iSTATE |                          0001000 |                           100000
                    CALC |                          0010000 |                           000100
                    WAIT |                          0100000 |                           001000
                   WRITE |                          1000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.113 ; gain = 274.012 ; free physical = 246017 ; free virtual = 313830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     45428|
|2     |PE__GB1       |           1|     24911|
|3     |tiny__GC0     |           1|      5718|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register R3_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:108]
INFO: [Synth 8-3538] Detected potentially large (wide) register R0_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:94]
INFO: [Synth 8-3538] Detected potentially large (wide) register R1_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register R2_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:91]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2047]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2047]
INFO: [Synth 8-3538] Detected potentially large (wide) register b_dout_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2029]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_dout_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2020]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1188 Bit    Registers := 5     
	             1186 Bit    Registers := 3     
	              295 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              74K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 3     
	   2 Input   1187 Bit        Muxes := 2     
	   6 Input   1187 Bit        Muxes := 2     
	   2 Input   1186 Bit        Muxes := 9     
	   4 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register R3_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:108]
INFO: [Synth 8-3538] Detected potentially large (wide) register R0_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:94]
INFO: [Synth 8-3538] Detected potentially large (wide) register R1_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register R2_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:91]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2047]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2047]
INFO: [Synth 8-3538] Detected potentially large (wide) register b_dout_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2029]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_dout_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v:2020]
Hierarchical RTL Component report 
Module PE 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	             1186 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 1     
	   2 Input   1186 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              295 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module const__1 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1187 Bit        Muxes := 1     
	   6 Input   1187 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module const_ 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1187 Bit        Muxes := 1     
	   6 Input   1187 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 2     
+---RAMs : 
	              74K Bit         RAMs := 1     
Module muxer__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 1     
Module muxer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1188 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram0/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (const1/\out_reg[100] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/fsm0/pe_reg[1]' (FD) to 'i_0/fsm0/pe_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm0/pe_reg[2]' (FD) to 'i_0/fsm0/pe_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm0/pe_reg[3]' (FD) to 'i_0/fsm0/pe_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2167.719 ; gain = 737.617 ; free physical = 246490 ; free virtual = 314354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|tiny        | rom0/out_reg | 512x29        | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | mem_reg    | 64 x 1188(WRITE_FIRST) | W | R | 64 x 1188(WRITE_FIRST) | W | R | Port A and B     | 0      | 33     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram0/mem_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/rom0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/rom0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     50144|
|2     |PE__GB1       |           1|     24911|
|3     |tiny__GC0     |           1|      5646|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2167.719 ; gain = 737.617 ; free physical = 246453 ; free virtual = 314319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | mem_reg    | 64 x 1188(WRITE_FIRST) | W | R | 64 x 1188(WRITE_FIRST) | W | R | Port A and B     | 0      | 33     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |PE__GB0       |           1|     50144|
|2     |PE__GB1       |           1|     24911|
|3     |tiny__GC0     |           1|      5646|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram0/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 2505.625 ; gain = 1075.523 ; free physical = 245896 ; free virtual = 313763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net ram_a_w is driving 132 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[2] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[3] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[5] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[1] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[0] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_addr[4] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net ram_b_w is driving 132 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245467 ; free virtual = 313333
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245528 ; free virtual = 313394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245523 ; free virtual = 313390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245551 ; free virtual = 313418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245457 ; free virtual = 313324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245453 ; free virtual = 313320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |  1356|
|3     |LUT3     |   424|
|4     |LUT4     |  6446|
|5     |LUT5     |    54|
|6     |LUT6     |  4563|
|7     |RAMB18E1 |     1|
|8     |RAMB36E1 |    33|
|9     |FDRE     |  4887|
|10    |FDSE     |   591|
+------+---------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         | 18356|
|2     |  const0  |const_   |    13|
|3     |  const1  |const__0 |    34|
|4     |  fsm0    |FSM      |  2218|
|5     |  pe0     |PE       | 12390|
|6     |  ram0    |ram      |  3608|
|7     |  rom0    |rom      |    81|
|8     |  select0 |select   |    12|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245451 ; free virtual = 313318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2028 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2505.629 ; gain = 1075.527 ; free physical = 245453 ; free virtual = 313320
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2505.633 ; gain = 1075.527 ; free physical = 245461 ; free virtual = 313328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.801 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
291 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2567.801 ; gain = 1137.797 ; free physical = 245392 ; free virtual = 313259
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2639.836 ; gain = 72.035 ; free physical = 244610 ; free virtual = 312488
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.836 ; gain = 0.000 ; free physical = 244618 ; free virtual = 312496
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.848 ; gain = 0.000 ; free physical = 244515 ; free virtual = 312409
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.855 ; gain = 24.020 ; free physical = 244534 ; free virtual = 312440
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2759.109 ; gain = 0.004 ; free physical = 244389 ; free virtual = 312256

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ac14fa09

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244386 ; free virtual = 312253

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac14fa09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244389 ; free virtual = 312256
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac14fa09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244381 ; free virtual = 312248
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ac14fa09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244368 ; free virtual = 312235
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ac14fa09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244372 ; free virtual = 312239
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ac14fa09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244366 ; free virtual = 312233
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ac14fa09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244367 ; free virtual = 312234
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244365 ; free virtual = 312232
Ending Logic Optimization Task | Checksum: 1ac14fa09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.109 ; gain = 0.000 ; free physical = 244378 ; free virtual = 312245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.976 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 68
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 17793d3cd

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245368 ; free virtual = 313233
Ending Power Optimization Task | Checksum: 17793d3cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.570 ; gain = 181.461 ; free physical = 245364 ; free virtual = 313229

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17793d3cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245354 ; free virtual = 313218
Ending Netlist Obfuscation Task | Checksum: d079976b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245349 ; free virtual = 313213
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2940.570 ; gain = 181.465 ; free physical = 245343 ; free virtual = 313208
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d079976b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module tiny ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 115 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245195 ; free virtual = 313060
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.976 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2940.570 ; gain = 0.000 ; free physical = 245181 ; free virtual = 313046
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.578 ; gain = 17.008 ; free physical = 246022 ; free virtual = 313886
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1455 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 297 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246938 ; free virtual = 314719
Power optimization passes: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2957.578 ; gain = 17.008 ; free physical = 247046 ; free virtual = 314827

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 248056 ; free virtual = 315837


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design tiny ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 35 accepted clusters 35
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 11 accepted clusters 11

Number of Slice Registers augmented: 2 newly gated: 36 Total: 5481
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 2 newly gated: 33 Total Ports: 68
Number of Flops added for Enable Generation: 5

Flops dropped: 0/38 RAMS dropped: 0/35 Clusters dropped: 0/46 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fa8a0bc7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247711 ; free virtual = 315495
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fa8a0bc7
Power optimization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2957.578 ; gain = 17.008 ; free physical = 247801 ; free virtual = 315585
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 10910832 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 45979bd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247734 ; free virtual = 315517
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 18 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 45979bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247728 ; free virtual = 315511
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 5b894a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247664 ; free virtual = 315448
INFO: [Opt 31-389] Phase Remap created 11 cells and removed 33 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f1ed1348

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247647 ; free virtual = 315430
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |              15  |              18  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              11  |              33  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15c8887a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247660 ; free virtual = 315443

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247659 ; free virtual = 315443
Ending Netlist Obfuscation Task | Checksum: 15c8887a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247634 ; free virtual = 315417
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 17.008 ; free physical = 247633 ; free virtual = 315417
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246947 ; free virtual = 314731
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9317fe34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246947 ; free virtual = 314731
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246910 ; free virtual = 314693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f25b7079

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 247157 ; free virtual = 314940

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f290db51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246379 ; free virtual = 314162

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f290db51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246392 ; free virtual = 314176
Phase 1 Placer Initialization | Checksum: f290db51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246393 ; free virtual = 314177

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 128225a99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246167 ; free virtual = 313951

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245554 ; free virtual = 313339

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 28cf3b275

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245560 ; free virtual = 313345
Phase 2 Global Placement | Checksum: 16a22319c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313357

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a22319c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245566 ; free virtual = 313351

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 248684246

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245437 ; free virtual = 313222

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 246b97155

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313186

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184cdf4d0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245399 ; free virtual = 313184

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28c6f0a06

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245076 ; free virtual = 312861

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26428b87a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312849

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f455b8e5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245062 ; free virtual = 312847
Phase 3 Detail Placement | Checksum: 1f455b8e5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245061 ; free virtual = 312846

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ac5ccdb7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fsm0/pe_reg[6]_rep__6_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net fsm0/pe_reg[10]_0[3], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net fsm0/pe_reg[10]_0[5], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ac5ccdb7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244736 ; free virtual = 312522
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.897. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12afcf4e9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244739 ; free virtual = 312525
Phase 4.1 Post Commit Optimization | Checksum: 12afcf4e9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244689 ; free virtual = 312475

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12afcf4e9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244683 ; free virtual = 312468

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12afcf4e9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244757 ; free virtual = 312543

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244758 ; free virtual = 312543
Phase 4.4 Final Placement Cleanup | Checksum: fdb7d248

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244758 ; free virtual = 312543
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fdb7d248

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244758 ; free virtual = 312543
Ending Placer Task | Checksum: ecfa1a3f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244775 ; free virtual = 312561
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244776 ; free virtual = 312561
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244738 ; free virtual = 312523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244720 ; free virtual = 312508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244704 ; free virtual = 312507
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312464
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a4abc356 ConstDB: 0 ShapeSum: 484e56e9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f6832a9e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246707 ; free virtual = 314490
Post Restoration Checksum: NetGraph: 9563d9ff NumContArr: 611f509f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6832a9e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246674 ; free virtual = 314457

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6832a9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246619 ; free virtual = 314402

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6832a9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246615 ; free virtual = 314398
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f1ccfbdf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246421 ; free virtual = 314205
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.097  | TNS=0.000  | WHS=-0.103 | THS=-11.234|

Phase 2 Router Initialization | Checksum: 266e11fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246343 ; free virtual = 314127

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1df459d5b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246115 ; free virtual = 313899

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2385
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19f0c4798

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246380 ; free virtual = 314163
Phase 4 Rip-up And Reroute | Checksum: 19f0c4798

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246377 ; free virtual = 314160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19f0c4798

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246375 ; free virtual = 314158

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19f0c4798

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246370 ; free virtual = 314153
Phase 5 Delay and Skew Optimization | Checksum: 19f0c4798

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246355 ; free virtual = 314138

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186d55e14

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246368 ; free virtual = 314151
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.184  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 237cd821d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246371 ; free virtual = 314154
Phase 6 Post Hold Fix | Checksum: 237cd821d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246367 ; free virtual = 314150

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.90116 %
  Global Horizontal Routing Utilization  = 5.65154 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 221f38e42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246367 ; free virtual = 314150

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 221f38e42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246368 ; free virtual = 314151

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fc3209d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246199 ; free virtual = 313982

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.184  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fc3209d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313986
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246240 ; free virtual = 314023

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246239 ; free virtual = 314022
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246228 ; free virtual = 314011
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246018 ; free virtual = 313807
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 246015 ; free virtual = 313820
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.578 ; gain = 0.000 ; free physical = 245737 ; free virtual = 313520
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2990.609 ; gain = 0.000 ; free physical = 245055 ; free virtual = 312840
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:29:48 2022...
