	component my_sys_intel_noc_clock_ctrl_0 is
		port (
			refclk     : in  std_logic := 'X'; -- clk
			pll_lock_o : out std_logic         -- pll_lock_o
		);
	end component my_sys_intel_noc_clock_ctrl_0;

