{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624099578603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624099578603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 13:46:18 2021 " "Processing started: Sat Jun 19 13:46:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624099578603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624099578603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624099578603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624099579053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/twoscomplement/twoscomplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/twoscomplement/twoscomplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-logic " "Found design unit 1: TwosComplement-logic" {  } { { "../TwosComplement/TwosComplement.vhd" "" { Text "D:/University/Architecture/Project 3/TwosComplement/TwosComplement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579484 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../TwosComplement/TwosComplement.vhd" "" { Text "D:/University/Architecture/Project 3/TwosComplement/TwosComplement.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/trapunit/trapunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/trapunit/trapunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trapUnit-behav " "Found design unit 1: trapUnit-behav" {  } { { "../TrapUnit/TrapUnit.vhd" "" { Text "D:/University/Architecture/Project 3/TrapUnit/TrapUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579486 ""} { "Info" "ISGN_ENTITY_NAME" "1 trapUnit " "Found entity 1: trapUnit" {  } { { "../TrapUnit/TrapUnit.vhd" "" { Text "D:/University/Architecture/Project 3/TrapUnit/TrapUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/signextender/signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/signextender/signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtender-logic " "Found design unit 1: signExtender-logic" {  } { { "../SignExtender/SignExtender.vhd" "" { Text "D:/University/Architecture/Project 3/SignExtender/SignExtender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579488 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "../SignExtender/SignExtender.vhd" "" { Text "D:/University/Architecture/Project 3/SignExtender/SignExtender.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/selector/selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/selector/selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-behav " "Found design unit 1: selector-behav" {  } { { "../Selector/Selector.vhd" "" { Text "D:/University/Architecture/Project 3/Selector/Selector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579490 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "../Selector/Selector.vhd" "" { Text "D:/University/Architecture/Project 3/Selector/Selector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/register_mem_wb/register_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/register_mem_wb/register_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_MEM_WB-behav " "Found design unit 1: register_MEM_WB-behav" {  } { { "../Register_MEM_WB/Register_MEM_WB.vhd" "" { Text "D:/University/Architecture/Project 3/Register_MEM_WB/Register_MEM_WB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579492 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_MEM_WB " "Found entity 1: register_MEM_WB" {  } { { "../Register_MEM_WB/Register_MEM_WB.vhd" "" { Text "D:/University/Architecture/Project 3/Register_MEM_WB/Register_MEM_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/register_if_id/register_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/register_if_id/register_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IF_ID-behav " "Found design unit 1: register_IF_ID-behav" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579493 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IF_ID " "Found entity 1: register_IF_ID" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/register_id_ex/register_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/register_id_ex/register_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ID_EX-behav " "Found design unit 1: register_ID_EX-behav" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579495 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_ID_EX " "Found entity 1: register_ID_EX" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/register_ex_mem/register_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/register_ex_mem/register_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_EX_MEM-behav " "Found design unit 1: register_EX_MEM-behav" {  } { { "../Register_EX_MEM/Register_EX_MEM.vhd" "" { Text "D:/University/Architecture/Project 3/Register_EX_MEM/Register_EX_MEM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579497 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_EX_MEM " "Found entity 1: register_EX_MEM" {  } { { "../Register_EX_MEM/Register_EX_MEM.vhd" "" { Text "D:/University/Architecture/Project 3/Register_EX_MEM/Register_EX_MEM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-logic " "Found design unit 1: regFile-logic" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579499 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/reg16b/reg16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/reg16b/reg16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16b-behav " "Found design unit 1: reg16b-behav" {  } { { "../Reg16b/Reg16b.vhd" "" { Text "D:/University/Architecture/Project 3/Reg16b/Reg16b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579501 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16b " "Found entity 1: reg16b" {  } { { "../Reg16b/Reg16b.vhd" "" { Text "D:/University/Architecture/Project 3/Reg16b/Reg16b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-logic " "Found design unit 1: reg16-logic" {  } { { "../Reg16/Reg16.vhd" "" { Text "D:/University/Architecture/Project 3/Reg16/Reg16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579502 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../Reg16/Reg16.vhd" "" { Text "D:/University/Architecture/Project 3/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behav " "Found design unit 1: reg0-behav" {  } { { "../Reg0/Reg0.vhd" "" { Text "D:/University/Architecture/Project 3/Reg0/Reg0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579504 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "../Reg0/Reg0.vhd" "" { Text "D:/University/Architecture/Project 3/Reg0/Reg0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myxor3/myxor3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myxor3/myxor3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myXOR3-logic " "Found design unit 1: myXOR3-logic" {  } { { "../MyXOR3/MyXOR3.vhd" "" { Text "D:/University/Architecture/Project 3/MyXOR3/MyXOR3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579506 ""} { "Info" "ISGN_ENTITY_NAME" "1 myXOR3 " "Found entity 1: myXOR3" {  } { { "../MyXOR3/MyXOR3.vhd" "" { Text "D:/University/Architecture/Project 3/MyXOR3/MyXOR3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myxor/myxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myxor/myxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myXOR-LogicFunc " "Found design unit 1: myXOR-LogicFunc" {  } { { "../myXOR/myXOR.vhd" "" { Text "D:/University/Architecture/Project 3/myXOR/myXOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579508 ""} { "Info" "ISGN_ENTITY_NAME" "1 myXOR " "Found entity 1: myXOR" {  } { { "../myXOR/myXOR.vhd" "" { Text "D:/University/Architecture/Project 3/myXOR/myXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myor16/myor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myor16/myor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyOR16-logic " "Found design unit 1: MyOR16-logic" {  } { { "../MyOR16/MyOR16.vhd" "" { Text "D:/University/Architecture/Project 3/MyOR16/MyOR16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579509 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyOR16 " "Found entity 1: MyOR16" {  } { { "../MyOR16/MyOR16.vhd" "" { Text "D:/University/Architecture/Project 3/MyOR16/MyOR16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myor3/myor3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myor3/myor3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myOR3-logic " "Found design unit 1: myOR3-logic" {  } { { "../MyOR3/MyOR3.vhd" "" { Text "D:/University/Architecture/Project 3/MyOR3/MyOR3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579511 ""} { "Info" "ISGN_ENTITY_NAME" "1 myOR3 " "Found entity 1: myOR3" {  } { { "../MyOR3/MyOR3.vhd" "" { Text "D:/University/Architecture/Project 3/MyOR3/MyOR3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/mynot16/mynot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/mynot16/mynot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myNOT16-logic " "Found design unit 1: myNOT16-logic" {  } { { "../MyNOT16/MyNOT16.vhd" "" { Text "D:/University/Architecture/Project 3/MyNOT16/MyNOT16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579513 ""} { "Info" "ISGN_ENTITY_NAME" "1 myNOT16 " "Found entity 1: myNOT16" {  } { { "../MyNOT16/MyNOT16.vhd" "" { Text "D:/University/Architecture/Project 3/MyNOT16/MyNOT16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/mymux8_1/mymux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/mymux8_1/mymux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymUX8_1-logic " "Found design unit 1: mymUX8_1-logic" {  } { { "../MyMUX8_1/myMUX8_1.vhd" "" { Text "D:/University/Architecture/Project 3/MyMUX8_1/myMUX8_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579515 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMUX8_1 " "Found entity 1: myMUX8_1" {  } { { "../MyMUX8_1/myMUX8_1.vhd" "" { Text "D:/University/Architecture/Project 3/MyMUX8_1/myMUX8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/mymux2_1_16/mymux2_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/mymux2_1_16/mymux2_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymUX2_1_16-logic " "Found design unit 1: mymUX2_1_16-logic" {  } { { "../MyMUX2_1_16/MyMUX2_1_16.vhd" "" { Text "D:/University/Architecture/Project 3/MyMUX2_1_16/MyMUX2_1_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579516 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMUX2_1_16 " "Found entity 1: myMUX2_1_16" {  } { { "../MyMUX2_1_16/MyMUX2_1_16.vhd" "" { Text "D:/University/Architecture/Project 3/MyMUX2_1_16/MyMUX2_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myand16/myand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myand16/myand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyAND16-logic " "Found design unit 1: MyAND16-logic" {  } { { "../MyAND16/MyAND16.vhd" "" { Text "D:/University/Architecture/Project 3/MyAND16/MyAND16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579518 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyAND16 " "Found entity 1: MyAND16" {  } { { "../MyAND16/MyAND16.vhd" "" { Text "D:/University/Architecture/Project 3/MyAND16/MyAND16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myand/myand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myand/myand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myAND-logic " "Found design unit 1: myAND-logic" {  } { { "../MyAND/MyAND.vhd" "" { Text "D:/University/Architecture/Project 3/MyAND/MyAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579519 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAND " "Found entity 1: myAND" {  } { { "../MyAND/MyAND.vhd" "" { Text "D:/University/Architecture/Project 3/MyAND/MyAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/myalu16_not/myalu16_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/myalu16_not/myalu16_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myALU16_NOT-logic " "Found design unit 1: myALU16_NOT-logic" {  } { { "../MyALU16_NOT/MyALU16_NOT.vhd" "" { Text "D:/University/Architecture/Project 3/MyALU16_NOT/MyALU16_NOT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579521 ""} { "Info" "ISGN_ENTITY_NAME" "1 myALU16_NOT " "Found entity 1: myALU16_NOT" {  } { { "../MyALU16_NOT/MyALU16_NOT.vhd" "" { Text "D:/University/Architecture/Project 3/MyALU16_NOT/MyALU16_NOT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/mux8to1/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/mux8to1/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-LogicFunc " "Found design unit 1: mux8to1-LogicFunc" {  } { { "../mux8to1/mux8to1.vhd" "" { Text "D:/University/Architecture/Project 3/mux8to1/mux8to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579523 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../mux8to1/mux8to1.vhd" "" { Text "D:/University/Architecture/Project 3/mux8to1/mux8to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/jumpad/jumpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/jumpad/jumpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jumpAD-logic " "Found design unit 1: jumpAD-logic" {  } { { "../JumpAD/JumpAD.vhd" "" { Text "D:/University/Architecture/Project 3/JumpAD/JumpAD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579525 ""} { "Info" "ISGN_ENTITY_NAME" "1 jumpAD " "Found entity 1: jumpAD" {  } { { "../JumpAD/JumpAD.vhd" "" { Text "D:/University/Architecture/Project 3/JumpAD/JumpAD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/jrselector/jrselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/jrselector/jrselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JRSelector-behav " "Found design unit 1: JRSelector-behav" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579526 ""} { "Info" "ISGN_ENTITY_NAME" "1 JRSelector " "Found entity 1: JRSelector" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/hazardunit/hazardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/hazardunit/hazardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardUnit-behav " "Found design unit 1: hazardUnit-behav" {  } { { "../HazardUnit/HazardUnit.vhd" "" { Text "D:/University/Architecture/Project 3/HazardUnit/HazardUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579528 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "../HazardUnit/HazardUnit.vhd" "" { Text "D:/University/Architecture/Project 3/HazardUnit/HazardUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/gatedclockdff/gatedclockdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/gatedclockdff/gatedclockdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GatedClockDFF-logic " "Found design unit 1: GatedClockDFF-logic" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 3/GatedClockDFF/GatedClockDFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579530 ""} { "Info" "ISGN_ENTITY_NAME" "1 GatedClockDFF " "Found entity 1: GatedClockDFF" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 3/GatedClockDFF/GatedClockDFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/fulladder16/fulladder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/fulladder16/fulladder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder16-logic " "Found design unit 1: fulladder16-logic" {  } { { "../FullAdder16/FullAdder16.vhd" "" { Text "D:/University/Architecture/Project 3/FullAdder16/FullAdder16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579532 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder16 " "Found entity 1: fulladder16" {  } { { "../FullAdder16/FullAdder16.vhd" "" { Text "D:/University/Architecture/Project 3/FullAdder16/FullAdder16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-logic " "Found design unit 1: fulladder-logic" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/University/Architecture/Project 3/FullAdder/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579533 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/University/Architecture/Project 3/FullAdder/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/forwarder/forwarder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/forwarder/forwarder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarder-behav " "Found design unit 1: forwarder-behav" {  } { { "../Forwarder/Forwarder.vhd" "" { Text "D:/University/Architecture/Project 3/Forwarder/Forwarder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579535 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarder " "Found entity 1: forwarder" {  } { { "../Forwarder/Forwarder.vhd" "" { Text "D:/University/Architecture/Project 3/Forwarder/Forwarder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/decode3_8/decode3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/decode3_8/decode3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode3_8-logic " "Found design unit 1: decode3_8-logic" {  } { { "../Decode3_8/Decode3_8.vhd" "" { Text "D:/University/Architecture/Project 3/Decode3_8/Decode3_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579537 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode3_8 " "Found entity 1: decode3_8" {  } { { "../Decode3_8/Decode3_8.vhd" "" { Text "D:/University/Architecture/Project 3/Decode3_8/Decode3_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "../Controller/Controller.vhd" "" { Text "D:/University/Architecture/Project 3/Controller/Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579539 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/Controller.vhd" "" { Text "D:/University/Architecture/Project 3/Controller/Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/alucontrol/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/alucontrol/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluControl-behav " "Found design unit 1: aluControl-behav" {  } { { "../ALUControl/ALUControl.vhd" "" { Text "D:/University/Architecture/Project 3/ALUControl/ALUControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579541 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "../ALUControl/ALUControl.vhd" "" { Text "D:/University/Architecture/Project 3/ALUControl/ALUControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/project 3/alu16/alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/project 3/alu16/alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-logic " "Found design unit 1: ALU16-logic" {  } { { "../ALU16/ALU16.vhd" "" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579542 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "../ALU16/ALU16.vhd" "" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behav " "Found design unit 1: CPU-behav" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579545 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099579545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099579545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624099579584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_IDEX CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"clock_IDEX\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624099579586 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wasJumpOut_IDEX CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"wasJumpOut_IDEX\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624099579586 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJump_IDEX CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"isJump_IDEX\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624099579586 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJR_IDEX CPU.vhd(214) " "Verilog HDL or VHDL warning at CPU.vhd(214): object \"isJR_IDEX\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1624099579586 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fromData CPU.vhd(279) " "VHDL Process Statement warning at CPU.vhd(279): signal \"fromData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579587 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyData CPU.vhd(281) " "VHDL Process Statement warning at CPU.vhd(281): signal \"keyData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579587 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_EXMEM CPU.vhd(283) " "VHDL Process Statement warning at CPU.vhd(283): signal \"Result_EXMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579587 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_out1 CPU.vhd(310) " "VHDL Process Statement warning at CPU.vhd(310): signal \"sel_out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579590 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outPC CPU.vhd(312) " "VHDL Process Statement warning at CPU.vhd(312): signal \"outPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579591 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate16_IDEX CPU.vhd(320) " "VHDL Process Statement warning at CPU.vhd(320): signal \"immediate16_IDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579591 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_out2 CPU.vhd(322) " "VHDL Process Statement warning at CPU.vhd(322): signal \"sel_out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579591 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outInstruction CPU.vhd(337) " "VHDL Process Statement warning at CPU.vhd(337): signal \"outInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579592 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outInstruction CPU.vhd(339) " "VHDL Process Statement warning at CPU.vhd(339): signal \"outInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579592 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outInstruction CPU.vhd(341) " "VHDL Process Statement warning at CPU.vhd(341): signal \"outInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579592 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trapUnit trapUnit:Trap " "Elaborating entity \"trapUnit\" for hierarchy \"trapUnit:Trap\"" {  } { { "CPU.vhd" "Trap" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpAD jumpAD:JumpAddress " "Elaborating entity \"jumpAD\" for hierarchy \"jumpAD:JumpAddress\"" {  } { { "CPU.vhd" "JumpAddress" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extended JumpAD.vhd(28) " "VHDL Process Statement warning at JumpAD.vhd(28): signal \"extended\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JumpAD/JumpAD.vhd" "" { Text "D:/University/Architecture/Project 3/JumpAD/JumpAD.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579619 "|CPU|jumpAD:JumpAddress"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multed JumpAD.vhd(29) " "VHDL Process Statement warning at JumpAD.vhd(29): signal \"multed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JumpAD/JumpAD.vhd" "" { Text "D:/University/Architecture/Project 3/JumpAD/JumpAD.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579620 "|CPU|jumpAD:JumpAddress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRSelector JRSelector:JRSelect " "Elaborating entity \"JRSelector\" for hierarchy \"JRSelector:JRSelect\"" {  } { { "CPU.vhd" "JRSelect" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579621 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCP2AD JRSelector.vhd(25) " "VHDL Process Statement warning at JRSelector.vhd(25): signal \"PCP2AD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579621 "|CPU|JRSelector:JRSelect"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EjumpAD JRSelector.vhd(27) " "VHDL Process Statement warning at JRSelector.vhd(27): signal \"EjumpAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579622 "|CPU|JRSelector:JRSelect"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "branchAD JRSelector.vhd(29) " "VHDL Process Statement warning at JRSelector.vhd(29): signal \"branchAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579622 "|CPU|JRSelector:JRSelect"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCP2AD JRSelector.vhd(30) " "VHDL Process Statement warning at JRSelector.vhd(30): signal \"PCP2AD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../JRSelector/JRSelector.vhd" "" { Text "D:/University/Architecture/Project 3/JRSelector/JRSelector.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579622 "|CPU|JRSelector:JRSelect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16b reg16b:PCRegister " "Elaborating entity \"reg16b\" for hierarchy \"reg16b:PCRegister\"" {  } { { "CPU.vhd" "PCRegister" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_MEM_WB register_MEM_WB:RMEMWB " "Elaborating entity \"register_MEM_WB\" for hierarchy \"register_MEM_WB:RMEMWB\"" {  } { { "CPU.vhd" "RMEMWB" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_IF_ID register_IF_ID:RIFID " "Elaborating entity \"register_IF_ID\" for hierarchy \"register_IF_ID:RIFID\"" {  } { { "CPU.vhd" "RIFID" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPC Register_IF_ID.vhd(24) " "VHDL Process Statement warning at Register_IF_ID.vhd(24): signal \"inPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579627 "|CPU|register_IF_ID:RIFID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inInstruction Register_IF_ID.vhd(25) " "VHDL Process Statement warning at Register_IF_ID.vhd(25): signal \"inInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579627 "|CPU|register_IF_ID:RIFID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outPC Register_IF_ID.vhd(21) " "VHDL Process Statement warning at Register_IF_ID.vhd(21): inferring latch(es) for signal or variable \"outPC\", which holds its previous value in one or more paths through the process" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624099579627 "|CPU|register_IF_ID:RIFID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outInstruction Register_IF_ID.vhd(21) " "VHDL Process Statement warning at Register_IF_ID.vhd(21): inferring latch(es) for signal or variable \"outInstruction\", which holds its previous value in one or more paths through the process" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[0\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[0\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[1\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[1\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[2\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[2\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[3\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[3\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[4\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[4\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[5\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[5\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[6\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[6\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[7\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[7\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[8\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[8\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[9\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[9\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[10\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[10\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[11\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[11\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[12\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[12\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[13\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[13\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[14\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[14\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[15\] Register_IF_ID.vhd(21) " "Inferred latch for \"outInstruction\[15\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[0\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[0\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[1\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[1\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[2\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[2\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[3\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[3\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[4\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[4\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579628 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[5\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[5\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[6\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[6\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[7\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[7\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[8\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[8\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[9\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[9\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[10\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[10\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[11\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[11\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[12\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[12\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[13\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[13\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[14\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[14\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[15\] Register_IF_ID.vhd(21) " "Inferred latch for \"outPC\[15\]\" at Register_IF_ID.vhd(21)" {  } { { "../Register_IF_ID/Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099579629 "|CPU|register_IF_ID:RIFID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarder forwarder:Forward " "Elaborating entity \"forwarder\" for hierarchy \"forwarder:Forward\"" {  } { { "CPU.vhd" "Forward" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:Selector1 " "Elaborating entity \"selector\" for hierarchy \"selector:Selector1\"" {  } { { "CPU.vhd" "Selector1" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:ALUController " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:ALUController\"" {  } { { "CPU.vhd" "ALUController" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender signExtender:sign_extend " "Elaborating entity \"signExtender\" for hierarchy \"signExtender:sign_extend\"" {  } { { "CPU.vhd" "sign_extend" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Control " "Elaborating entity \"controller\" for hierarchy \"controller:Control\"" {  } { { "CPU.vhd" "Control" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU16:ALU " "Elaborating entity \"ALU16\" for hierarchy \"ALU16:ALU\"" {  } { { "CPU.vhd" "ALU" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement ALU16:ALU\|TwosComplement:G0 " "Elaborating entity \"TwosComplement\" for hierarchy \"ALU16:ALU\|TwosComplement:G0\"" {  } { { "../ALU16/ALU16.vhd" "G0" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myNOT16 ALU16:ALU\|TwosComplement:G0\|myNOT16:V0 " "Elaborating entity \"myNOT16\" for hierarchy \"ALU16:ALU\|TwosComplement:G0\|myNOT16:V0\"" {  } { { "../TwosComplement/TwosComplement.vhd" "V0" { Text "D:/University/Architecture/Project 3/TwosComplement/TwosComplement.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder16 ALU16:ALU\|fulladder16:V0 " "Elaborating entity \"fulladder16\" for hierarchy \"ALU16:ALU\|fulladder16:V0\"" {  } { { "../ALU16/ALU16.vhd" "V0" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU16:ALU\|fulladder16:V0\|fulladder:V0 " "Elaborating entity \"fulladder\" for hierarchy \"ALU16:ALU\|fulladder16:V0\|fulladder:V0\"" {  } { { "../FullAdder16/FullAdder16.vhd" "V0" { Text "D:/University/Architecture/Project 3/FullAdder16/FullAdder16.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXOR3 ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myXOR3:V0 " "Elaborating entity \"myXOR3\" for hierarchy \"ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myXOR3:V0\"" {  } { { "../FullAdder/FullAdder.vhd" "V0" { Text "D:/University/Architecture/Project 3/FullAdder/FullAdder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAND ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myAND:V1 " "Elaborating entity \"myAND\" for hierarchy \"ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myAND:V1\"" {  } { { "../FullAdder/FullAdder.vhd" "V1" { Text "D:/University/Architecture/Project 3/FullAdder/FullAdder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myOR3 ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myOR3:V4 " "Elaborating entity \"myOR3\" for hierarchy \"ALU16:ALU\|fulladder16:V0\|fulladder:V0\|myOR3:V4\"" {  } { { "../FullAdder/FullAdder.vhd" "V4" { Text "D:/University/Architecture/Project 3/FullAdder/FullAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXOR ALU16:ALU\|fulladder16:V0\|myXOR:Overflow " "Elaborating entity \"myXOR\" for hierarchy \"ALU16:ALU\|fulladder16:V0\|myXOR:Overflow\"" {  } { { "../FullAdder16/FullAdder16.vhd" "Overflow" { Text "D:/University/Architecture/Project 3/FullAdder16/FullAdder16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyAND16 ALU16:ALU\|MyAND16:V1 " "Elaborating entity \"MyAND16\" for hierarchy \"ALU16:ALU\|MyAND16:V1\"" {  } { { "../ALU16/ALU16.vhd" "V1" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyOR16 ALU16:ALU\|MyOR16:V2 " "Elaborating entity \"MyOR16\" for hierarchy \"ALU16:ALU\|MyOR16:V2\"" {  } { { "../ALU16/ALU16.vhd" "V2" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMUX2_1_16 ALU16:ALU\|myMUX2_1_16:V3 " "Elaborating entity \"myMUX2_1_16\" for hierarchy \"ALU16:ALU\|myMUX2_1_16:V3\"" {  } { { "../ALU16/ALU16.vhd" "V3" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU16_NOT ALU16:ALU\|myALU16_NOT:V4 " "Elaborating entity \"myALU16_NOT\" for hierarchy \"ALU16:ALU\|myALU16_NOT:V4\"" {  } { { "../ALU16/ALU16.vhd" "V4" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMUX8_1 ALU16:ALU\|myMUX8_1:V5 " "Elaborating entity \"myMUX8_1\" for hierarchy \"ALU16:ALU\|myMUX8_1:V5\"" {  } { { "../ALU16/ALU16.vhd" "V5" { Text "D:/University/Architecture/Project 3/ALU16/ALU16.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit hazardUnit:Hazard " "Elaborating entity \"hazardUnit\" for hierarchy \"hazardUnit:Hazard\"" {  } { { "CPU.vhd" "Hazard" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:FileRegister " "Elaborating entity \"regFile\" for hierarchy \"regFile:FileRegister\"" {  } { { "CPU.vhd" "FileRegister" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode3_8 regFile:FileRegister\|decode3_8:G0 " "Elaborating entity \"decode3_8\" for hierarchy \"regFile:FileRegister\|decode3_8:G0\"" {  } { { "../RegFile/RegFile.vhd" "G0" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 regFile:FileRegister\|reg0:G1 " "Elaborating entity \"reg0\" for hierarchy \"regFile:FileRegister\|reg0:G1\"" {  } { { "../RegFile/RegFile.vhd" "G1" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 regFile:FileRegister\|reg16:G2 " "Elaborating entity \"reg16\" for hierarchy \"regFile:FileRegister\|reg16:G2\"" {  } { { "../RegFile/RegFile.vhd" "G2" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GatedClockDFF regFile:FileRegister\|reg16:G2\|GatedClockDFF:G0 " "Elaborating entity \"GatedClockDFF\" for hierarchy \"regFile:FileRegister\|reg16:G2\|GatedClockDFF:G0\"" {  } { { "../Reg16/Reg16.vhd" "G0" { Text "D:/University/Architecture/Project 3/Reg16/Reg16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 regFile:FileRegister\|mux8to1:G9 " "Elaborating entity \"mux8to1\" for hierarchy \"regFile:FileRegister\|mux8to1:G9\"" {  } { { "../RegFile/RegFile.vhd" "G9" { Text "D:/University/Architecture/Project 3/RegFile/RegFile.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ID_EX register_ID_EX:RIDEX " "Elaborating entity \"register_ID_EX\" for hierarchy \"register_ID_EX:RIDEX\"" {  } { { "CPU.vhd" "RIDEX" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_IDEX Register_ID_EX.vhd(21) " "VHDL Signal Declaration warning at Register_ID_EX.vhd(21): used implicit default value for signal \"clock_IDEX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isEOR Register_ID_EX.vhd(36) " "VHDL Process Statement warning at Register_ID_EX.vhd(36): signal \"isEOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wasJumpOut Register_ID_EX.vhd(37) " "VHDL Process Statement warning at Register_ID_EX.vhd(37): signal \"wasJumpOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isJump Register_ID_EX.vhd(38) " "VHDL Process Statement warning at Register_ID_EX.vhd(38): signal \"isJump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isJR Register_ID_EX.vhd(39) " "VHDL Process Statement warning at Register_ID_EX.vhd(39): signal \"isJR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isBranch Register_ID_EX.vhd(40) " "VHDL Process Statement warning at Register_ID_EX.vhd(40): signal \"isBranch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isR Register_ID_EX.vhd(41) " "VHDL Process Statement warning at Register_ID_EX.vhd(41): signal \"isR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isMFPC Register_ID_EX.vhd(42) " "VHDL Process Statement warning at Register_ID_EX.vhd(42): signal \"isMFPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUFunc Register_ID_EX.vhd(43) " "VHDL Process Statement warning at Register_ID_EX.vhd(43): signal \"ALUFunc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579896 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1Reg Register_ID_EX.vhd(44) " "VHDL Process Statement warning at Register_ID_EX.vhd(44): signal \"R1Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2Reg Register_ID_EX.vhd(45) " "VHDL Process Statement warning at Register_ID_EX.vhd(45): signal \"R2Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate16 Register_ID_EX.vhd(46) " "VHDL Process Statement warning at Register_ID_EX.vhd(46): signal \"immediate16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1AD Register_ID_EX.vhd(47) " "VHDL Process Statement warning at Register_ID_EX.vhd(47): signal \"R1AD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2AD Register_ID_EX.vhd(48) " "VHDL Process Statement warning at Register_ID_EX.vhd(48): signal \"R2AD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jumpShortAddr Register_ID_EX.vhd(49) " "VHDL Process Statement warning at Register_ID_EX.vhd(49): signal \"jumpShortAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isReadDigit Register_ID_EX.vhd(50) " "VHDL Process Statement warning at Register_ID_EX.vhd(50): signal \"isReadDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isPrintDigit Register_ID_EX.vhd(51) " "VHDL Process Statement warning at Register_ID_EX.vhd(51): signal \"isPrintDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isLW Register_ID_EX.vhd(52) " "VHDL Process Statement warning at Register_ID_EX.vhd(52): signal \"isLW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isSW Register_ID_EX.vhd(53) " "VHDL Process Statement warning at Register_ID_EX.vhd(53): signal \"isSW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Register_ID_EX/Register_ID_EX.vhd" "" { Text "D:/University/Architecture/Project 3/Register_ID_EX/Register_ID_EX.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624099579897 "|CPU|register_ID_EX:RIDEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_EX_MEM register_EX_MEM:REXMEM " "Elaborating entity \"register_EX_MEM\" for hierarchy \"register_EX_MEM:REXMEM\"" {  } { { "CPU.vhd" "REXMEM" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099579898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[0\] GND " "Pin \"regOUT\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[1\] GND " "Pin \"regOUT\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[2\] GND " "Pin \"regOUT\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[3\] GND " "Pin \"regOUT\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[4\] GND " "Pin \"regOUT\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[5\] GND " "Pin \"regOUT\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[6\] GND " "Pin \"regOUT\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[7\] GND " "Pin \"regOUT\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[8\] GND " "Pin \"regOUT\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[9\] GND " "Pin \"regOUT\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[10\] GND " "Pin \"regOUT\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[11\] GND " "Pin \"regOUT\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[12\] GND " "Pin \"regOUT\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[13\] GND " "Pin \"regOUT\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[14\] GND " "Pin \"regOUT\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[15\] GND " "Pin \"regOUT\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "D:/University/Architecture/Project 3/CPU/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099580959 "|CPU|regOUT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624099580959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624099582203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624099582203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624099582274 ""} { "Info" "ICUT_CUT_TM_OPINS" "227 " "Implemented 227 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624099582274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "895 " "Implemented 895 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624099582274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624099582274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624099582298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 13:46:22 2021 " "Processing ended: Sat Jun 19 13:46:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624099582298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624099582298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624099582298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624099582298 ""}
