#ifndef PnP_pnp_h
#define PnP_pnp_h

/*
    ***********************************************************************
    *                                                                     *
    *   Copyright (c) 1993 Intel Corporation                              *
    *   All Rights Reserved                                               *
    *                                                                     *
    *   INTEL CORPORATION PROPRIETARY INFORMATION                         *
    *                                                                     *
    *   This software is supplied under the terms of a licence agreement  *
    *   with Intel Corporation and may not be copied nor disclosed        *
    *   except in accordance with the terms of that agreement.            *
    *                                                                     *
    ***********************************************************************
*/


typedef struct {
  void *start;
  unsigned int count;
  unsigned int csum;
  unsigned int size;
  unsigned int comp_size;
} IMAGE_INFO;


extern int plug_n_play(int, int, int, int);
extern int pnp_getid(void);
extern int pnp_checksync(int);
extern int pnp_loadimage(IMAGE_INFO *);
extern void pnp_go(void);
extern int pnp_checkrom(void);
extern int pnp_getmac(void);
extern int pnp_ini(void);


/* 5/2/98:CP:removed.  Not used, and screwing up compiler line counting!
#define JOIN(s)  { 						\
		  int tmp_i; 					\
		  for (tmp_i=0;tmp_i<strlen(s); tmp_i++ ) {	\
 		    if (s[tmp_i]==' ') s[tmp_i]='_'; }		\
		 }

#define SPLIT(s) {						\
		  int tmp_j; 					\
		  for (tmp_j=0;tmp_j<strlen(s); tmp_j++ ) {	\
 		    if (s[tmp_j]=='_') s[tmp_j]=' '; }		\
		 }
*/
#define PNP_ADDR                        0x279
#define PNP_WR_DATA                     0xA79
#define PNP_RD_DATA                     0x207

#define PORT_80                         0x80

/* THESE ARE VERSION 1.0 ADDRESS PORT VALUES */

#define PNP_RD_DATA_PORT                0x00
#define PNP_SERIAL_ISOL                 0x01
#define PNP_CONFIG_CONTROL              0x02
#define PNP_WAKE                        0x03
#define PNP_RESOURCE_DATA               0x04
#define PNP_STATUS                      0x05
#define PNP_CARD_SELECT_NUMBER          0x06
#define PNP_LOGICAL_DEVICE_NUMBER       0x07

/* CARD LEVEL RESERVED 0x08..0x1F */
/* CARD LEVEL VENDOR DEFINED 0x20..0x2F */

#define PNP_ACTIVATE                    0x30
#define PNP_IO_RANGE_CHECK              0x31

/* LOGICAL DEVICE CONTROL RESERVED 0x32..0x37 */
/* LOGICAL DEVICE CONTROL VENDOR DEFINED 0x38..0x3F */

#define PNP_MEM_BASE_HIGH_DESC_0        0x40
#define PNP_MEM_BASE_LOW_DESC_0         0x41
#define PNP_MEM_CONTROL_DESC_0          0x42
#define PNP_MEM_ULIMIT_HIGH_DESC_0      0x43
#define PNP_MEM_ULIMIT_LOW_DESC_0       0x44

/* FILLER 0x45..0x47 */

#define PNP_MEM_BASE_HIGH_DESC_1        0x48
#define PNP_MEM_BASE_LOW_DESC_1         0x49
#define PNP_MEM_CONTROL_DESC_1          0x4A
#define PNP_MEM_ULIMIT_HIGH_DESC_1      0x4B
#define PNP_MEM_ULIMIT_LOW_DESC_1       0x4C

/* FILLER 0x4D..0x4F */

#define PNP_MEM_BASE_HIGH_DESC_2        0x50
#define PNP_MEM_BASE_LOW_DESC_2         0x51
#define PNP_MEM_CONTROL_DESC_2          0x52
#define PNP_MEM_ULIMIT_HIGH_DESC_2      0x53
#define PNP_MEM_ULIMIT_LOW_DESC_2       0x54

/* FILLER 0x55..0x57 */

#define PNP_MEM_BASE_HIGH_DESC_3        0x58
#define PNP_MEM_BASE_LOW_DESC_3         0x59
#define PNP_MEM_CONTROL_DESC_3          0x5A
#define PNP_MEM_ULIMIT_HIGH_DESC_3      0x5B
#define PNP_MEM_ULIMIT_LOW_DESC_3       0x5C

/* FILLER 0x5D..0x5F */

#define PNP_IO_BASE_HIGH_DESC_0         0x60
#define PNP_IO_BASE_LOW_DESC_0          0x61
#define PNP_IO_BASE_HIGH_DESC_1         0x62
#define PNP_IO_BASE_LOW_DESC_1          0x63
#define PNP_IO_BASE_HIGH_DESC_2         0x64
#define PNP_IO_BASE_LOW_DESC_2          0x65
#define PNP_IO_BASE_HIGH_DESC_3         0x66
#define PNP_IO_BASE_LOW_DESC_3          0x67
#define PNP_IO_BASE_HIGH_DESC_4         0x68
#define PNP_IO_BASE_LOW_DESC_4          0x69
#define PNP_IO_BASE_HIGH_DESC_5         0x6A
#define PNP_IO_BASE_LOW_DESC_5          0x6B
#define PNP_IO_BASE_HIGH_DESC_6         0x6C
#define PNP_IO_BASE_LOW_DESC_6          0x6D
#define PNP_IO_BASE_HIGH_DESC_7         0x6E
#define PNP_IO_BASE_LOW_DESC_7          0x6F

#define PNP_INTERRUPT_LEVEL_0           0x70
#define PNP_INTERRUPT_TYPE_0            0X71
#define PNP_INTERRUPT_LEVEL_1           0x72
#define PNP_INTERRUPT_TYPE_1            0x73

#define PNP_DMA_CHANNEL_0               0x74
#define PNP_DMA_CHANNEL_1               0x75

/* LOGICAL DEVICE CONFIG RESERVED 0x76..0xEF */
/* LOGICAL DEVICE VEWNDOR DEFINED 0xF0..0xFE */

#define PNP_RESERVED                    0xFF

/* PnP resuorce types */

#define SML_PNP_VERSION                 0x01
#define SML_LOGICAL_DEVICE_ID           0x02
#define SML_COMP_DEVICE_ID              0x03
#define SML_IRQ_FORMAT                  0x04
#define SML_DMA_FORMAT                  0x05
#define SML_STRT_DEP_FUNCTION           0x06
#define SML_END_DEP_FUNCTION            0x07
#define SML_IO_DESCRIPTOR               0x08
#define SML_FIXED_IO                    0x09
#define SML_VENDOR_DEFINED              0x0E
#define SML_END_TAG                     0x0F

/*      SML_RESERVED           0x0A-0x0E */

#define LRG_MEM_RANGE                   0x01
#define LRG_ID_STRING                   0x02
#define LRG_ID_UNICODE                  0x03
#define LRG_VENDOR_DEFINED              0x04

/* #define LRG_RESERVED         0x05-0x7F */

#endif
