Fitter report for final
Mon May 20 11:19:51 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. LAB Logic Elements
 23. LAB-wide Signals
 24. LAB Signals Sourced
 25. LAB Signals Sourced Out
 26. LAB Distinct Inputs
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing
 30. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon May 20 11:19:51 2019        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; final                                        ;
; Top-level Entity Name              ; final                                        ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,146 / 4,608 ( 25 % )                       ;
;     Total combinational functions  ; 1,146 / 4,608 ( 25 % )                       ;
;     Dedicated logic registers      ; 97 / 4,608 ( 2 % )                           ;
; Total registers                    ; 97                                           ;
; Total pins                         ; 15 / 89 ( 17 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1258 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1258 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1258    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/final.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 1,146 / 4,608 ( 25 % )      ;
;     -- Combinational with no register       ; 1049                        ;
;     -- Register only                        ; 0                           ;
;     -- Combinational with a register        ; 97                          ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 229                         ;
;     -- 3 input functions                    ; 334                         ;
;     -- <=2 input functions                  ; 583                         ;
;     -- Register only                        ; 0                           ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 744                         ;
;     -- arithmetic mode                      ; 402                         ;
;                                             ;                             ;
; Total registers*                            ; 97 / 4,851 ( 2 % )          ;
;     -- Dedicated logic registers            ; 97 / 4,608 ( 2 % )          ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )             ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 86 / 288 ( 30 % )           ;
; User inserted logic elements                ; 0                           ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 15 / 89 ( 17 % )            ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )              ;
; Global signals                              ; 5                           ;
; M4Ks                                        ; 0 / 26 ( 0 % )              ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )         ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )         ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )              ;
; PLLs                                        ; 0 / 2 ( 0 % )               ;
; Global clocks                               ; 5 / 8 ( 63 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%                ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 7%                ;
; Maximum fan-out node                        ; exchange:inst1|clk2~clkctrl ;
; Maximum fan-out                             ; 48                          ;
; Highest non-global fan-out signal           ; echo                        ;
; Highest non-global fan-out                  ; 38                          ;
; Total fan-out                               ; 3237                        ;
; Average fan-out                             ; 2.56                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk  ; 21    ; 1        ; 0            ; 6            ; 2           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; echo ; 31    ; 1        ; 0            ; 2            ; 3           ; 38                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; alarm  ; 32    ; 1        ; 0            ; 2            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; bsg[0] ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; bsg[1] ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; bsg[2] ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; bsg[3] ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qa     ; 135   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qb     ; 136   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qc     ; 137   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qd     ; 139   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qe     ; 141   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qf     ; 142   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; qg     ; 143   ; 2        ; 1            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; trig   ; 30    ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 19 ( 32 % )  ; 3.3V          ; --           ;
; 2        ; 11 / 23 ( 48 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 23 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 24 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; trig                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 41         ; 1        ; echo                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 42         ; 1        ; alarm                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; bsg[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; bsg[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 154        ; 2        ; bsg[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; bsg[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 162        ; 2        ; qa                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 163        ; 2        ; qb                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 164        ; 2        ; qc                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; qd                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; qe                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 167        ; 2        ; qf                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 168        ; 2        ; qg                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |final                                         ; 1146 (3)    ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 15   ; 0            ; 1049 (3)     ; 0 (0)             ; 97 (0)           ; |final                                                                                                                                                           ; work         ;
;    |exchange:inst1|                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |final|exchange:inst1                                                                                                                                            ; work         ;
;    |final_distance:inst9|                      ; 980 (0)     ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 952 (0)      ; 0 (0)             ; 28 (0)           ; |final|final_distance:inst9                                                                                                                                      ; work         ;
;       |average:inst1|                          ; 190 (39)    ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (11)     ; 0 (0)             ; 28 (28)          ; |final|final_distance:inst9|average:inst1                                                                                                                        ; work         ;
;          |lpm_divide:Div0|                     ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0                                                                                                        ; work         ;
;             |lpm_divide_gem:auto_generated|    ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated                                                                          ; work         ;
;                |sign_div_unsign_qlh:divider|   ; 151 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider                                              ; work         ;
;                   |alt_u_div_k2f:divider|      ; 151 (151)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (151)    ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider                        ; work         ;
;       |disout:inst3|                           ; 432 (17)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 432 (17)     ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                     ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0                                                                                                         ; work         ;
;             |lpm_divide_5dm:auto_generated|    ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                           ; work         ;
;                |sign_div_unsign_fkh:divider|   ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider                                               ; work         ;
;                   |alt_u_div_00f:divider|      ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider                         ; work         ;
;          |lpm_divide:Div1|                     ; 268 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1                                                                                                         ; work         ;
;             |lpm_divide_7so:auto_generated|    ; 268 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                                           ; work         ;
;                |abs_divider_kbg:divider|       ; 268 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                                   ; work         ;
;                   |add_sub_e6f:compl_add_quot| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|add_sub_e6f:compl_add_quot                        ; work         ;
;                   |alt_u_div_2re:divider|      ; 245 (149)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 245 (149)    ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider                             ; work         ;
;                      |add_sub_8dc:add_sub_16|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_16      ; work         ;
;                      |add_sub_8dc:add_sub_17|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_17      ; work         ;
;                      |add_sub_8dc:add_sub_18|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_18      ; work         ;
;                      |add_sub_8dc:add_sub_19|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_19      ; work         ;
;                      |add_sub_8dc:add_sub_20|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_20      ; work         ;
;                      |add_sub_8dc:add_sub_21|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_21      ; work         ;
;                      |add_sub_8dc:add_sub_22|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_22      ; work         ;
;                      |add_sub_8dc:add_sub_23|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_23      ; work         ;
;                      |add_sub_8dc:add_sub_24|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_24      ; work         ;
;                      |add_sub_8dc:add_sub_25|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_25      ; work         ;
;                      |add_sub_8dc:add_sub_26|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_26      ; work         ;
;                      |add_sub_8dc:add_sub_27|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_27      ; work         ;
;                      |add_sub_8dc:add_sub_28|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_28      ; work         ;
;                      |add_sub_8dc:add_sub_29|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_29      ; work         ;
;                      |add_sub_8dc:add_sub_30|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_30      ; work         ;
;                      |add_sub_8dc:add_sub_31|  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_31      ; work         ;
;                   |lpm_abs_ek9:my_abs_num|     ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_ek9:my_abs_num                            ; work         ;
;          |lpm_divide:Mod0|                     ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0                                                                                                         ; work         ;
;             |lpm_divide_a5m:auto_generated|    ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated                                                                           ; work         ;
;                |sign_div_unsign_hkh:divider|   ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider                                               ; work         ;
;                   |alt_u_div_40f:divider|      ; 99 (99)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider                         ; work         ;
;          |lpm_mult:Mult0|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_mult:Mult0                                                                                                          ; work         ;
;             |multcore:mult_core|               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core                                                                                       ; work         ;
;       |distance:inst|                          ; 358 (17)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 358 (17)     ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst                                                                                                                        ; work         ;
;          |lpm_divide:Div0|                     ; 341 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0                                                                                                        ; work         ;
;             |lpm_divide_pfm:auto_generated|    ; 341 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated                                                                          ; work         ;
;                |sign_div_unsign_5nh:divider|   ; 341 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (0)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                   |alt_u_div_nte:divider|      ; 341 (214)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (214)    ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider                        ; work         ;
;                      |add_sub_jec:add_sub_9|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9  ; work         ;
;                      |add_sub_kec:add_sub_10|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10 ; work         ;
;                      |add_sub_kec:add_sub_11|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11 ; work         ;
;                      |add_sub_kec:add_sub_12|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12 ; work         ;
;                      |add_sub_kec:add_sub_13|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13 ; work         ;
;                      |add_sub_kec:add_sub_14|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14 ; work         ;
;                      |add_sub_kec:add_sub_15|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15 ; work         ;
;                      |add_sub_kec:add_sub_16|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16 ; work         ;
;                      |add_sub_kec:add_sub_17|  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17 ; work         ;
;                      |add_sub_kec:add_sub_18|  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18 ; work         ;
;                      |add_sub_kec:add_sub_19|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19 ; work         ;
;                      |add_sub_kec:add_sub_20|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20 ; work         ;
;    |keeptime:inst2|                            ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; |final|keeptime:inst2                                                                                                                                            ; work         ;
;    |pj6:inst15|                                ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; |final|pj6:inst15                                                                                                                                                ; work         ;
;    |scan_led3:inst3|                           ; 28 (0)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 4 (0)            ; |final|scan_led3:inst3                                                                                                                                           ; work         ;
;       |7449:inst3|                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |final|scan_led3:inst3|7449:inst3                                                                                                                                ; work         ;
;       |counter8:inst|                          ; 4 (1)       ; 4 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (1)            ; |final|scan_led3:inst3|counter8:inst                                                                                                                             ; work         ;
;          |74161:inst|                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |final|scan_led3:inst3|counter8:inst|74161:inst                                                                                                                  ; work         ;
;             |f74161:sub|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |final|scan_led3:inst3|counter8:inst|74161:inst|f74161:sub                                                                                                       ; work         ;
;       |decoder3_8:inst4|                       ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |final|scan_led3:inst3|decoder3_8:inst4                                                                                                                          ; work         ;
;          |74138:inst|                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |final|scan_led3:inst3|decoder3_8:inst4|74138:inst                                                                                                               ; work         ;
;       |mux4_3_1:inst5|                         ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |final|scan_led3:inst3|mux4_3_1:inst5                                                                                                                            ; work         ;
;    |statue:inst10|                             ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |final|statue:inst10                                                                                                                                             ; work         ;
;    |trig:inst|                                 ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 18 (18)          ; |final|trig:inst                                                                                                                                                 ; work         ;
;    |voice:inst5|                               ; 28 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 16 (0)           ; |final|voice:inst5                                                                                                                                               ; work         ;
;       |Fenpinqi:inst|                          ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 12 (12)          ; |final|voice:inst5|Fenpinqi:inst                                                                                                                                 ; work         ;
;       |Yinpin:inst2|                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |final|voice:inst5|Yinpin:inst2                                                                                                                                  ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Delay Chain Summary                                                             ;
+--------+----------+---------------+---------------+-----------------------+-----+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------+----------+---------------+---------------+-----------------------+-----+
; trig   ; Output   ; --            ; --            ; --                    ; --  ;
; alarm  ; Output   ; --            ; --            ; --                    ; --  ;
; qa     ; Output   ; --            ; --            ; --                    ; --  ;
; qb     ; Output   ; --            ; --            ; --                    ; --  ;
; qc     ; Output   ; --            ; --            ; --                    ; --  ;
; qd     ; Output   ; --            ; --            ; --                    ; --  ;
; qe     ; Output   ; --            ; --            ; --                    ; --  ;
; qf     ; Output   ; --            ; --            ; --                    ; --  ;
; qg     ; Output   ; --            ; --            ; --                    ; --  ;
; bsg[3] ; Output   ; --            ; --            ; --                    ; --  ;
; bsg[2] ; Output   ; --            ; --            ; --                    ; --  ;
; bsg[1] ; Output   ; --            ; --            ; --                    ; --  ;
; bsg[0] ; Output   ; --            ; --            ; --                    ; --  ;
; clk    ; Input    ; 0             ; 0             ; --                    ; --  ;
; echo   ; Input    ; 6             ; 6             ; --                    ; --  ;
+--------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                               ;                   ;         ;
; echo                                                                                                                                                                              ;                   ;         ;
;      - final_distance:inst9|distance:inst|Add0~30                                                                                                                                 ; 0                 ; 6       ;
;      - final_distance:inst9|distance:inst|Add0~28                                                                                                                                 ; 0                 ; 6       ;
;      - final_distance:inst9|distance:inst|Add0~26                                                                                                                                 ; 0                 ; 6       ;
;      - final_distance:inst9|distance:inst|Add0~24                                                                                                                                 ; 0                 ; 6       ;
;      - keeptime:inst2|js[3]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[2]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[1]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[15]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[14]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[13]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[12]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[11]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[10]                                                                                                                                                      ; 0                 ; 6       ;
;      - keeptime:inst2|js[9]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[8]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[7]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[6]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[5]                                                                                                                                                       ; 0                 ; 6       ;
;      - keeptime:inst2|js[4]                                                                                                                                                       ; 0                 ; 6       ;
;      - final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[0]~22 ; 0                 ; 6       ;
;      - keeptime:inst2|dout[11]~0                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[15]~1                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[10]~2                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[14]~3                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[9]~4                                                                                                                                                   ; 0                 ; 6       ;
;      - keeptime:inst2|dout[13]~5                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[8]~6                                                                                                                                                   ; 0                 ; 6       ;
;      - keeptime:inst2|dout[12]~7                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[7]~8                                                                                                                                                   ; 0                 ; 6       ;
;      - keeptime:inst2|dout[6]~9                                                                                                                                                   ; 0                 ; 6       ;
;      - keeptime:inst2|dout[5]~10                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[4]~11                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[3]~12                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[2]~13                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[1]~14                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|dout[0]~15                                                                                                                                                  ; 0                 ; 6       ;
;      - keeptime:inst2|js[0]~45                                                                                                                                                    ; 0                 ; 6       ;
;      - final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[187]~76                        ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                ;
+---------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Name                                        ; Location          ; Fan-Out ; Usage               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; clk                                         ; PIN_21            ; 2       ; Clock               ; no     ; --                   ; --               ; --                        ;
; clk                                         ; PIN_21            ; 5       ; Clock               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; echo                                        ; PIN_31            ; 38      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
; exchange:inst1|clk2                         ; LCFF_X22_Y6_N27   ; 4       ; Clock               ; no     ; --                   ; --               ; --                        ;
; exchange:inst1|clk2                         ; LCFF_X22_Y6_N27   ; 48      ; Clock               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; final_distance:inst9|average:inst1|Equal0~1 ; LCCOMB_X18_Y7_N2  ; 23      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
; final_distance:inst9|average:inst1|Equal1~0 ; LCCOMB_X18_Y6_N30 ; 14      ; Sync. clear         ; no     ; --                   ; --               ; --                        ;
; inst6                                       ; LCCOMB_X14_Y8_N16 ; 9       ; Clock               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; scan_led3:inst3|counter8:inst|inst3         ; LCFF_X9_Y13_N23   ; 3       ; Async. clear        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; trig:inst|ql                                ; LCFF_X21_Y3_N1    ; 10      ; Clock               ; no     ; --                   ; --               ; --                        ;
; trig:inst|ql                                ; LCFF_X21_Y3_N1    ; 35      ; Async. clear, Clock ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; voice:inst5|Fenpinqi:inst|clk2              ; LCFF_X14_Y4_N5    ; 6       ; Clock               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------+-------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; clk                                 ; PIN_21            ; 5       ; Global Clock         ; GCLK3            ; --                        ;
; exchange:inst1|clk2                 ; LCFF_X22_Y6_N27   ; 48      ; Global Clock         ; GCLK4            ; --                        ;
; inst6                               ; LCCOMB_X14_Y8_N16 ; 9       ; Global Clock         ; GCLK5            ; --                        ;
; scan_led3:inst3|counter8:inst|inst3 ; LCFF_X9_Y13_N23   ; 3       ; Global Clock         ; GCLK1            ; --                        ;
; trig:inst|ql                        ; LCFF_X21_Y3_N1    ; 35      ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; echo                                                                                                                                                                        ; 38      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[11]~16 ; 30      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[11]~16 ; 29      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[11]~16 ; 29      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[11]~16 ; 29      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[11]~16 ; 29      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[11]~16 ; 29      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[11]~16 ; 28      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[11]~16 ; 28      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18|result_int[11]~16 ; 27      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[10]~14  ; 26      ;
; final_distance:inst9|average:inst1|Equal0~1                                                                                                                                 ; 23      ;
; final_distance:inst9|disout:inst3|Add0~32                                                                                                                                   ; 22      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~10                ; 21      ;
; final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[7]~12                ; 20      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~12                ; 18      ;
; final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[11]~16 ; 17      ;
; final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_5_result_int[6]~10                ; 17      ;
; final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[8]~14                ; 16      ;
; final_distance:inst9|average:inst1|average[6]                                                                                                                               ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_2~12                                  ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_1~12                                  ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_12~12                                 ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_11~12                                 ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_10~12                                 ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_9~12                                  ; 15      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_8~12                                  ; 15      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_29|result_int[6]~10       ; 15      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_28|result_int[6]~10       ; 15      ;
; final_distance:inst9|average:inst1|Equal1~0                                                                                                                                 ; 14      ;
; final_distance:inst9|average:inst1|average[7]                                                                                                                               ; 14      ;
; final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider|op_7~10                                  ; 14      ;
; final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_4_result_int[5]~8                 ; 14      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_27|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_26|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_25|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_24|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_23|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_22|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_21|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_20|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_19|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_18|result_int[6]~10       ; 13      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_17|result_int[6]~10       ; 13      ;
; final_distance:inst9|average:inst1|average[3]                                                                                                                               ; 12      ;
; final_distance:inst9|average:inst1|average[4]                                                                                                                               ; 12      ;
; final_distance:inst9|average:inst1|average[5]                                                                                                                               ; 12      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_30|result_int[6]~10       ; 12      ;
; final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_16|result_int[6]~10       ; 12      ;
; final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_3_result_int[4]~6                 ; 11      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,239 / 15,666 ( 8 % ) ;
; C16 interconnects          ; 2 / 812 ( < 1 % )      ;
; C4 interconnects           ; 516 / 11,424 ( 5 % )   ;
; Direct links               ; 365 / 15,666 ( 2 % )   ;
; Global clocks              ; 5 / 8 ( 63 % )         ;
; Local interconnects        ; 460 / 4,608 ( 10 % )   ;
; R24 interconnects          ; 5 / 652 ( < 1 % )      ;
; R4 interconnects           ; 623 / 13,328 ( 5 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.33) ; Number of LABs  (Total = 86) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 4                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 60                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.28) ; Number of LABs  (Total = 86) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 4                            ;
; 1 Clock                            ; 12                           ;
; 1 Clock enable                     ; 5                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.71) ; Number of LABs  (Total = 86) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 6                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 2                            ;
; 10                                           ; 3                            ;
; 11                                           ; 3                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 5                            ;
; 15                                           ; 26                           ;
; 16                                           ; 20                           ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.07) ; Number of LABs  (Total = 86) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 8                            ;
; 2                                               ; 4                            ;
; 3                                               ; 3                            ;
; 4                                               ; 3                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 5                            ;
; 8                                               ; 6                            ;
; 9                                               ; 9                            ;
; 10                                              ; 6                            ;
; 11                                              ; 7                            ;
; 12                                              ; 8                            ;
; 13                                              ; 3                            ;
; 14                                              ; 1                            ;
; 15                                              ; 5                            ;
; 16                                              ; 10                           ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.57) ; Number of LABs  (Total = 86) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 7                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 9                            ;
; 15                                           ; 7                            ;
; 16                                           ; 4                            ;
; 17                                           ; 4                            ;
; 18                                           ; 6                            ;
; 19                                           ; 12                           ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; I/O,clk              ; 82.9357           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 20 11:19:45 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final
Info: Selected device EP2C5T144C8 for design "final"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node exchange:inst1|clk2
Info: Automatically promoted node exchange:inst1|clk2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node trig:inst|ql
        Info: Destination node exchange:inst1|clk2~2
        Info: Destination node voice:inst5|Fenpinqi:inst|clk2
Info: Automatically promoted node trig:inst|ql 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node final_distance:inst9|average:inst1|average[8]
        Info: Destination node final_distance:inst9|average:inst1|average[7]
        Info: Destination node final_distance:inst9|average:inst1|average[6]
        Info: Destination node final_distance:inst9|average:inst1|average[5]
        Info: Destination node final_distance:inst9|average:inst1|average[4]
        Info: Destination node final_distance:inst9|average:inst1|average[3]
        Info: Destination node final_distance:inst9|average:inst1|average[2]
        Info: Destination node final_distance:inst9|average:inst1|average[1]
        Info: Destination node final_distance:inst9|average:inst1|average[0]
Info: Automatically promoted node inst6 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pj6:inst15|clk3~1
Info: Automatically promoted node scan_led3:inst3|counter8:inst|inst3 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -58.721 ns between source register "keeptime:inst2|js[8]" and destination register "final_distance:inst9|average:inst1|count[13]"
    Info: + Largest register to register requirement is 2.396 ns
    Info:   Shortest clock path from clock "clk" to destination register is 9.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'exchange:inst1|clk2'
        Info: 3: + IC(1.165 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'trig:inst|ql'
        Info: 4: + IC(2.147 ns) + CELL(0.000 ns) = 7.759 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'trig:inst|ql~clkctrl'
        Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 9.257 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'final_distance:inst9|average:inst1|count[13]'
        Info: Total cell delay = 3.460 ns ( 37.38 % )
        Info: Total interconnect delay = 5.797 ns ( 62.62 % )
    Info:   Longest clock path from clock "clk" to destination register is 9.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'exchange:inst1|clk2'
        Info: 3: + IC(1.165 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'trig:inst|ql'
        Info: 4: + IC(2.147 ns) + CELL(0.000 ns) = 7.759 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'trig:inst|ql~clkctrl'
        Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 9.257 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'final_distance:inst9|average:inst1|count[13]'
        Info: Total cell delay = 3.460 ns ( 37.38 % )
        Info: Total interconnect delay = 5.797 ns ( 62.62 % )
    Info:   Shortest clock path from clock "clk" to source register is 7.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'exchange:inst1|clk2'
        Info: 3: + IC(2.122 ns) + CELL(0.000 ns) = 5.599 ns; Loc. = Unassigned; Fanout = 48; COMB Node = 'exchange:inst1|clk2~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.097 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'keeptime:inst2|js[8]'
        Info: Total cell delay = 2.490 ns ( 35.09 % )
        Info: Total interconnect delay = 4.607 ns ( 64.91 % )
    Info:   Longest clock path from clock "clk" to source register is 7.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.653 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'exchange:inst1|clk2'
        Info: 3: + IC(2.122 ns) + CELL(0.000 ns) = 5.599 ns; Loc. = Unassigned; Fanout = 48; COMB Node = 'exchange:inst1|clk2~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.097 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'keeptime:inst2|js[8]'
        Info: Total cell delay = 2.490 ns ( 35.09 % )
        Info: Total interconnect delay = 4.607 ns ( 64.91 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 61.117 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'keeptime:inst2|js[8]'
        Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'keeptime:inst2|dout[8]~6'
        Info: 3: + IC(1.320 ns) + CELL(0.596 ns) = 2.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~11'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.969 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.055 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~15'
        Info: 7: + IC(0.107 ns) + CELL(0.086 ns) = 3.248 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~17'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.334 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~19'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 3.840 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'final_distance:inst9|distance:inst|Add0~20'
        Info: 10: + IC(1.250 ns) + CELL(0.621 ns) = 5.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[3]~1'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[4]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[5]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.969 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[6]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 6.055 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[7]~9'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.141 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[8]~11'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.227 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[9]~13'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 6.733 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[10]~14'
        Info: 18: + IC(0.902 ns) + CELL(0.624 ns) = 8.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[103]~248'
        Info: 19: + IC(1.294 ns) + CELL(0.621 ns) = 10.174 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[5]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 10.260 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[6]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 10.346 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[7]~9'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 10.432 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[8]~11'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 10.518 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[9]~13'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 10.604 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[10]~15'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 11.110 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[11]~16'
        Info: 26: + IC(1.711 ns) + CELL(0.206 ns) = 13.027 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[116]~784'
        Info: 27: + IC(1.669 ns) + CELL(0.621 ns) = 15.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[7]~9'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 15.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[8]~11'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 15.489 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[9]~13'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 15.575 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[10]~15'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 16.081 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[11]~16'
        Info: 32: + IC(1.278 ns) + CELL(0.206 ns) = 17.565 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[125]~787'
        Info: 33: + IC(1.669 ns) + CELL(0.621 ns) = 19.855 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[5]~5'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 19.941 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[6]~7'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 20.027 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[7]~9'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 20.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[8]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 20.199 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[9]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 20.285 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[10]~15'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 20.791 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[11]~16'
        Info: 40: + IC(1.696 ns) + CELL(0.202 ns) = 22.689 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[137]~192'
        Info: 41: + IC(1.693 ns) + CELL(0.596 ns) = 24.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[6]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.064 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[7]~9'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.150 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[8]~11'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.236 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[9]~13'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.322 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[10]~15'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 25.828 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[11]~16'
        Info: 47: + IC(1.693 ns) + CELL(0.202 ns) = 27.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[147]~171'
        Info: 48: + IC(1.321 ns) + CELL(0.596 ns) = 29.640 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[5]~5'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 29.726 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[6]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 29.812 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[7]~9'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 29.898 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[8]~11'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 29.984 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[9]~13'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 30.070 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[10]~15'
        Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 30.576 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[11]~16'
        Info: 55: + IC(1.320 ns) + CELL(0.202 ns) = 32.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[157]~150'
        Info: 56: + IC(1.321 ns) + CELL(0.596 ns) = 34.015 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[4]~3'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 34.101 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[5]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 34.187 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[6]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 34.273 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[7]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 34.359 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[8]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 34.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[9]~13'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 34.531 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[10]~15'
        Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 35.037 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[11]~16'
        Info: 64: + IC(1.686 ns) + CELL(0.202 ns) = 36.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[168]~128'
        Info: 65: + IC(1.321 ns) + CELL(0.596 ns) = 38.842 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[4]~3'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 38.928 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[5]~5'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 39.014 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[6]~7'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 39.100 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[7]~9'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 39.186 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[8]~11'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 39.272 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[9]~13'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 39.358 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[10]~15'
        Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 39.864 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[11]~16'
        Info: 73: + IC(1.321 ns) + CELL(0.202 ns) = 41.387 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[179]~106'
        Info: 74: + IC(1.321 ns) + CELL(0.596 ns) = 43.304 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[4]~3'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 43.390 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[5]~5'
        Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 43.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[6]~7'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 43.562 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[7]~9'
        Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 43.648 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[8]~11'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 43.734 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[9]~13'
        Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 43.820 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[10]~15'
        Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 44.326 ns; Loc. = Unassigned; Fanout = 31; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[11]~16'
        Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 46.230 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[196]~758'
        Info: 83: + IC(1.666 ns) + CELL(0.621 ns) = 48.517 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18|result_int[10]~15'
        Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 49.023 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18|result_int[11]~16'
        Info: 85: + IC(1.339 ns) + CELL(0.202 ns) = 50.564 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[201]~62'
        Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 52.481 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[4]~3'
        Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 52.567 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[5]~5'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 52.653 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[6]~7'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 52.739 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[7]~9'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 52.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[8]~11'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 52.911 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[9]~13'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 52.997 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[10]~15'
        Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 53.503 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[11]~16'
        Info: 94: + IC(1.321 ns) + CELL(0.202 ns) = 55.026 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[212]~40'
        Info: 95: + IC(1.321 ns) + CELL(0.596 ns) = 56.943 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[4]~3'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 57.029 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[5]~5'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 57.115 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[6]~7'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 57.201 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[7]~9'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 57.287 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[8]~11'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 57.373 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[9]~13'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 57.459 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[10]~15'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 57.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[11]~16'
        Info: 103: + IC(0.885 ns) + CELL(0.621 ns) = 59.471 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[0]~29'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 59.557 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[1]~31'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 59.643 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[2]~33'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 59.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[3]~35'
        Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 59.815 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[4]~37'
        Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 59.901 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[5]~39'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 59.987 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[6]~41'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 60.073 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[7]~43'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 60.159 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[8]~45'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 60.245 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[9]~47'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 60.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[10]~49'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 60.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[11]~51'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 60.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|average:inst1|count[12]~53'
        Info: 116: + IC(0.000 ns) + CELL(0.506 ns) = 61.009 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'final_distance:inst9|average:inst1|count[13]~54'
        Info: 117: + IC(0.000 ns) + CELL(0.108 ns) = 61.117 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'final_distance:inst9|average:inst1|count[13]'
        Info: Total cell delay = 25.603 ns ( 41.89 % )
        Info: Total interconnect delay = 35.514 ns ( 58.11 % )
Info: Estimated most critical path is register to register delay of 61.117 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y7; Fanout = 3; REG Node = 'keeptime:inst2|js[8]'
    Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X22_Y7; Fanout = 4; COMB Node = 'keeptime:inst2|dout[8]~6'
    Info: 3: + IC(1.320 ns) + CELL(0.596 ns) = 2.797 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~9'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.883 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~11'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.969 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~13'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.055 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~15'
    Info: 7: + IC(0.107 ns) + CELL(0.086 ns) = 3.248 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~17'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.334 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|Add0~19'
    Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 3.840 ns; Loc. = LAB_X22_Y7; Fanout = 4; COMB Node = 'final_distance:inst9|distance:inst|Add0~20'
    Info: 10: + IC(1.250 ns) + CELL(0.621 ns) = 5.711 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[3]~1'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.797 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[4]~3'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.883 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[5]~5'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.969 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[6]~7'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 6.055 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[7]~9'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.141 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[8]~11'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.227 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[9]~13'
    Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 6.733 ns; Loc. = LAB_X24_Y7; Fanout = 26; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9|result_int[10]~14'
    Info: 18: + IC(0.902 ns) + CELL(0.624 ns) = 8.259 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[103]~248'
    Info: 19: + IC(1.294 ns) + CELL(0.621 ns) = 10.174 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[5]~5'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 10.260 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[6]~7'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 10.346 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[7]~9'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 10.432 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[8]~11'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 10.518 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[9]~13'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 10.604 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[10]~15'
    Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 11.110 ns; Loc. = LAB_X25_Y7; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10|result_int[11]~16'
    Info: 26: + IC(1.711 ns) + CELL(0.206 ns) = 13.027 ns; Loc. = LAB_X21_Y4; Fanout = 3; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[116]~784'
    Info: 27: + IC(1.669 ns) + CELL(0.621 ns) = 15.317 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[7]~9'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 15.403 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[8]~11'
    Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 15.489 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[9]~13'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 15.575 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[10]~15'
    Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 16.081 ns; Loc. = LAB_X24_Y6; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11|result_int[11]~16'
    Info: 32: + IC(1.278 ns) + CELL(0.206 ns) = 17.565 ns; Loc. = LAB_X21_Y6; Fanout = 3; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[125]~787'
    Info: 33: + IC(1.669 ns) + CELL(0.621 ns) = 19.855 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[5]~5'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 19.941 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[6]~7'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 20.027 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[7]~9'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 20.113 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[8]~11'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 20.199 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[9]~13'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 20.285 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[10]~15'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 20.791 ns; Loc. = LAB_X24_Y4; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12|result_int[11]~16'
    Info: 40: + IC(1.696 ns) + CELL(0.202 ns) = 22.689 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[137]~192'
    Info: 41: + IC(1.693 ns) + CELL(0.596 ns) = 24.978 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[6]~7'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.064 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[7]~9'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.150 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[8]~11'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.236 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[9]~13'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.322 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[10]~15'
    Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 25.828 ns; Loc. = LAB_X25_Y5; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13|result_int[11]~16'
    Info: 47: + IC(1.693 ns) + CELL(0.202 ns) = 27.723 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[147]~171'
    Info: 48: + IC(1.321 ns) + CELL(0.596 ns) = 29.640 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[5]~5'
    Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 29.726 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[6]~7'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 29.812 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[7]~9'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 29.898 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[8]~11'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 29.984 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[9]~13'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 30.070 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[10]~15'
    Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 30.576 ns; Loc. = LAB_X22_Y5; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14|result_int[11]~16'
    Info: 55: + IC(1.320 ns) + CELL(0.202 ns) = 32.098 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[157]~150'
    Info: 56: + IC(1.321 ns) + CELL(0.596 ns) = 34.015 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[4]~3'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 34.101 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[5]~5'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 34.187 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[6]~7'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 34.273 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[7]~9'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 34.359 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[8]~11'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 34.445 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[9]~13'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 34.531 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[10]~15'
    Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 35.037 ns; Loc. = LAB_X21_Y5; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15|result_int[11]~16'
    Info: 64: + IC(1.686 ns) + CELL(0.202 ns) = 36.925 ns; Loc. = LAB_X19_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[168]~128'
    Info: 65: + IC(1.321 ns) + CELL(0.596 ns) = 38.842 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[4]~3'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 38.928 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[5]~5'
    Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 39.014 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[6]~7'
    Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 39.100 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[7]~9'
    Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 39.186 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[8]~11'
    Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 39.272 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[9]~13'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 39.358 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[10]~15'
    Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 39.864 ns; Loc. = LAB_X20_Y5; Fanout = 30; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16|result_int[11]~16'
    Info: 73: + IC(1.321 ns) + CELL(0.202 ns) = 41.387 ns; Loc. = LAB_X19_Y4; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[179]~106'
    Info: 74: + IC(1.321 ns) + CELL(0.596 ns) = 43.304 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[4]~3'
    Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 43.390 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[5]~5'
    Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 43.476 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[6]~7'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 43.562 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[7]~9'
    Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 43.648 ns; Loc. = LAB_X20_Y3; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[8]~11'
    Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 43.734 ns; Loc. = LAB_X20_Y3; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[9]~13'
    Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 43.820 ns; Loc. = LAB_X20_Y3; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[10]~15'
    Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 44.326 ns; Loc. = LAB_X20_Y3; Fanout = 31; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17|result_int[11]~16'
    Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 46.230 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[196]~758'
    Info: 83: + IC(1.666 ns) + CELL(0.621 ns) = 48.517 ns; Loc. = LAB_X20_Y4; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18|result_int[10]~15'
    Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 49.023 ns; Loc. = LAB_X20_Y4; Fanout = 28; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18|result_int[11]~16'
    Info: 85: + IC(1.339 ns) + CELL(0.202 ns) = 50.564 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[201]~62'
    Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 52.481 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[4]~3'
    Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 52.567 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[5]~5'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 52.653 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[6]~7'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 52.739 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[7]~9'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 52.825 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[8]~11'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 52.911 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[9]~13'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 52.997 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[10]~15'
    Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 53.503 ns; Loc. = LAB_X20_Y6; Fanout = 18; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19|result_int[11]~16'
    Info: 94: + IC(1.321 ns) + CELL(0.202 ns) = 55.026 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|StageOut[212]~40'
    Info: 95: + IC(1.321 ns) + CELL(0.596 ns) = 56.943 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[4]~3'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 57.029 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[5]~5'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 57.115 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[6]~7'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 57.201 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[7]~9'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 57.287 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[8]~11'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 57.373 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[9]~13'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 57.459 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[10]~15'
    Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 57.965 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20|result_int[11]~16'
    Info: 103: + IC(0.885 ns) + CELL(0.621 ns) = 59.471 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[0]~29'
    Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 59.557 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[1]~31'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 59.643 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[2]~33'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 59.729 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[3]~35'
    Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 59.815 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[4]~37'
    Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 59.901 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[5]~39'
    Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 59.987 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[6]~41'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 60.073 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[7]~43'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 60.159 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[8]~45'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 60.245 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[9]~47'
    Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 60.331 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[10]~49'
    Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 60.417 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'final_distance:inst9|average:inst1|count[11]~51'
    Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 60.503 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|average:inst1|count[12]~53'
    Info: 116: + IC(0.000 ns) + CELL(0.506 ns) = 61.009 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'final_distance:inst9|average:inst1|count[13]~54'
    Info: 117: + IC(0.000 ns) + CELL(0.108 ns) = 61.117 ns; Loc. = LAB_X18_Y6; Fanout = 4; REG Node = 'final_distance:inst9|average:inst1|count[13]'
    Info: Total cell delay = 25.603 ns ( 41.89 % )
    Info: Total interconnect delay = 35.514 ns ( 58.11 % )
Info: Fitter routing operations beginning
Info: 2 (of 2595) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks.
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 13 output pins without output pin load capacitance assignment
    Info: Pin "trig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "alarm" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qa" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qb" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qc" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qe" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qf" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "qg" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bsg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bsg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bsg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bsg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin bsg[3] has VCC driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 287 megabytes
    Info: Processing ended: Mon May 20 11:19:52 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


