<profile>

<section name = "Vivado HLS Report for 'normalized_Loop_loop'" level="0">
<item name = "Date">Tue Mar 24 00:13:14 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">YCrCbGuass</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.18, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">345653, 345653, 345653, 345653, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height4_loop_weight4">345646, 345646, 48, 1, 1, 345600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 808</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 14, 4301, 5938</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 140</column>
<column name="Register">0, -, 758, 96</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 6, 4, 13</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ImgProcess_Top_ddmb6_U80">ImgProcess_Top_ddmb6, 0, 0, 3211, 3658</column>
<column name="ImgProcess_Top_dmhbi_U79">ImgProcess_Top_dmhbi, 0, 11, 317, 578</column>
<column name="ImgProcess_Top_dslbW_U78">ImgProcess_Top_dslbW, 0, 3, 445, 1149</column>
<column name="ImgProcess_Top_fpfYi_U75">ImgProcess_Top_fpfYi, 0, 0, 128, 277</column>
<column name="ImgProcess_Top_fpkbM_U76">ImgProcess_Top_fpkbM, 0, 0, 100, 138</column>
<column name="ImgProcess_Top_fpkbM_U77">ImgProcess_Top_fpkbM, 0, 0, 100, 138</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_170_p2">+, 0, 0, 26, 19, 1</column>
<column name="sh_assign_fu_219_p2">+, 0, 0, 19, 11, 12</column>
<column name="p_Val2_i_i_i_fu_305_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_59_i_i_i_fu_233_p2">-, 0, 0, 18, 10, 11</column>
<column name="ap_block_state8_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_flatten_fu_164_p2">icmp, 0, 0, 18, 19, 19</column>
<column name="tmp_61_i_i_i_fu_263_p2">lshr, 0, 0, 162, 54, 54</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state54_pp0_stage0_iter47">or, 0, 0, 8, 1, 1</column>
<column name="gray_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="sh_assign_1_fu_243_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_7_fu_297_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_62_i_i_i_fu_269_p2">shl, 0, 0, 474, 137, 137</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter47">9, 2, 1, 2</column>
<column name="gray_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_151_p0">15, 3, 64, 192</column>
<column name="indvar_flatten_reg_130">9, 2, 19, 38</column>
<column name="max_blk_n">9, 2, 1, 2</column>
<column name="min_blk_n">9, 2, 1, 2</column>
<column name="nor_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="sim_data_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_332">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_130">19, 0, 19, 0</column>
<column name="max_read_reg_317">64, 0, 64, 0</column>
<column name="min_read_reg_322">64, 0, 64, 0</column>
<column name="p_Result_s_reg_372">1, 0, 1, 0</column>
<column name="tmp_1_reg_356">32, 0, 32, 0</column>
<column name="tmp_26_i_i_reg_346">64, 0, 64, 0</column>
<column name="tmp_27_i_i_reg_351">64, 0, 64, 0</column>
<column name="tmp_29_i_i_reg_362">64, 0, 64, 0</column>
<column name="tmp_7_reg_377">8, 0, 8, 0</column>
<column name="tmp_i_i_reg_341">64, 0, 64, 0</column>
<column name="tmp_i_reg_327">64, 0, 64, 0</column>
<column name="x_assign_reg_367">64, 0, 64, 0</column>
<column name="exitcond_flatten_reg_332">64, 64, 1, 0</column>
<column name="tmp_1_reg_356">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, normalized_Loop_loop, return value</column>
<column name="max_dout">in, 64, ap_fifo, max, pointer</column>
<column name="max_empty_n">in, 1, ap_fifo, max, pointer</column>
<column name="max_read">out, 1, ap_fifo, max, pointer</column>
<column name="min_dout">in, 64, ap_fifo, min, pointer</column>
<column name="min_empty_n">in, 1, ap_fifo, min, pointer</column>
<column name="min_read">out, 1, ap_fifo, min, pointer</column>
<column name="sim_data_stream_V_dout">in, 32, ap_fifo, sim_data_stream_V, pointer</column>
<column name="sim_data_stream_V_empty_n">in, 1, ap_fifo, sim_data_stream_V, pointer</column>
<column name="sim_data_stream_V_read">out, 1, ap_fifo, sim_data_stream_V, pointer</column>
<column name="nor_data_stream_V_din">out, 32, ap_fifo, nor_data_stream_V, pointer</column>
<column name="nor_data_stream_V_full_n">in, 1, ap_fifo, nor_data_stream_V, pointer</column>
<column name="nor_data_stream_V_write">out, 1, ap_fifo, nor_data_stream_V, pointer</column>
<column name="gray_data_stream_V_din">out, 8, ap_fifo, gray_data_stream_V, pointer</column>
<column name="gray_data_stream_V_full_n">in, 1, ap_fifo, gray_data_stream_V, pointer</column>
<column name="gray_data_stream_V_write">out, 1, ap_fifo, gray_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
