---
title: DmaCfgAndUse_MDD
linkTitle: DmaCfgAndUse_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>DmaCfgAndUse</strong></p>
<p><strong>Version:</strong> <strong>4.0</strong></p>
<p><strong>Release Date: 19-Feb-2018</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>SEPG,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA<br />
</strong></p>
<p><strong><u>Document Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 9%" />
<col style="width: 51%" />
<col style="width: 22%" />
<col style="width: 16%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Version</strong></td>
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>1.0</td>
<td>Initial Version</td>
<td>Avinash James</td>
<td>27-May-2016</td>
</tr>
<tr class="odd">
<td>2.0</td>
<td>Updated for corrected timing</td>
<td>Avinash James</td>
<td>08-Jun-2016</td>
</tr>
<tr class="even">
<td>3.0</td>
<td>Updated as per Design 3.0.0</td>
<td>Krzyszotf Byrski</td>
<td>05-Dec-2017</td>
</tr>
<tr class="odd">
<td>4.0</td>
<td>Updated design limitations and document template</td>
<td>Brionna Spencer</td>
<td>19-Feb-2018</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><strong><u>Table of Contents</u></strong></p>
<p><a href="#dmacfganduse-high-level-description">1 DmaCfgAndUse &amp; High-Level Description <span>5</span></a></p>
<p><a href="#design-details-of-software-module">2 Design details of software module <span>6</span></a></p>
<p><a href="#graphical-representation-of-dmacfganduse">2.1 Graphical representation of DmaCfgAndUse <span>6</span></a></p>
<p><a href="#data-flow-diagram">2.2 Data Flow Diagram <span>6</span></a></p>
<p><a href="#component-level-dfd">2.2.1 Component level DFD <span>6</span></a></p>
<p><a href="#function-level-dfd">2.2.2 Function level DFD <span>6</span></a></p>
<p><a href="#constant-data-dictionary">3 Constant Data Dictionary <span>7</span></a></p>
<p><a href="#program-fixed-constants">3.1 Program (fixed) Constants <span>7</span></a></p>
<p><a href="#embedded-constants">3.1.1 Embedded Constants <span>7</span></a></p>
<p><a href="#software-component-implementation">4 Software Component Implementation <span>8</span></a></p>
<p><a href="#sub-module-functions">4.1 Sub-Module Functions <span>8</span></a></p>
<p><a href="#init-dmacfganduseinit1">4.1.1 Init: DmaCfgAndUseInit1 <span>8</span></a></p>
<p><a href="#design-rationale">4.1.1.1 Design Rationale <span>8</span></a></p>
<p><a href="#module-outputs">4.1.1.2 Module Outputs <span>8</span></a></p>
<p><a href="#per-dmacfganduseper1">4.1.2 Per: DmaCfgAndUsePer1 <span>8</span></a></p>
<p><a href="#design-rationale-1">4.1.2.1 Design Rationale <span>8</span></a></p>
<p><a href="#store-module-inputs-to-local-copies">4.1.2.2 Store Module Inputs to Local copies <span>8</span></a></p>
<p><a href="#processing-of-function">4.1.2.3 (Processing of function) … <span>8</span></a></p>
<p><a href="#store-local-copy-of-outputs-into-module-outputs">4.1.2.4 Store Local copy of outputs into Module Outputs <span>8</span></a></p>
<p><a href="#server-runnables">4.2 Server Runnables <span>8</span></a></p>
<p><a href="#dmaena2millisectomotctrltrf">4.2.1 DmaEna2MilliSecToMotCtrlTrf <span>8</span></a></p>
<p><a href="#design-rationale-2">4.2.1.1 Design Rationale <span>8</span></a></p>
<p><a href="#processing-of-function-1">4.2.1.2 (Processing of function) … <span>8</span></a></p>
<p><a href="#dmawaitformotctrlto2millisectrf">4.2.2 DmaWaitForMotCtrlTo2MilliSecTrf <span>8</span></a></p>
<p><a href="#design-rationale-3">4.2.2.1 Design Rationale <span>8</span></a></p>
<p><a href="#processing-of-function-2">4.2.2.2 (Processing of function) … <span>9</span></a></p>
<p><a href="#motag0snsrcfgdmastrt">4.2.3 MotAg0SnsrCfgDmaStrt <span>9</span></a></p>
<p><a href="#design-rationale-4">4.2.3.1 Design Rationale <span>9</span></a></p>
<p><a href="#processing-of-function-3">4.2.3.2 (Processing of function) … <span>9</span></a></p>
<p><a href="#interrupt-functions">4.3 Interrupt Functions <span>9</span></a></p>
<p><a href="#module-internal-local-functions">4.4 Module Internal (Local) Functions <span>9</span></a></p>
<p><a href="#global-functionmacro-definitions">4.5 GLOBAL Function/Macro Definitions <span>9</span></a></p>
<p><a href="#global-function-1">4.5.1 GLOBAL Function #1 <span>9</span></a></p>
<p><a href="#design-rationale-5">4.5.1.1 Design Rationale <span>9</span></a></p>
<p><a href="#processing">4.5.1.2 Processing <span>9</span></a></p>
<p><a href="#global-function-2">4.5.2 GLOBAL Function #2 <span>9</span></a></p>
<p><a href="#design-rationale-6">4.5.2.1 Design Rationale <span>9</span></a></p>
<p><a href="#processing-1">4.5.2.2 Processing <span>10</span></a></p>
<p><a href="#global-function-3">4.5.3 GLOBAL Function #3 <span>10</span></a></p>
<p><a href="#design-rationale-7">4.5.3.1 Design Rationale <span>10</span></a></p>
<p><a href="#processing-2">4.5.3.2 Processing <span>10</span></a></p>
<p><a href="#known-limitations-with-design">5 Known Limitations with Design <span>11</span></a></p>
<p><a href="#unit-test-considerations">6 UNIT TEST CONSIDERATIONS <span>12</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>13</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>14</span></a></p>
<p><a href="#references">Appendix C References <span>15</span></a></p>
<h1 id="dmacfganduse-high-level-description">DmaCfgAndUse &amp; High-Level Description</h1>
<p>DMA Configuration and Usage (DmaCfgAndUse) sets up the initial DMA configuration and defines the periodic and server runnable functionality needed for DMA transfers of SPI, ADC, and Motor Control loop/RTE interface data.</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-dmacfganduse">Graphical representation of DmaCfgAndUse</h2>
<p><img src="ElectricPowerSteering_RH850_BMW_FAAR_WE_website/static/media/image1.png" style="width:3.95in;height:2.125in" alt="C:\Users\nz3893\Documents\OneDrive - NEXTEER AUTOMOTIVE\1 Current Components\png_Graphic CM200B.png" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<h3 id="component-level-dfd">Component level DFD</h3>
<p>None</p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p>None</p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 50%" />
<col style="width: 16%" />
<col style="width: 16%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>CPU1PEID_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>1</td>
</tr>
<tr class="even">
<td>PRPHLTOLCLRAMSPID_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>3</td>
</tr>
<tr class="odd">
<td>LCLRAMTOPRPHLSPID_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>2</td>
</tr>
<tr class="even">
<td>LCLRAMTOLCLRAMSPID_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
<tr class="odd">
<td>USRMODENA_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>1</td>
</tr>
<tr class="even">
<td>USRMODDI_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>1</td>
</tr>
<tr class="odd">
<td>DMACFGANDUSE_MAXWAIT_MICROSEC_U32</td>
<td>1</td>
<td>MicroSec</td>
<td>400</td>
</tr>
<tr class="even">
<td>INIZERO_CNT_U32</td>
<td>1</td>
<td>Counts</td>
<td>0</td>
</tr>
</tbody>
</table>
<p>Also see FDD DataDict.m file for constant definitions.</p>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h2 id="init-dmacfganduseinit1">Init: DmaCfgAndUseInit1</h2>
<h2 id="design-rationale"> Design Rationale</h2>
<p>The DMACnnCM channel master registers can be written only in supervisor mode. After the Channel master register for a given channel has been written, the selected Processor Element can write to that channel’s registers in user mode. However, for simplicity, all DMA register initialization is being done in one trusted function. Therefore, only the Per Instance Memory initialization is done directly in the DmaCfgAndUseInit1 function; all DMA register initialization is done in the DmaRegInin function called by DmaCfgAndUseInit1.</p>
<h2 id="module-outputs"> Module Outputs</h2>
<p>Refer to FDD</p>
<h2 id="per-dmacfganduseper1">Per: DmaCfgAndUsePer1</h2>
<h2 id="design-rationale-1"> Design Rationale</h2>
<p>None</p>
<h2 id="store-module-inputs-to-local-copies"> Store Module Inputs to Local copies</h2>
<p>None</p>
<h2 id="processing-of-function"> (Processing of function) …</h2>
<p>Refer to FDD</p>
<h2 id="store-local-copy-of-outputs-into-module-outputs"> Store Local copy of outputs into Module Outputs</h2>
<p>None</p>
<h2 id="server-runnables">Server Runnables</h2>
<h2 id="dmaena2millisectomotctrltrf">DmaEna2MilliSecToMotCtrlTrf</h2>
<h2 id="design-rationale-2">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-1"> (Processing of function) …</h2>
<p>None</p>
<h2 id="dmawaitformotctrlto2millisectrf">DmaWaitForMotCtrlTo2MilliSecTrf</h2>
<h2 id="design-rationale-3">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-2"> (Processing of function) …</h2>
<p>None</p>
<h2 id="motag0snsrcfgdmastrt">MotAg0SnsrCfgDmaStrt</h2>
<h2 id="design-rationale-4">Design Rationale</h2>
<p>None</p>
<h2 id="processing-of-function-3"> (Processing of function) …</h2>
<p>None</p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p>None</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<p>None</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<h2 id="global-function-1">GLOBAL Function #1</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>DmaRegInin</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-5"> Design Rationale</h2>
<p>Trusted function that performs all register initialization from the CM200B_DmaCfgAndUse_PeripheralCfg.xlsx spreadsheet in the FDD. The DMACnnCM channel master registers can be written only in supervisor mode. After the Channel master register for a given channel has been written, the selected Processor Element can write to that channel’s registers in user mode. However, for simplicity, all DMA register initialization is being done in one trusted function. For timing optimization, register level initialization is used (rather than bit field modifications of the register fields).</p>
<h2 id="processing"> Processing</h2>
<p>Refer to FDD</p>
<h2 id="global-function-2">GLOBAL Function #2</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>InjDmaErr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-6"> Design Rationale</h2>
<p>Refer to FDD</p>
<h2 id="processing-1"> Processing</h2>
<p>Refer to FDD</p>
<h2 id="global-function-3">GLOBAL Function #3</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>InjMcuDiagcErr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-7"> Design Rationale</h2>
<p>Refer to FDD</p>
<h2 id="processing-2"> Processing</h2>
<p>Refer to FDD</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None</p>
<h1 id="unit-test-considerations">UNIT TEST CONSIDERATIONS</h1>
<p>None</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.02.00</td>
</tr>
<tr class="odd">
<td>3</td>
<td>EA4 <a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions</a></td>
<td>01.02.00</td>
</tr>
<tr class="even">
<td>4</td>
<td>Software Design and Coding Standards</td>
<td>2.01</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD: CM200B_DmaCfgAndUse_Design</td>
<td>See Synergy subproject version</td>
</tr>
</tbody>
</table>
