<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineIRBuilder.cpp source code [llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='MachineIRBuilder.cpp.html'>MachineIRBuilder.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.cpp - MIBuilder--*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the MachineIRBuidler class.</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html">"llvm/CodeGen/GlobalISel/GISelChangeObserver.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfo.h.html">"llvm/IR/DebugInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::setMF' data-ref="_ZN4llvm16MachineIRBuilder5setMFERNS_15MachineFunctionE">setMF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) {</td></tr>
<tr><th id="27">27</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::MF" title='llvm::MachineIRBuilderState::MF' data-ref="llvm::MachineIRBuilderState::MF">MF</a> = &amp;<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>;</td></tr>
<tr><th id="28">28</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="29">29</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::MRI" title='llvm::MachineIRBuilderState::MRI' data-ref="llvm::MachineIRBuilderState::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="30">30</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::TII" title='llvm::MachineIRBuilderState::TII' data-ref="llvm::MachineIRBuilderState::TII">TII</a> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="31">31</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSEOS0_">=</a> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="32">32</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="33">33</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</a> = <b>nullptr</b>;</td></tr>
<tr><th id="34">34</th><td>}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>) {</td></tr>
<tr><th id="37">37</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</a> = &amp;<a class="local col2 ref" href="#2MBB" title='MBB' data-ref="2MBB">MBB</a>;</td></tr>
<tr><th id="38">38</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#2MBB" title='MBB' data-ref="2MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="39">39</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;getMF() == MBB.getParent() &amp;&amp; &quot;Basic block is in a different function&quot;) ? void (0) : __assert_fail (&quot;&amp;getMF() == MBB.getParent() &amp;&amp; \&quot;Basic block is in a different function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 40, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>() == <a class="local col2 ref" href="#2MBB" title='MBB' data-ref="2MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="40">40</th><td>         <q>"Basic block is in a different function"</q>);</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>) {</td></tr>
<tr><th id="44">44</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getParent() &amp;&amp; &quot;Instruction is not part of a basic block&quot;) ? void (0) : __assert_fail (&quot;MI.getParent() &amp;&amp; \&quot;Instruction is not part of a basic block\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 44, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction is not part of a basic block"</q>);</td></tr>
<tr><th id="45">45</th><td>  <a class="member" href="#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'>*<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="46">46</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE" title='llvm::MachineIRBuilder::setCSEInfo' data-ref="_ZN4llvm16MachineIRBuilder10setCSEInfoEPNS_12GISelCSEInfoE">setCSEInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CSEInfo.h.html#llvm::GISelCSEInfo" title='llvm::GISelCSEInfo' data-ref="llvm::GISelCSEInfo">GISelCSEInfo</a> *<dfn class="local col4 decl" id="4Info" title='Info' data-type='llvm::GISelCSEInfo *' data-ref="4Info">Info</dfn>) { <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::CSEInfo" title='llvm::MachineIRBuilderState::CSEInfo' data-ref="llvm::MachineIRBuilderState::CSEInfo">CSEInfo</a> = <a class="local col4 ref" href="#4Info" title='Info' data-ref="4Info">Info</a>; }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6II" title='II' data-type='MachineBasicBlock::iterator' data-ref="6II">II</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.getParent() == &amp;getMF() &amp;&amp; &quot;Basic block is in a different function&quot;) ? void (0) : __assert_fail (&quot;MBB.getParent() == &amp;getMF() &amp;&amp; \&quot;Basic block is in a different function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 54, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>() == &amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>() &amp;&amp;</td></tr>
<tr><th id="54">54</th><td>         <q>"Basic block is in a different function"</q>);</td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::MBB" title='llvm::MachineIRBuilderState::MBB' data-ref="llvm::MachineIRBuilderState::MBB">MBB</a> = &amp;<a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB">MBB</a>;</td></tr>
<tr><th id="56">56</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::II" title='llvm::MachineIRBuilderState::II' data-ref="llvm::MachineIRBuilderState::II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#6II" title='II' data-ref="6II">II</a>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE" title='llvm::MachineIRBuilder::recordInsertion' data-ref="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE">recordInsertion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7InsertedInstr" title='InsertedInstr' data-type='llvm::MachineInstr *' data-ref="7InsertedInstr">InsertedInstr</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</a>)</td></tr>
<tr><th id="61">61</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12createdInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::createdInstr' data-ref="_ZN4llvm19GISelChangeObserver12createdInstrERNS_12MachineInstrE">createdInstr</a>(<span class='refarg'>*<a class="local col7 ref" href="#7InsertedInstr" title='InsertedInstr' data-ref="7InsertedInstr">InsertedInstr</a></span>);</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col8 decl" id="8Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="8Observer">Observer</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</a> = &amp;<a class="local col8 ref" href="#8Observer" title='Observer' data-ref="8Observer">Observer</a>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv" title='llvm::MachineIRBuilder::stopObservingChanges' data-ref="_ZN4llvm16MachineIRBuilder20stopObservingChangesEv">stopObservingChanges</dfn>() { <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::Observer" title='llvm::MachineIRBuilderState::Observer' data-ref="llvm::MachineIRBuilderState::Observer">Observer</a> = <b>nullptr</b>; }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="71">71</th><td><i>// Build instruction variants.</i></td></tr>
<tr><th id="72">72</th><td><i>//------------------------------------------------------------------------------</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Opcode" title='Opcode' data-type='unsigned int' data-ref="9Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="member" href="#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<a class="local col9 ref" href="#9Opcode" title='Opcode' data-ref="9Opcode">Opcode</a>));</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10Opcode" title='Opcode' data-type='unsigned int' data-ref="10Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="11MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="11MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>(), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#10Opcode" title='Opcode' data-ref="10Opcode">Opcode</a>));</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="local col1 ref" href="#11MIB" title='MIB' data-ref="11MIB">MIB</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="12MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="12MIB">MIB</dfn>) {</td></tr>
<tr><th id="84">84</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>);</td></tr>
<tr><th id="85">85</th><td>  <a class="member" href="#_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE" title='llvm::MachineIRBuilder::recordInsertion' data-ref="_ZNK4llvm16MachineIRBuilder15recordInsertionEPNS_12MachineInstrE">recordInsertion</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>);</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1EOS0_"></a><a class="local col2 ref" href="#12MIB" title='MIB' data-ref="12MIB">MIB</a>;</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="90">90</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueEjPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildDirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder19buildDirectDbgValueEjPKNS_6MDNodeES3_">buildDirectDbgValue</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col4 decl" id="14Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="14Variable">Variable</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col5 decl" id="15Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="15Expr">Expr</dfn>) {</td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; &quot;not a variable&quot;) ? void (0) : __assert_fail (&quot;isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; \&quot;not a variable\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 92, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col4 ref" href="#14Variable" title='Variable' data-ref="14Variable">Variable</a>) &amp;&amp; <q>"not a variable"</q>);</td></tr>
<tr><th id="93">93</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; &quot;not an expression&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; \&quot;not an expression\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 93, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>&gt;(<a class="local col5 ref" href="#15Expr" title='Expr' data-ref="15Expr">Expr</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm12DIExpression7isValidEv" title='llvm::DIExpression::isValid' data-ref="_ZNK4llvm12DIExpression7isValidEv">isValid</a>() &amp;&amp; <q>"not an expression"</q>);</td></tr>
<tr><th id="94">94</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 96, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="95">95</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col4 ref" href="#14Variable" title='Variable' data-ref="14Variable">Variable</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILocalVariable::isValidLocationForIntrinsic' data-ref="_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>()) &amp;&amp;</td></tr>
<tr><th id="96">96</th><td>      <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="97">97</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEbjPKNS_6MDNodeESA_" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEbjPKNS_6MDNodeESA_">BuildMI</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>(),</td></tr>
<tr><th id="98">98</th><td>                             <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>),</td></tr>
<tr><th id="99">99</th><td>                             <i>/*IsIndirect*/</i> <b>false</b>, <a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>, <a class="local col4 ref" href="#14Variable" title='Variable' data-ref="14Variable">Variable</a>, <a class="local col5 ref" href="#15Expr" title='Expr' data-ref="15Expr">Expr</a>));</td></tr>
<tr><th id="100">100</th><td>}</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="103">103</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueEjPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildIndirectDbgValue' data-ref="_ZN4llvm16MachineIRBuilder21buildIndirectDbgValueEjPKNS_6MDNodeES3_">buildIndirectDbgValue</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col7 decl" id="17Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="17Variable">Variable</dfn>,</td></tr>
<tr><th id="104">104</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="18Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="18Expr">Expr</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; &quot;not a variable&quot;) ? void (0) : __assert_fail (&quot;isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; \&quot;not a variable\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 105, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col7 ref" href="#17Variable" title='Variable' data-ref="17Variable">Variable</a>) &amp;&amp; <q>"not a variable"</q>);</td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; &quot;not an expression&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; \&quot;not an expression\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 106, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>&gt;(<a class="local col8 ref" href="#18Expr" title='Expr' data-ref="18Expr">Expr</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm12DIExpression7isValidEv" title='llvm::DIExpression::isValid' data-ref="_ZNK4llvm12DIExpression7isValidEv">isValid</a>() &amp;&amp; <q>"not an expression"</q>);</td></tr>
<tr><th id="107">107</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 109, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="108">108</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col7 ref" href="#17Variable" title='Variable' data-ref="17Variable">Variable</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILocalVariable::isValidLocationForIntrinsic' data-ref="_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>()) &amp;&amp;</td></tr>
<tr><th id="109">109</th><td>      <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEbjPKNS_6MDNodeESA_" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEbjPKNS_6MDNodeESA_">BuildMI</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>(),</td></tr>
<tr><th id="111">111</th><td>                             <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>),</td></tr>
<tr><th id="112">112</th><td>                             <i>/*IsIndirect*/</i> <b>true</b>, <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>, <a class="local col7 ref" href="#17Variable" title='Variable' data-ref="17Variable">Variable</a>, <a class="local col8 ref" href="#18Expr" title='Expr' data-ref="18Expr">Expr</a>));</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_" title='llvm::MachineIRBuilder::buildFIDbgValue' data-ref="_ZN4llvm16MachineIRBuilder15buildFIDbgValueEiPKNS_6MDNodeES3_">buildFIDbgValue</dfn>(<em>int</em> <dfn class="local col9 decl" id="19FI" title='FI' data-type='int' data-ref="19FI">FI</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col0 decl" id="20Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="20Variable">Variable</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col1 decl" id="21Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="21Expr">Expr</dfn>) {</td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; &quot;not a variable&quot;) ? void (0) : __assert_fail (&quot;isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; \&quot;not a variable\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 118, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col0 ref" href="#20Variable" title='Variable' data-ref="20Variable">Variable</a>) &amp;&amp; <q>"not a variable"</q>);</td></tr>
<tr><th id="119">119</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; &quot;not an expression&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; \&quot;not an expression\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>&gt;(<a class="local col1 ref" href="#21Expr" title='Expr' data-ref="21Expr">Expr</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm12DIExpression7isValidEv" title='llvm::DIExpression::isValid' data-ref="_ZNK4llvm12DIExpression7isValidEv">isValid</a>() &amp;&amp; <q>"not an expression"</q>);</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 122, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="121">121</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col0 ref" href="#20Variable" title='Variable' data-ref="20Variable">Variable</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILocalVariable::isValidLocationForIntrinsic' data-ref="_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>()) &amp;&amp;</td></tr>
<tr><th id="122">122</th><td>      <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="123">123</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>)</td></tr>
<tr><th id="124">124</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#19FI" title='FI' data-ref="19FI">FI</a>)</td></tr>
<tr><th id="125">125</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="126">126</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col0 ref" href="#20Variable" title='Variable' data-ref="20Variable">Variable</a>)</td></tr>
<tr><th id="127">127</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col1 ref" href="#21Expr" title='Expr' data-ref="21Expr">Expr</a>);</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_" title='llvm::MachineIRBuilder::buildConstDbgValue' data-ref="_ZN4llvm16MachineIRBuilder18buildConstDbgValueERKNS_8ConstantEPKNS_6MDNodeES6_">buildConstDbgValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> &amp;<dfn class="local col2 decl" id="22C" title='C' data-type='const llvm::Constant &amp;' data-ref="22C">C</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                                         <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col3 decl" id="23Variable" title='Variable' data-type='const llvm::MDNode *' data-ref="23Variable">Variable</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                                         <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col4 decl" id="24Expr" title='Expr' data-type='const llvm::MDNode *' data-ref="24Expr">Expr</dfn>) {</td></tr>
<tr><th id="133">133</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; &quot;not a variable&quot;) ? void (0) : __assert_fail (&quot;isa&lt;DILocalVariable&gt;(Variable) &amp;&amp; \&quot;not a variable\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 133, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col3 ref" href="#23Variable" title='Variable' data-ref="23Variable">Variable</a>) &amp;&amp; <q>"not a variable"</q>);</td></tr>
<tr><th id="134">134</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; &quot;not an expression&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DIExpression&gt;(Expr)-&gt;isValid() &amp;&amp; \&quot;not an expression\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 134, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>&gt;(<a class="local col4 ref" href="#24Expr" title='Expr' data-ref="24Expr">Expr</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm12DIExpression7isValidEv" title='llvm::DIExpression::isValid' data-ref="_ZNK4llvm12DIExpression7isValidEv">isValid</a>() &amp;&amp; <q>"not an expression"</q>);</td></tr>
<tr><th id="135">135</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILocalVariable&gt;(Variable)-&gt;isValidLocationForIntrinsic(getDL()) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="136">136</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a>&gt;(<a class="local col3 ref" href="#23Variable" title='Variable' data-ref="23Variable">Variable</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILocalVariable::isValidLocationForIntrinsic' data-ref="_ZNK4llvm15DILocalVariable27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>()) &amp;&amp;</td></tr>
<tr><th id="137">137</th><td>      <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="138">138</th><td>  <em>auto</em> <dfn class="local col5 decl" id="25MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="25MIB">MIB</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>);</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="26CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="26CI"><a class="local col6 ref" href="#26CI" title='CI' data-ref="26CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(&amp;<a class="local col2 ref" href="#22C" title='C' data-ref="22C">C</a>)) {</td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (<a class="local col6 ref" href="#26CI" title='CI' data-ref="26CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="141">141</th><td>      <a class="local col5 ref" href="#25MIB" title='MIB' data-ref="25MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE" title='llvm::MachineInstrBuilder::addCImm' data-ref="_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE">addCImm</a>(<a class="local col6 ref" href="#26CI" title='CI' data-ref="26CI">CI</a>);</td></tr>
<tr><th id="142">142</th><td>    <b>else</b></td></tr>
<tr><th id="143">143</th><td>      <a class="local col5 ref" href="#25MIB" title='MIB' data-ref="25MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#26CI" title='CI' data-ref="26CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="144">144</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col7 decl" id="27CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="27CFP"><a class="local col7 ref" href="#27CFP" title='CFP' data-ref="27CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(&amp;<a class="local col2 ref" href="#22C" title='C' data-ref="22C">C</a>)) {</td></tr>
<tr><th id="145">145</th><td>    <a class="local col5 ref" href="#25MIB" title='MIB' data-ref="25MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE" title='llvm::MachineInstrBuilder::addFPImm' data-ref="_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE">addFPImm</a>(<a class="local col7 ref" href="#27CFP" title='CFP' data-ref="27CFP">CFP</a>);</td></tr>
<tr><th id="146">146</th><td>  } <b>else</b> {</td></tr>
<tr><th id="147">147</th><td>    <i>// Insert %noreg if we didn't find a usable constant and had to drop it.</i></td></tr>
<tr><th id="148">148</th><td>    <a class="local col5 ref" href="#25MIB" title='MIB' data-ref="25MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0U</var>);</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#25MIB" title='MIB' data-ref="25MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col3 ref" href="#23Variable" title='Variable' data-ref="23Variable">Variable</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col4 ref" href="#24Expr" title='Expr' data-ref="24Expr">Expr</a>);</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE" title='llvm::MachineIRBuilder::buildDbgLabel' data-ref="_ZN4llvm16MachineIRBuilder13buildDbgLabelEPKNS_6MDNodeE">buildDbgLabel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="28Label" title='Label' data-type='const llvm::MDNode *' data-ref="28Label">Label</dfn>) {</td></tr>
<tr><th id="155">155</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;DILabel&gt;(Label) &amp;&amp; &quot;not a label&quot;) ? void (0) : __assert_fail (&quot;isa&lt;DILabel&gt;(Label) &amp;&amp; \&quot;not a label\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 155, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILabel" title='llvm::DILabel' data-ref="llvm::DILabel">DILabel</a>&gt;(<a class="local col8 ref" href="#28Label" title='Label' data-ref="28Label">Label</a>) &amp;&amp; <q>"not a label"</q>);</td></tr>
<tr><th id="156">156</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(State.DL) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(State.DL) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILabel" title='llvm::DILabel' data-ref="llvm::DILabel">DILabel</a>&gt;(<a class="local col8 ref" href="#28Label" title='Label' data-ref="28Label">Label</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm7DILabel27isValidLocationForIntrinsicEPKNS_10DILocationE" title='llvm::DILabel::isValidLocationForIntrinsic' data-ref="_ZNK4llvm7DILabel27isValidLocationForIntrinsicEPKNS_10DILocationE">isValidLocationForIntrinsic</a>(<a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder::State" title='llvm::MachineIRBuilder::State' data-ref="llvm::MachineIRBuilder::State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilderState::DL" title='llvm::MachineIRBuilderState::DL' data-ref="llvm::MachineIRBuilderState::DL">DL</a>) &amp;&amp;</td></tr>
<tr><th id="157">157</th><td>         <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="158">158</th><td>  <em>auto</em> <dfn class="local col9 decl" id="29MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="29MIB">MIB</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#81" title='llvm::TargetOpcode::DBG_LABEL' data-ref="llvm::TargetOpcode::DBG_LABEL">DBG_LABEL</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col9 ref" href="#29MIB" title='MIB' data-ref="29MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE" title='llvm::MachineInstrBuilder::addMetadata' data-ref="_ZNK4llvm19MachineInstrBuilder11addMetadataEPKNS_6MDNodeE">addMetadata</a>(<a class="local col8 ref" href="#28Label" title='Label' data-ref="28Label">Label</a>);</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji">buildFrameIndex</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30Res" title='Res' data-type='unsigned int' data-ref="30Res">Res</dfn>, <em>int</em> <dfn class="local col1 decl" id="31Idx" title='Idx' data-type='int' data-ref="31Idx">Idx</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#30Res" title='Res' data-ref="30Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="165">165</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="166">166</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col0 ref" href="#30Res" title='Res' data-ref="30Res">Res</a>)</td></tr>
<tr><th id="167">167</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx">Idx</a>);</td></tr>
<tr><th id="168">168</th><td>}</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildGlobalValueEjPKNS_11GlobalValueE" title='llvm::MachineIRBuilder::buildGlobalValue' data-ref="_ZN4llvm16MachineIRBuilder16buildGlobalValueEjPKNS_11GlobalValueE">buildGlobalValue</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Res" title='Res' data-type='unsigned int' data-ref="32Res">Res</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="33GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="33GV">GV</dfn>) {</td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#32Res" title='Res' data-ref="32Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="173">173</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).getAddressSpace() == GV-&gt;getType()-&gt;getAddressSpace() &amp;&amp; &quot;address space mismatch&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).getAddressSpace() == GV-&gt;getType()-&gt;getAddressSpace() &amp;&amp; \&quot;address space mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 175, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#32Res" title='Res' data-ref="32Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>() ==</td></tr>
<tr><th id="174">174</th><td>             <a class="local col3 ref" href="#33GV" title='GV' data-ref="33GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() &amp;&amp;</td></tr>
<tr><th id="175">175</th><td>         <q>"address space mismatch"</q>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>)</td></tr>
<tr><th id="178">178</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col2 ref" href="#32Res" title='Res' data-ref="32Res">Res</a>)</td></tr>
<tr><th id="179">179</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col3 ref" href="#33GV" title='GV' data-ref="33GV">GV</a>);</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj" title='llvm::MachineIRBuilder::buildJumpTable' data-ref="_ZN4llvm16MachineIRBuilder14buildJumpTableENS_3LLTEj">buildJumpTable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="34PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="34PtrTy">PtrTy</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                                     <em>unsigned</em> <dfn class="local col5 decl" id="35JTI" title='JTI' data-type='unsigned int' data-ref="35JTI">JTI</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE">G_JUMP_TABLE</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col4 ref" href="#34PtrTy" title='PtrTy' data-ref="34PtrTy">PtrTy</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="185">185</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjh" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjh">addJumpTableIndex</a>(<a class="local col5 ref" href="#35JTI" title='JTI' data-ref="35JTI">JTI</a>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateBinaryOp' data-ref="_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_">validateBinaryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="36Res" title='Res' data-type='const llvm::LLT &amp;' data-ref="36Res">Res</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col7 decl" id="37Op0" title='Op0' data-type='const llvm::LLT &amp;' data-ref="37Op0">Op0</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col8 decl" id="38Op1" title='Op1' data-type='const llvm::LLT &amp;' data-ref="38Op1">Op1</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res.isScalar() || Res.isVector()) &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;(Res.isScalar() || Res.isVector()) &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#36Res" title='Res' data-ref="36Res">Res</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col6 ref" href="#36Res" title='Res' data-ref="36Res">Res</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="191">191</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res == Op0 &amp;&amp; Res == Op1) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;(Res == Op0 &amp;&amp; Res == Op1) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 191, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#36Res" title='Res' data-ref="36Res">Res</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col7 ref" href="#37Op0" title='Op0' data-ref="37Op0">Op0</a> &amp;&amp; <a class="local col6 ref" href="#36Res" title='Res' data-ref="36Res">Res</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col8 ref" href="#38Op1" title='Op1' data-ref="38Op1">Op1</a>) &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateShiftOp' data-ref="_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_">validateShiftOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col9 decl" id="39Res" title='Res' data-type='const llvm::LLT &amp;' data-ref="39Res">Res</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col0 decl" id="40Op0" title='Op0' data-type='const llvm::LLT &amp;' data-ref="40Op0">Op0</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col1 decl" id="41Op1" title='Op1' data-type='const llvm::LLT &amp;' data-ref="41Op1">Op1</dfn>) {</td></tr>
<tr><th id="196">196</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res.isScalar() || Res.isVector()) &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;(Res.isScalar() || Res.isVector()) &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 196, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res == Op0) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;(Res == Op0) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 197, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col0 ref" href="#40Op0" title='Op0' data-ref="40Op0">Op0</a>) &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Res" title='Res' data-type='unsigned int' data-ref="42Res">Res</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Op0" title='Op0' data-type='unsigned int' data-ref="43Op0">Op0</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                               <em>unsigned</em> <dfn class="local col4 decl" id="44Op1" title='Op1' data-type='unsigned int' data-ref="44Op1">Op1</dfn>) {</td></tr>
<tr><th id="202">202</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isPointer() &amp;&amp; getMRI()-&gt;getType(Res) == getMRI()-&gt;getType(Op0) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isPointer() &amp;&amp; getMRI()-&gt;getType(Res) == getMRI()-&gt;getType(Op0) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 203, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp;</td></tr>
<tr><th id="203">203</th><td>         <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a>) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#43Op0" title='Op0' data-ref="43Op0">Op0</a>) &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="204">204</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Op1).isScalar() &amp;&amp; &quot;invalid offset type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Op1).isScalar() &amp;&amp; \&quot;invalid offset type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 204, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1">Op1</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid offset type"</q>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>)</td></tr>
<tr><th id="207">207</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a>)</td></tr>
<tr><th id="208">208</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col3 ref" href="#43Op0" title='Op0' data-ref="43Op0">Op0</a>)</td></tr>
<tr><th id="209">209</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1">Op1</a>);</td></tr>
<tr><th id="210">210</th><td>}</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a>&gt;</td></tr>
<tr><th id="213">213</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14materializeGEPERjjRKNS_3LLTEm" title='llvm::MachineIRBuilder::materializeGEP' data-ref="_ZN4llvm16MachineIRBuilder14materializeGEPERjjRKNS_3LLTEm">materializeGEP</dfn>(<em>unsigned</em> &amp;<dfn class="local col5 decl" id="45Res" title='Res' data-type='unsigned int &amp;' data-ref="45Res">Res</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46Op0" title='Op0' data-type='unsigned int' data-ref="46Op0">Op0</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col7 decl" id="47ValueTy" title='ValueTy' data-type='const llvm::LLT &amp;' data-ref="47ValueTy">ValueTy</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="48Value" title='Value' data-type='uint64_t' data-ref="48Value">Value</dfn>) {</td></tr>
<tr><th id="215">215</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Res == 0 &amp;&amp; &quot;Res is a result argument&quot;) ? void (0) : __assert_fail (&quot;Res == 0 &amp;&amp; \&quot;Res is a result argument\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#45Res" title='Res' data-ref="45Res">Res</a> == <var>0</var> &amp;&amp; <q>"Res is a result argument"</q>);</td></tr>
<tr><th id="216">216</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ValueTy.isScalar() &amp;&amp; &quot;invalid offset type&quot;) ? void (0) : __assert_fail (&quot;ValueTy.isScalar() &amp;&amp; \&quot;invalid offset type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 216, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47ValueTy" title='ValueTy' data-ref="47ValueTy">ValueTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>()  &amp;&amp; <q>"invalid offset type"</q>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="local col8 ref" href="#48Value" title='Value' data-ref="48Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="219">219</th><td>    <a class="local col5 ref" href="#45Res" title='Res' data-ref="45Res">Res</a> = <a class="local col6 ref" href="#46Op0" title='Op0' data-ref="46Op0">Op0</a>;</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <a class="local col5 ref" href="#45Res" title='Res' data-ref="45Res">Res</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#46Op0" title='Op0' data-ref="46Op0">Op0</a>));</td></tr>
<tr><th id="224">224</th><td>  <em>auto</em> <dfn class="local col9 decl" id="49Cst" title='Cst' data-type='llvm::MachineInstrBuilder' data-ref="49Cst">Cst</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col7 ref" href="#47ValueTy" title='ValueTy' data-ref="47ValueTy">ValueTy</a>, <a class="local col8 ref" href="#48Value" title='Value' data-ref="48Value">Value</a>);</td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</a>(<a class="local col5 ref" href="#45Res" title='Res' data-ref="45Res">Res</a>, <a class="local col6 ref" href="#46Op0" title='Op0' data-ref="46Op0">Op0</a>, <a class="local col9 ref" href="#49Cst" title='Cst' data-ref="49Cst">Cst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildPtrMaskEjjj" title='llvm::MachineIRBuilder::buildPtrMask' data-ref="_ZN4llvm16MachineIRBuilder12buildPtrMaskEjjj">buildPtrMask</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Res" title='Res' data-type='unsigned int' data-ref="50Res">Res</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51Op0" title='Op0' data-type='unsigned int' data-ref="51Op0">Op0</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                                   <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="52NumBits" title='NumBits' data-type='uint32_t' data-ref="52NumBits">NumBits</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isPointer() &amp;&amp; getMRI()-&gt;getType(Res) == getMRI()-&gt;getType(Op0) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isPointer() &amp;&amp; getMRI()-&gt;getType(Res) == getMRI()-&gt;getType(Op0) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#50Res" title='Res' data-ref="50Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp;</td></tr>
<tr><th id="231">231</th><td>         <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#50Res" title='Res' data-ref="50Res">Res</a>) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#51Op0" title='Op0' data-ref="51Op0">Op0</a>) &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#498" title='llvm::TargetOpcode::G_PTR_MASK' data-ref="llvm::TargetOpcode::G_PTR_MASK">G_PTR_MASK</a>)</td></tr>
<tr><th id="234">234</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col0 ref" href="#50Res" title='Res' data-ref="50Res">Res</a>)</td></tr>
<tr><th id="235">235</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col1 ref" href="#51Op0" title='Op0' data-ref="51Op0">Op0</a>)</td></tr>
<tr><th id="236">236</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#52NumBits" title='NumBits' data-ref="52NumBits">NumBits</a>);</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBr' data-ref="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE">buildBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="53Dest">Dest</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#513" title='llvm::TargetOpcode::G_BR' data-ref="llvm::TargetOpcode::G_BR">G_BR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(&amp;<a class="local col3 ref" href="#53Dest" title='Dest' data-ref="53Dest">Dest</a>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder15buildBrIndirectEj" title='llvm::MachineIRBuilder::buildBrIndirect' data-ref="_ZN4llvm16MachineIRBuilder15buildBrIndirectEj">buildBrIndirect</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="54Tgt" title='Tgt' data-type='unsigned int' data-ref="54Tgt">Tgt</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Tgt).isPointer() &amp;&amp; &quot;invalid branch destination&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Tgt).isPointer() &amp;&amp; \&quot;invalid branch destination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 244, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#54Tgt" title='Tgt' data-ref="54Tgt">Tgt</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid branch destination"</q>);</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#323" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT">G_BRINDIRECT</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col4 ref" href="#54Tgt" title='Tgt' data-ref="54Tgt">Tgt</a>);</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="55Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="55Res">Res</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="56Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="56Op">Op</dfn>) {</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col5 ref" href="#55Res" title='Res' data-ref="55Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col6 ref" href="#56Op" title='Op' data-ref="56Op">Op</a>);</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="virtual decl def" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="57Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="57Res">Res</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> &amp;<dfn class="local col8 decl" id="58Val" title='Val' data-type='const llvm::ConstantInt &amp;' data-ref="58Val">Val</dfn>) {</td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="59Ty" title='Ty' data-type='llvm::LLT' data-ref="59Ty">Ty</dfn> = <a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="60EltTy" title='EltTy' data-type='llvm::LLT' data-ref="60EltTy">EltTy</dfn> = <a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EltTy.getScalarSizeInBits() == Val.getBitWidth() &amp;&amp; &quot;creating constant with the wrong size&quot;) ? void (0) : __assert_fail (&quot;EltTy.getScalarSizeInBits() == Val.getBitWidth() &amp;&amp; \&quot;creating constant with the wrong size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 258, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#60EltTy" title='EltTy' data-ref="60EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() == <a class="local col8 ref" href="#58Val" title='Val' data-ref="58Val">Val</a>.<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &amp;&amp;</td></tr>
<tr><th id="258">258</th><td>         <q>"creating constant with the wrong size"</q>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="261">261</th><td>    <em>auto</em> <dfn class="local col1 decl" id="61Const" title='Const' data-type='llvm::MachineInstrBuilder' data-ref="61Const">Const</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="262">262</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#60EltTy" title='EltTy' data-ref="60EltTy">EltTy</a>))</td></tr>
<tr><th id="263">263</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE" title='llvm::MachineInstrBuilder::addCImm' data-ref="_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE">addCImm</a>(&amp;<a class="local col8 ref" href="#58Val" title='Val' data-ref="58Val">Val</a>);</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSplatVector' data-ref="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE">buildSplatVector</a>(<a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res">Res</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#61Const" title='Const' data-ref="61Const">Const</a>);</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>auto</em> <dfn class="local col2 decl" id="62Const" title='Const' data-type='llvm::MachineInstrBuilder' data-ref="62Const">Const</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>);</td></tr>
<tr><th id="268">268</th><td>  <a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <span class='refarg'><a class="local col2 ref" href="#62Const" title='Const' data-ref="62Const">Const</a></span>);</td></tr>
<tr><th id="269">269</th><td>  <a class="local col2 ref" href="#62Const" title='Const' data-ref="62Const">Const</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE" title='llvm::MachineInstrBuilder::addCImm' data-ref="_ZNK4llvm19MachineInstrBuilder7addCImmEPKNS_11ConstantIntE">addCImm</a>(&amp;<a class="local col8 ref" href="#58Val" title='Val' data-ref="58Val">Val</a>);</td></tr>
<tr><th id="270">270</th><td>  <b>return</b> <a class="local col2 ref" href="#62Const" title='Const' data-ref="62Const">Const</a>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="63Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="63Res">Res</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="64Val" title='Val' data-type='int64_t' data-ref="64Val">Val</dfn>) {</td></tr>
<tr><th id="275">275</th><td>  <em>auto</em> <dfn class="local col5 decl" id="65IntN" title='IntN' data-type='llvm::IntegerType *' data-ref="65IntN">IntN</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType">IntegerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11IntegerType3getERNS_11LLVMContextEj" title='llvm::IntegerType::get' data-ref="_ZN4llvm11IntegerType3getERNS_11LLVMContextEj">get</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="276">276</th><td>                               <a class="local col3 ref" href="#63Res" title='Res' data-ref="63Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>());</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col6 decl" id="66CI" title='CI' data-type='llvm::ConstantInt *' data-ref="66CI">CI</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="local col5 ref" href="#65IntN" title='IntN' data-ref="65IntN">IntN</a>, <a class="local col4 ref" href="#64Val" title='Val' data-ref="64Val">Val</a>, <b>true</b>);</td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE">buildConstant</a>(<a class="local col3 ref" href="#63Res" title='Res' data-ref="63Res">Res</a>, *<a class="local col6 ref" href="#66CI" title='CI' data-ref="66CI">CI</a>);</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="virtual decl def" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE">buildFConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="67Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="67Res">Res</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> &amp;<dfn class="local col8 decl" id="68Val" title='Val' data-type='const llvm::ConstantFP &amp;' data-ref="68Val">Val</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="69Ty" title='Ty' data-type='llvm::LLT' data-ref="69Ty">Ty</dfn> = <a class="local col7 ref" href="#67Res" title='Res' data-ref="67Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="70EltTy" title='EltTy' data-type='llvm::LLT' data-ref="70EltTy">EltTy</dfn> = <a class="local col9 ref" href="#69Ty" title='Ty' data-ref="69Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (APFloat::getSizeInBits(Val.getValueAPF().getSemantics()) == EltTy.getSizeInBits() &amp;&amp; &quot;creating fconstant with the wrong size&quot;) ? void (0) : __assert_fail (&quot;APFloat::getSizeInBits(Val.getValueAPF().getSemantics()) == EltTy.getSizeInBits() &amp;&amp; \&quot;creating fconstant with the wrong size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase13getSizeInBitsERKNS_12fltSemanticsE" title='llvm::APFloatBase::getSizeInBits' data-ref="_ZN4llvm11APFloatBase13getSizeInBitsERKNS_12fltSemanticsE">getSizeInBits</a>(<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>.<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat12getSemanticsEv" title='llvm::APFloat::getSemantics' data-ref="_ZNK4llvm7APFloat12getSemanticsEv">getSemantics</a>())</td></tr>
<tr><th id="287">287</th><td>         == <a class="local col0 ref" href="#70EltTy" title='EltTy' data-ref="70EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="288">288</th><td>         <q>"creating fconstant with the wrong size"</q>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Ty.isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;!Ty.isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 290, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#69Ty" title='Ty' data-ref="69Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col9 ref" href="#69Ty" title='Ty' data-ref="69Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="293">293</th><td>    <em>auto</em> <dfn class="local col1 decl" id="71Const" title='Const' data-type='llvm::MachineInstrBuilder' data-ref="71Const">Const</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>)</td></tr>
<tr><th id="294">294</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#70EltTy" title='EltTy' data-ref="70EltTy">EltTy</a>))</td></tr>
<tr><th id="295">295</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE" title='llvm::MachineInstrBuilder::addFPImm' data-ref="_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE">addFPImm</a>(&amp;<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSplatVector' data-ref="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE">buildSplatVector</a>(<a class="local col7 ref" href="#67Res" title='Res' data-ref="67Res">Res</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#71Const" title='Const' data-ref="71Const">Const</a>);</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>auto</em> <dfn class="local col2 decl" id="72Const" title='Const' data-type='llvm::MachineInstrBuilder' data-ref="72Const">Const</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>);</td></tr>
<tr><th id="301">301</th><td>  <a class="local col7 ref" href="#67Res" title='Res' data-ref="67Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <span class='refarg'><a class="local col2 ref" href="#72Const" title='Const' data-ref="72Const">Const</a></span>);</td></tr>
<tr><th id="302">302</th><td>  <a class="local col2 ref" href="#72Const" title='Const' data-ref="72Const">Const</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE" title='llvm::MachineInstrBuilder::addFPImm' data-ref="_ZNK4llvm19MachineInstrBuilder8addFPImmEPKNS_10ConstantFPE">addFPImm</a>(&amp;<a class="local col8 ref" href="#68Val" title='Val' data-ref="68Val">Val</a>);</td></tr>
<tr><th id="303">303</th><td>  <b>return</b> <a class="local col2 ref" href="#72Const" title='Const' data-ref="72Const">Const</a>;</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_5APIntE">buildConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="73Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="73Res">Res</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col4 decl" id="74Val" title='Val' data-type='const llvm::APInt &amp;' data-ref="74Val">Val</dfn>) {</td></tr>
<tr><th id="308">308</th><td>  <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col5 decl" id="75CI" title='CI' data-type='llvm::ConstantInt *' data-ref="75CI">CI</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE">get</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="local col4 ref" href="#74Val" title='Val' data-ref="74Val">Val</a>);</td></tr>
<tr><th id="309">309</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE">buildConstant</a>(<a class="local col3 ref" href="#73Res" title='Res' data-ref="73Res">Res</a>, *<a class="local col5 ref" href="#75CI" title='CI' data-ref="75CI">CI</a>);</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="76Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="76Res">Res</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                                     <em>double</em> <dfn class="local col7 decl" id="77Val" title='Val' data-type='double' data-ref="77Val">Val</dfn>) {</td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="78DstTy" title='DstTy' data-type='llvm::LLT' data-ref="78DstTy">DstTy</dfn> = <a class="local col6 ref" href="#76Res" title='Res' data-ref="76Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="315">315</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="79Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="79Ctx">Ctx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="316">316</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="80CFP" title='CFP' data-type='llvm::ConstantFP *' data-ref="80CFP">CFP</dfn> =</td></tr>
<tr><th id="317">317</th><td>      <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE" title='llvm::ConstantFP::get' data-ref="_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE">get</a>(<span class='refarg'><a class="local col9 ref" href="#79Ctx" title='Ctx' data-ref="79Ctx">Ctx</a></span>, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getAPFloatFromSizeEdj" title='llvm::getAPFloatFromSize' data-ref="_ZN4llvm18getAPFloatFromSizeEdj">getAPFloatFromSize</a>(<a class="local col7 ref" href="#77Val" title='Val' data-ref="77Val">Val</a>, <a class="local col8 ref" href="#78DstTy" title='DstTy' data-ref="78DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>()));</td></tr>
<tr><th id="318">318</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE">buildFConstant</a>(<a class="local col6 ref" href="#76Res" title='Res' data-ref="76Res">Res</a>, *<a class="local col0 ref" href="#80CFP" title='CFP' data-ref="80CFP">CFP</a>);</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="81Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="81Res">Res</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col2 decl" id="82Val" title='Val' data-type='const llvm::APFloat &amp;' data-ref="82Val">Val</dfn>) {</td></tr>
<tr><th id="323">323</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="83Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="83Ctx">Ctx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="324">324</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="84CFP" title='CFP' data-type='llvm::ConstantFP *' data-ref="84CFP">CFP</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE" title='llvm::ConstantFP::get' data-ref="_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE">get</a>(<span class='refarg'><a class="local col3 ref" href="#83Ctx" title='Ctx' data-ref="83Ctx">Ctx</a></span>, <a class="local col2 ref" href="#82Val" title='Val' data-ref="82Val">Val</a>);</td></tr>
<tr><th id="325">325</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE">buildFConstant</a>(<a class="local col1 ref" href="#81Res" title='Res' data-ref="81Res">Res</a>, *<a class="local col4 ref" href="#84CFP" title='CFP' data-ref="84CFP">CFP</a>);</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildBrCondEjRNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBrCond' data-ref="_ZN4llvm16MachineIRBuilder11buildBrCondEjRNS_17MachineBasicBlockE">buildBrCond</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85Tst" title='Tst' data-type='unsigned int' data-ref="85Tst">Tst</dfn>,</td></tr>
<tr><th id="329">329</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86Dest" title='Dest' data-type='llvm::MachineBasicBlock &amp;' data-ref="86Dest">Dest</dfn>) {</td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Tst).isScalar() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Tst).isScalar() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#85Tst" title='Tst' data-ref="85Tst">Tst</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col5 ref" href="#85Tst" title='Tst' data-ref="85Tst">Tst</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(&amp;<a class="local col6 ref" href="#86Dest" title='Dest' data-ref="86Dest">Dest</a>);</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE">buildLoad</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87Res" title='Res' data-type='unsigned int' data-ref="87Res">Res</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88Addr" title='Addr' data-type='unsigned int' data-ref="88Addr">Addr</dfn>,</td></tr>
<tr><th id="336">336</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="89MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="89MMO">MMO</dfn>) {</td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoadInstr' data-ref="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE">buildLoadInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>, <a class="local col7 ref" href="#87Res" title='Res' data-ref="87Res">Res</a>, <a class="local col8 ref" href="#88Addr" title='Addr' data-ref="88Addr">Addr</a>, <span class='refarg'><a class="local col9 ref" href="#89MMO" title='MMO' data-ref="89MMO">MMO</a></span>);</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoadInstr' data-ref="_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE">buildLoadInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="90Opcode" title='Opcode' data-type='unsigned int' data-ref="90Opcode">Opcode</dfn>,</td></tr>
<tr><th id="341">341</th><td>                                                     <em>unsigned</em> <dfn class="local col1 decl" id="91Res" title='Res' data-type='unsigned int' data-ref="91Res">Res</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                                     <em>unsigned</em> <dfn class="local col2 decl" id="92Addr" title='Addr' data-type='unsigned int' data-ref="92Addr">Addr</dfn>,</td></tr>
<tr><th id="343">343</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="93MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="93MMO">MMO</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 344, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#91Res" title='Res' data-ref="91Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="345">345</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Addr).isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Addr).isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#92Addr" title='Addr' data-ref="92Addr">Addr</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col0 ref" href="#90Opcode" title='Opcode' data-ref="90Opcode">Opcode</a>)</td></tr>
<tr><th id="348">348</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col1 ref" href="#91Res" title='Res' data-ref="91Res">Res</a>)</td></tr>
<tr><th id="349">349</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col2 ref" href="#92Addr" title='Addr' data-ref="92Addr">Addr</a>)</td></tr>
<tr><th id="350">350</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(&amp;<a class="local col3 ref" href="#93MMO" title='MMO' data-ref="93MMO">MMO</a>);</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE">buildStore</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94Val" title='Val' data-type='unsigned int' data-ref="94Val">Val</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95Addr" title='Addr' data-type='unsigned int' data-ref="95Addr">Addr</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col6 decl" id="96MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="96MMO">MMO</dfn>) {</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Val).isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Val).isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 355, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#94Val" title='Val' data-ref="94Val">Val</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="356">356</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Addr).isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Addr).isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 356, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#95Addr" title='Addr' data-ref="95Addr">Addr</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>)</td></tr>
<tr><th id="359">359</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col4 ref" href="#94Val" title='Val' data-ref="94Val">Val</a>)</td></tr>
<tr><th id="360">360</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col5 ref" href="#95Addr" title='Addr' data-ref="95Addr">Addr</a>)</td></tr>
<tr><th id="361">361</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(&amp;<a class="local col6 ref" href="#96MMO" title='MMO' data-ref="96MMO">MMO</a>);</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUAddo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="97Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="97Res">Res</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="98CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="98CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="366">366</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="99Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="99Op0">Op0</dfn>,</td></tr>
<tr><th id="367">367</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="100Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="100Op1">Op1</dfn>) {</td></tr>
<tr><th id="368">368</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#378" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO">G_UADDO</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col7 ref" href="#97Res" title='Res' data-ref="97Res">Res</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col8 ref" href="#98CarryOut" title='CarryOut' data-ref="98CarryOut">CarryOut</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col9 ref" href="#99Op0" title='Op0' data-ref="99Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#100Op1" title='Op1' data-ref="100Op1">Op1</a>});</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col1 decl" id="101Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="101Res">Res</dfn>,</td></tr>
<tr><th id="372">372</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="102CarryOut" title='CarryOut' data-type='const llvm::DstOp &amp;' data-ref="102CarryOut">CarryOut</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="103Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="103Op0">Op0</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="104Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="104Op1">Op1</dfn>,</td></tr>
<tr><th id="375">375</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="105CarryIn" title='CarryIn' data-type='const llvm::SrcOp &amp;' data-ref="105CarryIn">CarryIn</dfn>) {</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col1 ref" href="#101Res" title='Res' data-ref="101Res">Res</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col2 ref" href="#102CarryOut" title='CarryOut' data-ref="102CarryOut">CarryOut</a>},</td></tr>
<tr><th id="377">377</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#103Op0" title='Op0' data-ref="103Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#104Op1" title='Op1' data-ref="104Op1">Op1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#105CarryIn" title='CarryIn' data-ref="105CarryIn">CarryIn</a>});</td></tr>
<tr><th id="378">378</th><td>}</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="106Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="106Res">Res</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="107Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="107Op">Op</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col6 ref" href="#106Res" title='Res' data-ref="106Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#107Op" title='Op' data-ref="107Op">Op</a>);</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="108Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="108Res">Res</dfn>,</td></tr>
<tr><th id="386">386</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="109Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="109Op">Op</dfn>) {</td></tr>
<tr><th id="387">387</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col8 ref" href="#108Res" title='Res' data-ref="108Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>);</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="110Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="110Res">Res</dfn>,</td></tr>
<tr><th id="391">391</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="111Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="111Op">Op</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col0 ref" href="#110Res" title='Res' data-ref="110Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col1 ref" href="#111Op" title='Op' data-ref="111Op">Op</a>);</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb" title='llvm::MachineIRBuilder::getBoolExtOp' data-ref="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb">getBoolExtOp</dfn>(<em>bool</em> <dfn class="local col2 decl" id="112IsVec" title='IsVec' data-type='bool' data-ref="112IsVec">IsVec</dfn>, <em>bool</em> <dfn class="local col3 decl" id="113IsFP" title='IsFP' data-type='bool' data-ref="113IsFP">IsFP</dfn>) <em>const</em> {</td></tr>
<tr><th id="396">396</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="114TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="114TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZNK4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="397">397</th><td>  <b>switch</b> (<a class="local col4 ref" href="#114TLI" title='TLI' data-ref="114TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getBooleanContentsEbb" title='llvm::TargetLoweringBase::getBooleanContents' data-ref="_ZNK4llvm18TargetLoweringBase18getBooleanContentsEbb">getBooleanContents</a>(<a class="local col2 ref" href="#112IsVec" title='IsVec' data-ref="112IsVec">IsVec</a>, <a class="local col3 ref" href="#113IsFP" title='IsFP' data-ref="113IsFP">IsFP</a>)) {</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::BooleanContent::ZeroOrNegativeOneBooleanContent" title='llvm::TargetLoweringBase::BooleanContent::ZeroOrNegativeOneBooleanContent' data-ref="llvm::TargetLoweringBase::BooleanContent::ZeroOrNegativeOneBooleanContent">ZeroOrNegativeOneBooleanContent</a>:</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::BooleanContent::ZeroOrOneBooleanContent" title='llvm::TargetLoweringBase::BooleanContent::ZeroOrOneBooleanContent' data-ref="llvm::TargetLoweringBase::BooleanContent::ZeroOrOneBooleanContent">ZeroOrOneBooleanContent</a>:</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="402">402</th><td>  <b>default</b>:</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>;</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb" title='llvm::MachineIRBuilder::buildBoolExt' data-ref="_ZN4llvm16MachineIRBuilder12buildBoolExtERKNS_5DstOpERKNS_5SrcOpEb">buildBoolExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="115Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="115Res">Res</dfn>,</td></tr>
<tr><th id="408">408</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="116Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="116Op">Op</dfn>,</td></tr>
<tr><th id="409">409</th><td>                                                   <em>bool</em> <dfn class="local col7 decl" id="117IsFP" title='IsFP' data-type='bool' data-ref="117IsFP">IsFP</dfn>) {</td></tr>
<tr><th id="410">410</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118ExtOp" title='ExtOp' data-type='unsigned int' data-ref="118ExtOp">ExtOp</dfn> = <a class="member" href="#_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb" title='llvm::MachineIRBuilder::getBoolExtOp' data-ref="_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb">getBoolExtOp</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp6getRegEv" title='llvm::SrcOp::getReg' data-ref="_ZNK4llvm5SrcOp6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>(), <a class="local col7 ref" href="#117IsFP" title='IsFP' data-ref="117IsFP">IsFP</a>);</td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col8 ref" href="#118ExtOp" title='ExtOp' data-ref="118ExtOp">ExtOp</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col5 ref" href="#115Res" title='Res' data-ref="115Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>);</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="119ExtOpc" title='ExtOpc' data-type='unsigned int' data-ref="119ExtOpc">ExtOpc</dfn>,</td></tr>
<tr><th id="415">415</th><td>                                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="120Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="120Res">Res</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="121Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="121Op">Op</dfn>) {</td></tr>
<tr><th id="417">417</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TargetOpcode::G_ANYEXT == ExtOpc || TargetOpcode::G_ZEXT == ExtOpc || TargetOpcode::G_SEXT == ExtOpc) &amp;&amp; &quot;Expecting Extending Opc&quot;) ? void (0) : __assert_fail (&quot;(TargetOpcode::G_ANYEXT == ExtOpc || TargetOpcode::G_ZEXT == ExtOpc || TargetOpcode::G_SEXT == ExtOpc) &amp;&amp; \&quot;Expecting Extending Opc\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 419, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a> == <a class="local col9 ref" href="#119ExtOpc" title='ExtOpc' data-ref="119ExtOpc">ExtOpc</a> || TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a> == <a class="local col9 ref" href="#119ExtOpc" title='ExtOpc' data-ref="119ExtOpc">ExtOpc</a> ||</td></tr>
<tr><th id="418">418</th><td>          TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a> == <a class="local col9 ref" href="#119ExtOpc" title='ExtOpc' data-ref="119ExtOpc">ExtOpc</a>) &amp;&amp;</td></tr>
<tr><th id="419">419</th><td>         <q>"Expecting Extending Opc"</q>);</td></tr>
<tr><th id="420">420</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Res.getLLTTy(*getMRI()).isScalar() || Res.getLLTTy(*getMRI()).isVector()) ? void (0) : __assert_fail (&quot;Res.getLLTTy(*getMRI()).isScalar() || Res.getLLTTy(*getMRI()).isVector()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 421, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() ||</td></tr>
<tr><th id="421">421</th><td>         <a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>());</td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Res.getLLTTy(*getMRI()).isScalar() == Op.getLLTTy(*getMRI()).isScalar()) ? void (0) : __assert_fail (&quot;Res.getLLTTy(*getMRI()).isScalar() == Op.getLLTTy(*getMRI()).isScalar()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 423, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() ==</td></tr>
<tr><th id="423">423</th><td>         <a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>());</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122Opcode" title='Opcode' data-type='unsigned int' data-ref="122Opcode">Opcode</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="426">426</th><td>  <b>if</b> (<a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;</td></tr>
<tr><th id="427">427</th><td>      <a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="428">428</th><td>    <a class="local col2 ref" href="#122Opcode" title='Opcode' data-ref="122Opcode">Opcode</a> = <a class="local col9 ref" href="#119ExtOpc" title='ExtOpc' data-ref="119ExtOpc">ExtOpc</a>;</td></tr>
<tr><th id="429">429</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;</td></tr>
<tr><th id="430">430</th><td>           <a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="431">431</th><td>    <a class="local col2 ref" href="#122Opcode" title='Opcode' data-ref="122Opcode">Opcode</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>;</td></tr>
<tr><th id="432">432</th><td>  <b>else</b></td></tr>
<tr><th id="433">433</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Res.getLLTTy(*getMRI()) == Op.getLLTTy(*getMRI())) ? void (0) : __assert_fail (&quot;Res.getLLTTy(*getMRI()) == Op.getLLTTy(*getMRI())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()));</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col2 ref" href="#122Opcode" title='Opcode' data-ref="122Opcode">Opcode</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col0 ref" href="#120Res" title='Res' data-ref="120Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a>);</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildSExtOrTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="123Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="123Res">Res</dfn>,</td></tr>
<tr><th id="439">439</th><td>                                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="124Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="124Op">Op</dfn>) {</td></tr>
<tr><th id="440">440</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>, <a class="local col3 ref" href="#123Res" title='Res' data-ref="123Res">Res</a>, <a class="local col4 ref" href="#124Op" title='Op' data-ref="124Op">Op</a>);</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildZExtOrTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="125Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="125Res">Res</dfn>,</td></tr>
<tr><th id="444">444</th><td>                                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="126Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="126Op">Op</dfn>) {</td></tr>
<tr><th id="445">445</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>, <a class="local col5 ref" href="#125Res" title='Res' data-ref="125Res">Res</a>, <a class="local col6 ref" href="#126Op" title='Op' data-ref="126Op">Op</a>);</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildAnyExtOrTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="127Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="127Res">Res</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="128Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="128Op">Op</dfn>) {</td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE">buildExtOrTrunc</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>, <a class="local col7 ref" href="#127Res" title='Res' data-ref="127Res">Res</a>, <a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op">Op</a>);</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="129Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="129Dst">Dst</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="130Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="130Src">Src</dfn>) {</td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="131SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="131SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#130Src" title='Src' data-ref="130Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="456">456</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="132DstTy" title='DstTy' data-type='llvm::LLT' data-ref="132DstTy">DstTy</dfn> = <a class="local col9 ref" href="#129Dst" title='Dst' data-ref="129Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col1 ref" href="#131SrcTy" title='SrcTy' data-ref="131SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#132DstTy" title='DstTy' data-ref="132DstTy">DstTy</a>)</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="local col9 ref" href="#129Dst" title='Dst' data-ref="129Dst">Dst</a>, <a class="local col0 ref" href="#130Src" title='Src' data-ref="130Src">Src</a>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Opcode" title='Opcode' data-type='unsigned int' data-ref="133Opcode">Opcode</dfn>;</td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="local col1 ref" href="#131SrcTy" title='SrcTy' data-ref="131SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <a class="local col2 ref" href="#132DstTy" title='DstTy' data-ref="132DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="462">462</th><td>    <a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>;</td></tr>
<tr><th id="463">463</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#132DstTy" title='DstTy' data-ref="132DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <a class="local col1 ref" href="#131SrcTy" title='SrcTy' data-ref="131SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="464">464</th><td>    <a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>;</td></tr>
<tr><th id="465">465</th><td>  <b>else</b> {</td></tr>
<tr><th id="466">466</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SrcTy.isPointer() &amp;&amp; !DstTy.isPointer() &amp;&amp; &quot;n G_ADDRCAST yet&quot;) ? void (0) : __assert_fail (&quot;!SrcTy.isPointer() &amp;&amp; !DstTy.isPointer() &amp;&amp; \&quot;n G_ADDRCAST yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 466, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#131SrcTy" title='SrcTy' data-ref="131SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; !<a class="local col2 ref" href="#132DstTy" title='DstTy' data-ref="132DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"n G_ADDRCAST yet"</q>);</td></tr>
<tr><th id="467">467</th><td>    <a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>;</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#129Dst" title='Dst' data-ref="129Dst">Dst</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col0 ref" href="#130Src" title='Src' data-ref="130Src">Src</a>);</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="134Dst" title='Dst' data-type='const llvm::DstOp &amp;' data-ref="134Dst">Dst</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="135Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="135Src">Src</dfn>,</td></tr>
<tr><th id="475">475</th><td>                                                   <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="136Index" title='Index' data-type='uint64_t' data-ref="136Index">Index</dfn>) {</td></tr>
<tr><th id="476">476</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="137SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="137SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#135Src" title='Src' data-ref="135Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="138DstTy" title='DstTy' data-type='llvm::LLT' data-ref="138DstTy">DstTy</dfn> = <a class="local col4 ref" href="#134Dst" title='Dst' data-ref="134Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="479">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="480">480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;SrcTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#137SrcTy" title='SrcTy' data-ref="137SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="481">481</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;DstTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 481, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138DstTy" title='DstTy' data-ref="138DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="482">482</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Index + DstTy.getSizeInBits() &lt;= SrcTy.getSizeInBits() &amp;&amp; &quot;extracting off end of register&quot;) ? void (0) : __assert_fail (&quot;Index + DstTy.getSizeInBits() &lt;= SrcTy.getSizeInBits() &amp;&amp; \&quot;extracting off end of register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136Index" title='Index' data-ref="136Index">Index</a> + <a class="local col8 ref" href="#138DstTy" title='DstTy' data-ref="138DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <a class="local col7 ref" href="#137SrcTy" title='SrcTy' data-ref="137SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="483">483</th><td>         <q>"extracting off end of register"</q>);</td></tr>
<tr><th id="484">484</th><td><u>#<span data-ppcond="479">endif</span></u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (<a class="local col8 ref" href="#138DstTy" title='DstTy' data-ref="138DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <a class="local col7 ref" href="#137SrcTy" title='SrcTy' data-ref="137SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="487">487</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Index == 0 &amp;&amp; &quot;insertion past the end of a register&quot;) ? void (0) : __assert_fail (&quot;Index == 0 &amp;&amp; \&quot;insertion past the end of a register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136Index" title='Index' data-ref="136Index">Index</a> == <var>0</var> &amp;&amp; <q>"insertion past the end of a register"</q>);</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</a>(<a class="local col4 ref" href="#134Dst" title='Dst' data-ref="134Dst">Dst</a>, <a class="local col5 ref" href="#135Src" title='Src' data-ref="135Src">Src</a>);</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <em>auto</em> <dfn class="local col9 decl" id="139Extract" title='Extract' data-type='llvm::MachineInstrBuilder' data-ref="139Extract">Extract</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>);</td></tr>
<tr><th id="492">492</th><td>  <a class="local col4 ref" href="#134Dst" title='Dst' data-ref="134Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#139Extract" title='Extract' data-ref="139Extract">Extract</a></span>);</td></tr>
<tr><th id="493">493</th><td>  <a class="local col5 ref" href="#135Src" title='Src' data-ref="135Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE" title='llvm::SrcOp::addSrcToMIB' data-ref="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE">addSrcToMIB</a>(<span class='refarg'><a class="local col9 ref" href="#139Extract" title='Extract' data-ref="139Extract">Extract</a></span>);</td></tr>
<tr><th id="494">494</th><td>  <a class="local col9 ref" href="#139Extract" title='Extract' data-ref="139Extract">Extract</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#136Index" title='Index' data-ref="136Index">Index</a>);</td></tr>
<tr><th id="495">495</th><td>  <b>return</b> <a class="local col9 ref" href="#139Extract" title='Extract' data-ref="139Extract">Extract</a>;</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE" title='llvm::MachineIRBuilder::buildSequence' data-ref="_ZN4llvm16MachineIRBuilder13buildSequenceEjNS_8ArrayRefIjEENS1_ImEE">buildSequence</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="140Res" title='Res' data-type='unsigned int' data-ref="140Res">Res</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="141Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="141Ops">Ops</dfn>,</td></tr>
<tr><th id="499">499</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt; <dfn class="local col2 decl" id="142Indices" title='Indices' data-type='ArrayRef&lt;uint64_t&gt;' data-ref="142Indices">Indices</dfn>) {</td></tr>
<tr><th id="500">500</th><td><u>#<span data-ppcond="500">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ops.size() == Indices.size() &amp;&amp; &quot;incompatible args&quot;) ? void (0) : __assert_fail (&quot;Ops.size() == Indices.size() &amp;&amp; \&quot;incompatible args\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 501, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <a class="local col2 ref" href="#142Indices" title='Indices' data-ref="142Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &amp;&amp; <q>"incompatible args"</q>);</td></tr>
<tr><th id="502">502</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Ops.empty() &amp;&amp; &quot;invalid trivial sequence&quot;) ? void (0) : __assert_fail (&quot;!Ops.empty() &amp;&amp; \&quot;invalid trivial sequence\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 502, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <q>"invalid trivial sequence"</q>);</td></tr>
<tr><th id="503">503</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::is_sorted(Indices.begin(), Indices.end()) &amp;&amp; &quot;sequence offsets must be in ascending order&quot;) ? void (0) : __assert_fail (&quot;std::is_sorted(Indices.begin(), Indices.end()) &amp;&amp; \&quot;sequence offsets must be in ascending order\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 504, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt9is_sortedT_S_" title='std::is_sorted' data-ref="_ZSt9is_sortedT_S_">is_sorted</a>(<a class="local col2 ref" href="#142Indices" title='Indices' data-ref="142Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col2 ref" href="#142Indices" title='Indices' data-ref="142Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>()) &amp;&amp;</td></tr>
<tr><th id="504">504</th><td>         <q>"sequence offsets must be in ascending order"</q>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#140Res" title='Res' data-ref="140Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="507">507</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="143Op" title='Op' data-type='unsigned int' data-ref="143Op">Op</dfn> : <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>)</td></tr>
<tr><th id="508">508</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Op).isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Op).isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 508, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="509">509</th><td><u>#<span data-ppcond="500">endif</span></u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="144ResTy" title='ResTy' data-type='llvm::LLT' data-ref="144ResTy">ResTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#140Res" title='Res' data-ref="140Res">Res</a>);</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="145OpTy" title='OpTy' data-type='llvm::LLT' data-ref="145OpTy">OpTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="513">513</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146OpSize" title='OpSize' data-type='unsigned int' data-ref="146OpSize">OpSize</dfn> = <a class="local col5 ref" href="#145OpTy" title='OpTy' data-ref="145OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col7 decl" id="147MaybeMerge" title='MaybeMerge' data-type='bool' data-ref="147MaybeMerge">MaybeMerge</dfn> = <b>true</b>;</td></tr>
<tr><th id="515">515</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="148i" title='i' data-type='unsigned int' data-ref="148i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a> &lt; <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>) {</td></tr>
<tr><th id="516">516</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>]</a>) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col5 ref" href="#145OpTy" title='OpTy' data-ref="145OpTy">OpTy</a> || <a class="local col2 ref" href="#142Indices" title='Indices' data-ref="142Indices">Indices</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>]</a> != <a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a> * <a class="local col6 ref" href="#146OpSize" title='OpSize' data-ref="146OpSize">OpSize</a>) {</td></tr>
<tr><th id="517">517</th><td>      <a class="local col7 ref" href="#147MaybeMerge" title='MaybeMerge' data-ref="147MaybeMerge">MaybeMerge</a> = <b>false</b>;</td></tr>
<tr><th id="518">518</th><td>      <b>break</b>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (<a class="local col7 ref" href="#147MaybeMerge" title='MaybeMerge' data-ref="147MaybeMerge">MaybeMerge</a> &amp;&amp; <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <a class="local col6 ref" href="#146OpSize" title='OpSize' data-ref="146OpSize">OpSize</a> == <a class="local col4 ref" href="#144ResTy" title='ResTy' data-ref="144ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="523">523</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col0 ref" href="#140Res" title='Res' data-ref="140Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>);</td></tr>
<tr><th id="524">524</th><td>    <b>return</b>;</td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149ResIn" title='ResIn' data-type='unsigned int' data-ref="149ResIn">ResIn</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#144ResTy" title='ResTy' data-ref="144ResTy">ResTy</a>);</td></tr>
<tr><th id="528">528</th><td>  <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col9 ref" href="#149ResIn" title='ResIn' data-ref="149ResIn">ResIn</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="150i" title='i' data-type='unsigned int' data-ref="150i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a> &lt; <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>) {</td></tr>
<tr><th id="531">531</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="151ResOut" title='ResOut' data-type='unsigned int' data-ref="151ResOut">ResOut</dfn> = <a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a> + <var>1</var> == <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()</td></tr>
<tr><th id="532">532</th><td>                          ? <a class="local col0 ref" href="#140Res" title='Res' data-ref="140Res">Res</a></td></tr>
<tr><th id="533">533</th><td>                          : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#144ResTy" title='ResTy' data-ref="144ResTy">ResTy</a>);</td></tr>
<tr><th id="534">534</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder11buildInsertEjjjj" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj">buildInsert</a>(<a class="local col1 ref" href="#151ResOut" title='ResOut' data-ref="151ResOut">ResOut</a>, <a class="local col9 ref" href="#149ResIn" title='ResIn' data-ref="149ResIn">ResIn</a>, <a class="local col1 ref" href="#141Ops" title='Ops' data-ref="141Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>]</a>, <a class="local col2 ref" href="#142Indices" title='Indices' data-ref="142Indices">Indices</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>]</a>);</td></tr>
<tr><th id="535">535</th><td>    <a class="local col9 ref" href="#149ResIn" title='ResIn' data-ref="149ResIn">ResIn</a> = <a class="local col1 ref" href="#151ResOut" title='ResOut' data-ref="151ResOut">ResOut</a>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="152Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="152Res">Res</dfn>) {</td></tr>
<tr><th id="540">540</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col2 ref" href="#152Res" title='Res' data-ref="152Res">Res</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="153Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="153Res">Res</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="154Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="154Ops">Ops</dfn>) {</td></tr>
<tr><th id="545">545</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;LLT&gt; to ArrayRef&lt;SrcOp&gt;,</i></td></tr>
<tr><th id="546">546</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="547">547</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>, <var>8</var>&gt; <dfn class="local col5 decl" id="155TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::SrcOp, 8&gt;' data-ref="155TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col4 ref" href="#154Ops" title='Ops' data-ref="154Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col4 ref" href="#154Ops" title='Ops' data-ref="154Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="549">549</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col3 ref" href="#153Res" title='Res' data-ref="153Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#155TmpVec" title='TmpVec' data-ref="155TmpVec">TmpVec</a>);</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>&gt; <dfn class="local col6 decl" id="156Res" title='Res' data-type='ArrayRef&lt;llvm::LLT&gt;' data-ref="156Res">Res</dfn>,</td></tr>
<tr><th id="553">553</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="157Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="157Op">Op</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;LLT&gt; to ArrayRef&lt;DstOp&gt;,</i></td></tr>
<tr><th id="555">555</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="556">556</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>, <var>8</var>&gt; <dfn class="local col8 decl" id="158TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::DstOp, 8&gt;' data-ref="158TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col6 ref" href="#156Res" title='Res' data-ref="156Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col6 ref" href="#156Res" title='Res' data-ref="156Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="558">558</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#158TmpVec" title='TmpVec' data-ref="158TmpVec">TmpVec</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#157Op" title='Op' data-ref="157Op">Op</a>);</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="159Res" title='Res' data-type='llvm::LLT' data-ref="159Res">Res</dfn>,</td></tr>
<tr><th id="562">562</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="160Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="160Op">Op</dfn>) {</td></tr>
<tr><th id="563">563</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161NumReg" title='NumReg' data-type='unsigned int' data-ref="161NumReg">NumReg</dfn> = <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <a class="local col9 ref" href="#159Res" title='Res' data-ref="159Res">Res</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="162TmpVec" title='TmpVec' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="162TmpVec">TmpVec</dfn>;</td></tr>
<tr><th id="565">565</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="163I" title='I' data-type='unsigned int' data-ref="163I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#163I" title='I' data-ref="163I">I</a> != <a class="local col1 ref" href="#161NumReg" title='NumReg' data-ref="161NumReg">NumReg</a>; ++<a class="local col3 ref" href="#163I" title='I' data-ref="163I">I</a>)</td></tr>
<tr><th id="566">566</th><td>    <a class="local col2 ref" href="#162TmpVec" title='TmpVec' data-ref="162TmpVec">TmpVec</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#159Res" title='Res' data-ref="159Res">Res</a>));</td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#162TmpVec" title='TmpVec' data-ref="162TmpVec">TmpVec</a>, <a class="local col0 ref" href="#160Op" title='Op' data-ref="160Op">Op</a>);</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE">buildUnmerge</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="164Res" title='Res' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="164Res">Res</dfn>,</td></tr>
<tr><th id="571">571</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="165Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="165Op">Op</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;unsigned&gt; to ArrayRef&lt;DstOp&gt;,</i></td></tr>
<tr><th id="573">573</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="574">574</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>, <var>8</var>&gt; <dfn class="local col6 decl" id="166TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::DstOp, 8&gt;' data-ref="166TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col4 ref" href="#164Res" title='Res' data-ref="164Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col4 ref" href="#164Res" title='Res' data-ref="164Res">Res</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="576">576</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#166TmpVec" title='TmpVec' data-ref="166TmpVec">TmpVec</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col5 ref" href="#165Op" title='Op' data-ref="165Op">Op</a>);</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col7 decl" id="167Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="167Res">Res</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="168Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="168Ops">Ops</dfn>) {</td></tr>
<tr><th id="581">581</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;unsigned&gt; to ArrayRef&lt;SrcOp&gt;,</i></td></tr>
<tr><th id="582">582</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="583">583</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="584">584</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>, <var>8</var>&gt; <dfn class="local col9 decl" id="169TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::SrcOp, 8&gt;' data-ref="169TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col8 ref" href="#168Ops" title='Ops' data-ref="168Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col8 ref" href="#168Ops" title='Ops' data-ref="168Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#167Res" title='Res' data-ref="167Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#169TmpVec" title='TmpVec' data-ref="169TmpVec">TmpVec</a>);</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSplatVector' data-ref="_ZN4llvm16MachineIRBuilder16buildSplatVectorERKNS_5DstOpERKNS_5SrcOpE">buildSplatVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="170Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="170Res">Res</dfn>,</td></tr>
<tr><th id="589">589</th><td>                                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="171Src" title='Src' data-type='const llvm::SrcOp &amp;' data-ref="171Src">Src</dfn>) {</td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>, <var>8</var>&gt; <dfn class="local col2 decl" id="172TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::SrcOp, 8&gt;' data-ref="172TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#170Res" title='Res' data-ref="170Res">Res</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>(), <a class="local col1 ref" href="#171Src" title='Src' data-ref="171Src">Src</a>);</td></tr>
<tr><th id="591">591</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col0 ref" href="#170Res" title='Res' data-ref="170Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#172TmpVec" title='TmpVec' data-ref="172TmpVec">TmpVec</a>);</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="595">595</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVectorTrunc' data-ref="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVectorTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="173Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="173Res">Res</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="174Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="174Ops">Ops</dfn>) {</td></tr>
<tr><th id="597">597</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;unsigned&gt; to ArrayRef&lt;SrcOp&gt;,</i></td></tr>
<tr><th id="598">598</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="599">599</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>, <var>8</var>&gt; <dfn class="local col5 decl" id="175TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::SrcOp, 8&gt;' data-ref="175TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col4 ref" href="#174Ops" title='Ops' data-ref="174Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col4 ref" href="#174Ops" title='Ops' data-ref="174Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="601">601</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#267" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#175TmpVec" title='TmpVec' data-ref="175TmpVec">TmpVec</a>);</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="605">605</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefIjEE">buildConcatVectors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col6 decl" id="176Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="176Res">Res</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="177Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="177Ops">Ops</dfn>) {</td></tr>
<tr><th id="606">606</th><td>  <i>// Unfortunately to convert from ArrayRef&lt;unsigned&gt; to ArrayRef&lt;SrcOp&gt;,</i></td></tr>
<tr><th id="607">607</th><td><i>  // we need some temporary storage for the DstOp objects. Here we use a</i></td></tr>
<tr><th id="608">608</th><td><i>  // sufficiently large SmallVector to not go through the heap.</i></td></tr>
<tr><th id="609">609</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>, <var>8</var>&gt; <dfn class="local col8 decl" id="178TmpVec" title='TmpVec' data-type='SmallVector&lt;llvm::SrcOp, 8&gt;' data-ref="178TmpVec">TmpVec</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col7 ref" href="#177Ops" title='Ops' data-ref="177Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#177Ops" title='Ops' data-ref="177Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col6 ref" href="#176Res" title='Res' data-ref="176Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#178TmpVec" title='TmpVec' data-ref="178TmpVec">TmpVec</a>);</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertEjjjj">buildInsert</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="179Res" title='Res' data-type='unsigned int' data-ref="179Res">Res</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="180Src" title='Src' data-type='unsigned int' data-ref="180Src">Src</dfn>,</td></tr>
<tr><th id="614">614</th><td>                                                  <em>unsigned</em> <dfn class="local col1 decl" id="181Op" title='Op' data-type='unsigned int' data-ref="181Op">Op</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182Index" title='Index' data-type='unsigned int' data-ref="182Index">Index</dfn>) {</td></tr>
<tr><th id="615">615</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Index + getMRI()-&gt;getType(Op).getSizeInBits() &lt;= getMRI()-&gt;getType(Res).getSizeInBits() &amp;&amp; &quot;insertion past the end of a register&quot;) ? void (0) : __assert_fail (&quot;Index + getMRI()-&gt;getType(Op).getSizeInBits() &lt;= getMRI()-&gt;getType(Res).getSizeInBits() &amp;&amp; \&quot;insertion past the end of a register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 617, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182Index" title='Index' data-ref="182Index">Index</a> + <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#181Op" title='Op' data-ref="181Op">Op</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;=</td></tr>
<tr><th id="616">616</th><td>             <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#179Res" title='Res' data-ref="179Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="617">617</th><td>         <q>"insertion past the end of a register"</q>);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#179Res" title='Res' data-ref="179Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="620">620</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#181Op" title='Op' data-ref="181Op">Op</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col9 ref" href="#179Res" title='Res' data-ref="179Res">Res</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col1 ref" href="#181Op" title='Op' data-ref="181Op">Op</a>);</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>)</td></tr>
<tr><th id="625">625</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col9 ref" href="#179Res" title='Res' data-ref="179Res">Res</a>)</td></tr>
<tr><th id="626">626</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col0 ref" href="#180Src" title='Src' data-ref="180Src">Src</a>)</td></tr>
<tr><th id="627">627</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col1 ref" href="#181Op" title='Op' data-ref="181Op">Op</a>)</td></tr>
<tr><th id="628">628</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#182Index" title='Index' data-ref="182Index">Index</a>);</td></tr>
<tr><th id="629">629</th><td>}</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="local col3 decl" id="183ID" title='ID' data-type='Intrinsic::ID' data-ref="183ID">ID</dfn>,</td></tr>
<tr><th id="632">632</th><td>                                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="184ResultRegs" title='ResultRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="184ResultRegs">ResultRegs</dfn>,</td></tr>
<tr><th id="633">633</th><td>                                                     <em>bool</em> <dfn class="local col5 decl" id="185HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="185HasSideEffects">HasSideEffects</dfn>) {</td></tr>
<tr><th id="634">634</th><td>  <em>auto</em> <dfn class="local col6 decl" id="186MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="186MIB">MIB</dfn> =</td></tr>
<tr><th id="635">635</th><td>      <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col5 ref" href="#185HasSideEffects" title='HasSideEffects' data-ref="185HasSideEffects">HasSideEffects</a> ? <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a></td></tr>
<tr><th id="636">636</th><td>                                : <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#326" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC">G_INTRINSIC</a>);</td></tr>
<tr><th id="637">637</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="187ResultReg" title='ResultReg' data-type='unsigned int' data-ref="187ResultReg">ResultReg</dfn> : <a class="local col4 ref" href="#184ResultRegs" title='ResultRegs' data-ref="184ResultRegs">ResultRegs</a>)</td></tr>
<tr><th id="638">638</th><td>    <a class="local col6 ref" href="#186MIB" title='MIB' data-ref="186MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col7 ref" href="#187ResultReg" title='ResultReg' data-ref="187ResultReg">ResultReg</a>);</td></tr>
<tr><th id="639">639</th><td>  <a class="local col6 ref" href="#186MIB" title='MIB' data-ref="186MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder14addIntrinsicIDENS_9Intrinsic2IDE" title='llvm::MachineInstrBuilder::addIntrinsicID' data-ref="_ZNK4llvm19MachineInstrBuilder14addIntrinsicIDENS_9Intrinsic2IDE">addIntrinsicID</a>(<a class="local col3 ref" href="#183ID" title='ID' data-ref="183ID">ID</a>);</td></tr>
<tr><th id="640">640</th><td>  <b>return</b> <a class="local col6 ref" href="#186MIB" title='MIB' data-ref="186MIB">MIB</a>;</td></tr>
<tr><th id="641">641</th><td>}</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</dfn>(<span class="namespace">Intrinsic::</span><a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="local col8 decl" id="188ID" title='ID' data-type='Intrinsic::ID' data-ref="188ID">ID</dfn>,</td></tr>
<tr><th id="644">644</th><td>                                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>&gt; <dfn class="local col9 decl" id="189Results" title='Results' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="189Results">Results</dfn>,</td></tr>
<tr><th id="645">645</th><td>                                                     <em>bool</em> <dfn class="local col0 decl" id="190HasSideEffects" title='HasSideEffects' data-type='bool' data-ref="190HasSideEffects">HasSideEffects</dfn>) {</td></tr>
<tr><th id="646">646</th><td>  <em>auto</em> <dfn class="local col1 decl" id="191MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="191MIB">MIB</dfn> =</td></tr>
<tr><th id="647">647</th><td>      <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col0 ref" href="#190HasSideEffects" title='HasSideEffects' data-ref="190HasSideEffects">HasSideEffects</a> ? <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a></td></tr>
<tr><th id="648">648</th><td>                                : <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#326" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC">G_INTRINSIC</a>);</td></tr>
<tr><th id="649">649</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> <dfn class="local col2 decl" id="192Result" title='Result' data-type='llvm::DstOp' data-ref="192Result">Result</dfn> : <a class="local col9 ref" href="#189Results" title='Results' data-ref="189Results">Results</a>)</td></tr>
<tr><th id="650">650</th><td>    <a class="local col2 ref" href="#192Result" title='Result' data-ref="192Result">Result</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <span class='refarg'><a class="local col1 ref" href="#191MIB" title='MIB' data-ref="191MIB">MIB</a></span>);</td></tr>
<tr><th id="651">651</th><td>  <a class="local col1 ref" href="#191MIB" title='MIB' data-ref="191MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder14addIntrinsicIDENS_9Intrinsic2IDE" title='llvm::MachineInstrBuilder::addIntrinsicID' data-ref="_ZNK4llvm19MachineInstrBuilder14addIntrinsicIDENS_9Intrinsic2IDE">addIntrinsicID</a>(<a class="local col8 ref" href="#188ID" title='ID' data-ref="188ID">ID</a>);</td></tr>
<tr><th id="652">652</th><td>  <b>return</b> <a class="local col1 ref" href="#191MIB" title='MIB' data-ref="191MIB">MIB</a>;</td></tr>
<tr><th id="653">653</th><td>}</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="193Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="193Res">Res</dfn>,</td></tr>
<tr><th id="656">656</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="194Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="194Op">Op</dfn>) {</td></tr>
<tr><th id="657">657</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col3 ref" href="#193Res" title='Res' data-ref="193Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col4 ref" href="#194Op" title='Op' data-ref="194Op">Op</a>);</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpE">buildFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="195Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="195Res">Res</dfn>,</td></tr>
<tr><th id="661">661</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="196Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="196Op">Op</dfn>) {</td></tr>
<tr><th id="662">662</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col5 ref" href="#195Res" title='Res' data-ref="195Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col6 ref" href="#196Op" title='Op' data-ref="196Op">Op</a>);</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col7 decl" id="197Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="197Pred">Pred</dfn>,</td></tr>
<tr><th id="666">666</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col8 decl" id="198Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="198Res">Res</dfn>,</td></tr>
<tr><th id="667">667</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col9 decl" id="199Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="199Op0">Op0</dfn>,</td></tr>
<tr><th id="668">668</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="200Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="200Op1">Op1</dfn>) {</td></tr>
<tr><th id="669">669</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col8 ref" href="#198Res" title='Res' data-ref="198Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE"></a><a class="local col7 ref" href="#197Pred" title='Pred' data-ref="197Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col9 ref" href="#199Op0" title='Op0' data-ref="199Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#200Op1" title='Op1' data-ref="200Op1">Op1</a>});</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildFCmp</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col1 decl" id="201Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="201Pred">Pred</dfn>,</td></tr>
<tr><th id="673">673</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col2 decl" id="202Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="202Res">Res</dfn>,</td></tr>
<tr><th id="674">674</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col3 decl" id="203Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="203Op0">Op0</dfn>,</td></tr>
<tr><th id="675">675</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="204Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="204Op1">Op1</dfn>) {</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col2 ref" href="#202Res" title='Res' data-ref="202Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_7CmpInst9PredicateE"></a><a class="local col1 ref" href="#201Pred" title='Pred' data-ref="201Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col3 ref" href="#203Op0" title='Op0' data-ref="203Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#204Op1" title='Op1' data-ref="204Op1">Op1</a>});</td></tr>
<tr><th id="678">678</th><td>}</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col5 decl" id="205Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="205Res">Res</dfn>,</td></tr>
<tr><th id="681">681</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="206Tst" title='Tst' data-type='const llvm::SrcOp &amp;' data-ref="206Tst">Tst</dfn>,</td></tr>
<tr><th id="682">682</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="207Op0" title='Op0' data-type='const llvm::SrcOp &amp;' data-ref="207Op0">Op0</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="208Op1" title='Op1' data-type='const llvm::SrcOp &amp;' data-ref="208Op1">Op1</dfn>) {</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#59" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKS0_"></a><a class="local col5 ref" href="#205Res" title='Res' data-ref="205Res">Res</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col6 ref" href="#206Tst" title='Tst' data-ref="206Tst">Tst</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col7 ref" href="#207Op0" title='Op0' data-ref="207Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col8 ref" href="#208Op1" title='Op1' data-ref="208Op1">Op1</a>});</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="689">689</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildInsertVectorElement' data-ref="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildInsertVectorElement</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col9 decl" id="209Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="209Res">Res</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col0 decl" id="210Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="210Val">Val</dfn>,</td></tr>
<tr><th id="690">690</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="211Elt" title='Elt' data-type='const llvm::SrcOp &amp;' data-ref="211Elt">Elt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col2 decl" id="212Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="212Idx">Idx</dfn>) {</td></tr>
<tr><th id="691">691</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#209Res" title='Res' data-ref="209Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col0 ref" href="#210Val" title='Val' data-ref="210Val">Val</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col1 ref" href="#211Elt" title='Elt' data-ref="211Elt">Elt</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col2 ref" href="#212Idx" title='Idx' data-ref="212Idx">Idx</a>});</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="695">695</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col3 decl" id="213Res" title='Res' data-type='const llvm::DstOp &amp;' data-ref="213Res">Res</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col4 decl" id="214Val" title='Val' data-type='const llvm::SrcOp &amp;' data-ref="214Val">Val</dfn>,</td></tr>
<tr><th id="696">696</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="215Idx" title='Idx' data-type='const llvm::SrcOp &amp;' data-ref="215Idx">Idx</dfn>) {</td></tr>
<tr><th id="697">697</th><td>  <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col3 ref" href="#213Res" title='Res' data-ref="213Res">Res</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col4 ref" href="#214Val" title='Val' data-ref="214Val">Val</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#119" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKS0_"></a><a class="local col5 ref" href="#215Idx" title='Idx' data-ref="215Idx">Idx</a>});</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess' data-ref="_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE">buildAtomicCmpXchgWithSuccess</dfn>(</td></tr>
<tr><th id="701">701</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="216OldValRes" title='OldValRes' data-type='unsigned int' data-ref="216OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="217SuccessRes" title='SuccessRes' data-type='unsigned int' data-ref="217SuccessRes">SuccessRes</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="218Addr" title='Addr' data-type='unsigned int' data-ref="218Addr">Addr</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219CmpVal" title='CmpVal' data-type='unsigned int' data-ref="219CmpVal">CmpVal</dfn>,</td></tr>
<tr><th id="702">702</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="220NewVal" title='NewVal' data-type='unsigned int' data-ref="220NewVal">NewVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="221MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="221MMO">MMO</dfn>) {</td></tr>
<tr><th id="703">703</th><td><u>#<span data-ppcond="703">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="704">704</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="222OldValResTy" title='OldValResTy' data-type='llvm::LLT' data-ref="222OldValResTy">OldValResTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#216OldValRes" title='OldValRes' data-ref="216OldValRes">OldValRes</a>);</td></tr>
<tr><th id="705">705</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="223SuccessResTy" title='SuccessResTy' data-type='llvm::LLT' data-ref="223SuccessResTy">SuccessResTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#217SuccessRes" title='SuccessRes' data-ref="217SuccessRes">SuccessRes</a>);</td></tr>
<tr><th id="706">706</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="224AddrTy" title='AddrTy' data-type='llvm::LLT' data-ref="224AddrTy">AddrTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#218Addr" title='Addr' data-ref="218Addr">Addr</a>);</td></tr>
<tr><th id="707">707</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="225CmpValTy" title='CmpValTy' data-type='llvm::LLT' data-ref="225CmpValTy">CmpValTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#219CmpVal" title='CmpVal' data-ref="219CmpVal">CmpVal</a>);</td></tr>
<tr><th id="708">708</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="226NewValTy" title='NewValTy' data-type='llvm::LLT' data-ref="226NewValTy">NewValTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#220NewVal" title='NewVal' data-ref="220NewVal">NewVal</a>);</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy.isScalar() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;OldValResTy.isScalar() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 709, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222OldValResTy" title='OldValResTy' data-ref="222OldValResTy">OldValResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuccessResTy.isScalar() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;SuccessResTy.isScalar() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 710, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#223SuccessResTy" title='SuccessResTy' data-ref="223SuccessResTy">SuccessResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="711">711</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AddrTy.isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;AddrTy.isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 711, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224AddrTy" title='AddrTy' data-ref="224AddrTy">AddrTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="712">712</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CmpValTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;CmpValTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 712, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#225CmpValTy" title='CmpValTy' data-ref="225CmpValTy">CmpValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="713">713</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewValTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;NewValTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 713, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#226NewValTy" title='NewValTy' data-ref="226NewValTy">NewValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="714">714</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy == CmpValTy &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;OldValResTy == CmpValTy &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 714, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222OldValResTy" title='OldValResTy' data-ref="222OldValResTy">OldValResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col5 ref" href="#225CmpValTy" title='CmpValTy' data-ref="225CmpValTy">CmpValTy</a> &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="715">715</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy == NewValTy &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;OldValResTy == NewValTy &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 715, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222OldValResTy" title='OldValResTy' data-ref="222OldValResTy">OldValResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col6 ref" href="#226NewValTy" title='NewValTy' data-ref="226NewValTy">NewValTy</a> &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="716">716</th><td><u>#<span data-ppcond="703">endif</span></u></td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#301" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS">G_ATOMIC_CMPXCHG_WITH_SUCCESS</a>)</td></tr>
<tr><th id="719">719</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col6 ref" href="#216OldValRes" title='OldValRes' data-ref="216OldValRes">OldValRes</a>)</td></tr>
<tr><th id="720">720</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col7 ref" href="#217SuccessRes" title='SuccessRes' data-ref="217SuccessRes">SuccessRes</a>)</td></tr>
<tr><th id="721">721</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col8 ref" href="#218Addr" title='Addr' data-ref="218Addr">Addr</a>)</td></tr>
<tr><th id="722">722</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col9 ref" href="#219CmpVal" title='CmpVal' data-ref="219CmpVal">CmpVal</a>)</td></tr>
<tr><th id="723">723</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col0 ref" href="#220NewVal" title='NewVal' data-ref="220NewVal">NewVal</a>)</td></tr>
<tr><th id="724">724</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(&amp;<a class="local col1 ref" href="#221MMO" title='MMO' data-ref="221MMO">MMO</a>);</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="728">728</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicCmpXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgEjjjjRNS_17MachineMemOperandE">buildAtomicCmpXchg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="227OldValRes" title='OldValRes' data-type='unsigned int' data-ref="227OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="228Addr" title='Addr' data-type='unsigned int' data-ref="228Addr">Addr</dfn>,</td></tr>
<tr><th id="729">729</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="229CmpVal" title='CmpVal' data-type='unsigned int' data-ref="229CmpVal">CmpVal</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="230NewVal" title='NewVal' data-type='unsigned int' data-ref="230NewVal">NewVal</dfn>,</td></tr>
<tr><th id="730">730</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="231MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="231MMO">MMO</dfn>) {</td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="731">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="732">732</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="232OldValResTy" title='OldValResTy' data-type='llvm::LLT' data-ref="232OldValResTy">OldValResTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#227OldValRes" title='OldValRes' data-ref="227OldValRes">OldValRes</a>);</td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="233AddrTy" title='AddrTy' data-type='llvm::LLT' data-ref="233AddrTy">AddrTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#228Addr" title='Addr' data-ref="228Addr">Addr</a>);</td></tr>
<tr><th id="734">734</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="234CmpValTy" title='CmpValTy' data-type='llvm::LLT' data-ref="234CmpValTy">CmpValTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#229CmpVal" title='CmpVal' data-ref="229CmpVal">CmpVal</a>);</td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="235NewValTy" title='NewValTy' data-type='llvm::LLT' data-ref="235NewValTy">NewValTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#230NewVal" title='NewVal' data-ref="230NewVal">NewVal</a>);</td></tr>
<tr><th id="736">736</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy.isScalar() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;OldValResTy.isScalar() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 736, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232OldValResTy" title='OldValResTy' data-ref="232OldValResTy">OldValResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AddrTy.isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;AddrTy.isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 737, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#233AddrTy" title='AddrTy' data-ref="233AddrTy">AddrTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="738">738</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CmpValTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;CmpValTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 738, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#234CmpValTy" title='CmpValTy' data-ref="234CmpValTy">CmpValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="739">739</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewValTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;NewValTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 739, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#235NewValTy" title='NewValTy' data-ref="235NewValTy">NewValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy == CmpValTy &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;OldValResTy == CmpValTy &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 740, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232OldValResTy" title='OldValResTy' data-ref="232OldValResTy">OldValResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col4 ref" href="#234CmpValTy" title='CmpValTy' data-ref="234CmpValTy">CmpValTy</a> &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="741">741</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy == NewValTy &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;OldValResTy == NewValTy &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 741, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232OldValResTy" title='OldValResTy' data-ref="232OldValResTy">OldValResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col5 ref" href="#235NewValTy" title='NewValTy' data-ref="235NewValTy">NewValTy</a> &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="742">742</th><td><u>#<span data-ppcond="731">endif</span></u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#304" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</a>)</td></tr>
<tr><th id="745">745</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col7 ref" href="#227OldValRes" title='OldValRes' data-ref="227OldValRes">OldValRes</a>)</td></tr>
<tr><th id="746">746</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col8 ref" href="#228Addr" title='Addr' data-ref="228Addr">Addr</a>)</td></tr>
<tr><th id="747">747</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col9 ref" href="#229CmpVal" title='CmpVal' data-ref="229CmpVal">CmpVal</a>)</td></tr>
<tr><th id="748">748</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col0 ref" href="#230NewVal" title='NewVal' data-ref="230NewVal">NewVal</a>)</td></tr>
<tr><th id="749">749</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(&amp;<a class="local col1 ref" href="#231MMO" title='MMO' data-ref="231MMO">MMO</a>);</td></tr>
<tr><th id="750">750</th><td>}</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="236Opcode" title='Opcode' data-type='unsigned int' data-ref="236Opcode">Opcode</dfn>,</td></tr>
<tr><th id="753">753</th><td>                                                     <em>unsigned</em> <dfn class="local col7 decl" id="237OldValRes" title='OldValRes' data-type='unsigned int' data-ref="237OldValRes">OldValRes</dfn>,</td></tr>
<tr><th id="754">754</th><td>                                                     <em>unsigned</em> <dfn class="local col8 decl" id="238Addr" title='Addr' data-type='unsigned int' data-ref="238Addr">Addr</dfn>,</td></tr>
<tr><th id="755">755</th><td>                                                     <em>unsigned</em> <dfn class="local col9 decl" id="239Val" title='Val' data-type='unsigned int' data-ref="239Val">Val</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col0 decl" id="240MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="240MMO">MMO</dfn>) {</td></tr>
<tr><th id="757">757</th><td><u>#<span data-ppcond="757">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="758">758</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="241OldValResTy" title='OldValResTy' data-type='llvm::LLT' data-ref="241OldValResTy">OldValResTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#237OldValRes" title='OldValRes' data-ref="237OldValRes">OldValRes</a>);</td></tr>
<tr><th id="759">759</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="242AddrTy" title='AddrTy' data-type='llvm::LLT' data-ref="242AddrTy">AddrTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#238Addr" title='Addr' data-ref="238Addr">Addr</a>);</td></tr>
<tr><th id="760">760</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="243ValTy" title='ValTy' data-type='llvm::LLT' data-ref="243ValTy">ValTy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>);</td></tr>
<tr><th id="761">761</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy.isScalar() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;OldValResTy.isScalar() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 761, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#241OldValResTy" title='OldValResTy' data-ref="241OldValResTy">OldValResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="762">762</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AddrTy.isPointer() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;AddrTy.isPointer() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 762, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#242AddrTy" title='AddrTy' data-ref="242AddrTy">AddrTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="763">763</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ValTy.isValid() &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;ValTy.isValid() &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 763, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#243ValTy" title='ValTy' data-ref="243ValTy">ValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <q>"invalid operand type"</q>);</td></tr>
<tr><th id="764">764</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldValResTy == ValTy &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;OldValResTy == ValTy &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 764, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#241OldValResTy" title='OldValResTy' data-ref="241OldValResTy">OldValResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#243ValTy" title='ValTy' data-ref="243ValTy">ValTy</a> &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="765">765</th><td><u>#<span data-ppcond="757">endif</span></u></td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col6 ref" href="#236Opcode" title='Opcode' data-ref="236Opcode">Opcode</a>)</td></tr>
<tr><th id="768">768</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col7 ref" href="#237OldValRes" title='OldValRes' data-ref="237OldValRes">OldValRes</a>)</td></tr>
<tr><th id="769">769</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col8 ref" href="#238Addr" title='Addr' data-ref="238Addr">Addr</a>)</td></tr>
<tr><th id="770">770</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>)</td></tr>
<tr><th id="771">771</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(&amp;<a class="local col0 ref" href="#240MMO" title='MMO' data-ref="240MMO">MMO</a>);</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="775">775</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXchg' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWXchgEjjjRNS_17MachineMemOperandE">buildAtomicRMWXchg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="244OldValRes" title='OldValRes' data-type='unsigned int' data-ref="244OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="245Addr" title='Addr' data-type='unsigned int' data-ref="245Addr">Addr</dfn>,</td></tr>
<tr><th id="776">776</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="246Val" title='Val' data-type='unsigned int' data-ref="246Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="247MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="247MMO">MMO</dfn>) {</td></tr>
<tr><th id="777">777</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#307" title='llvm::TargetOpcode::G_ATOMICRMW_XCHG' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</a>, <a class="local col4 ref" href="#244OldValRes" title='OldValRes' data-ref="244OldValRes">OldValRes</a>, <a class="local col5 ref" href="#245Addr" title='Addr' data-ref="245Addr">Addr</a>, <a class="local col6 ref" href="#246Val" title='Val' data-ref="246Val">Val</a>,</td></tr>
<tr><th id="778">778</th><td>                        <span class='refarg'><a class="local col7 ref" href="#247MMO" title='MMO' data-ref="247MMO">MMO</a></span>);</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="781">781</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAdd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAddEjjjRNS_17MachineMemOperandE">buildAtomicRMWAdd</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="248OldValRes" title='OldValRes' data-type='unsigned int' data-ref="248OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="249Addr" title='Addr' data-type='unsigned int' data-ref="249Addr">Addr</dfn>,</td></tr>
<tr><th id="782">782</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="250Val" title='Val' data-type='unsigned int' data-ref="250Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="251MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="251MMO">MMO</dfn>) {</td></tr>
<tr><th id="783">783</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#308" title='llvm::TargetOpcode::G_ATOMICRMW_ADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</a>, <a class="local col8 ref" href="#248OldValRes" title='OldValRes' data-ref="248OldValRes">OldValRes</a>, <a class="local col9 ref" href="#249Addr" title='Addr' data-ref="249Addr">Addr</a>, <a class="local col0 ref" href="#250Val" title='Val' data-ref="250Val">Val</a>,</td></tr>
<tr><th id="784">784</th><td>                        <span class='refarg'><a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO">MMO</a></span>);</td></tr>
<tr><th id="785">785</th><td>}</td></tr>
<tr><th id="786">786</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="787">787</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWSub' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWSubEjjjRNS_17MachineMemOperandE">buildAtomicRMWSub</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="252OldValRes" title='OldValRes' data-type='unsigned int' data-ref="252OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="253Addr" title='Addr' data-type='unsigned int' data-ref="253Addr">Addr</dfn>,</td></tr>
<tr><th id="788">788</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="254Val" title='Val' data-type='unsigned int' data-ref="254Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="255MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="255MMO">MMO</dfn>) {</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#309" title='llvm::TargetOpcode::G_ATOMICRMW_SUB' data-ref="llvm::TargetOpcode::G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</a>, <a class="local col2 ref" href="#252OldValRes" title='OldValRes' data-ref="252OldValRes">OldValRes</a>, <a class="local col3 ref" href="#253Addr" title='Addr' data-ref="253Addr">Addr</a>, <a class="local col4 ref" href="#254Val" title='Val' data-ref="254Val">Val</a>,</td></tr>
<tr><th id="790">790</th><td>                        <span class='refarg'><a class="local col5 ref" href="#255MMO" title='MMO' data-ref="255MMO">MMO</a></span>);</td></tr>
<tr><th id="791">791</th><td>}</td></tr>
<tr><th id="792">792</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="793">793</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWAnd' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWAndEjjjRNS_17MachineMemOperandE">buildAtomicRMWAnd</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="256OldValRes" title='OldValRes' data-type='unsigned int' data-ref="256OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="257Addr" title='Addr' data-type='unsigned int' data-ref="257Addr">Addr</dfn>,</td></tr>
<tr><th id="794">794</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="258Val" title='Val' data-type='unsigned int' data-ref="258Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="259MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="259MMO">MMO</dfn>) {</td></tr>
<tr><th id="795">795</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#310" title='llvm::TargetOpcode::G_ATOMICRMW_AND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_AND">G_ATOMICRMW_AND</a>, <a class="local col6 ref" href="#256OldValRes" title='OldValRes' data-ref="256OldValRes">OldValRes</a>, <a class="local col7 ref" href="#257Addr" title='Addr' data-ref="257Addr">Addr</a>, <a class="local col8 ref" href="#258Val" title='Val' data-ref="258Val">Val</a>,</td></tr>
<tr><th id="796">796</th><td>                        <span class='refarg'><a class="local col9 ref" href="#259MMO" title='MMO' data-ref="259MMO">MMO</a></span>);</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="799">799</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWNand' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWNandEjjjRNS_17MachineMemOperandE">buildAtomicRMWNand</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="260OldValRes" title='OldValRes' data-type='unsigned int' data-ref="260OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="261Addr" title='Addr' data-type='unsigned int' data-ref="261Addr">Addr</dfn>,</td></tr>
<tr><th id="800">800</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="262Val" title='Val' data-type='unsigned int' data-ref="262Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="263MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="263MMO">MMO</dfn>) {</td></tr>
<tr><th id="801">801</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#311" title='llvm::TargetOpcode::G_ATOMICRMW_NAND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_NAND">G_ATOMICRMW_NAND</a>, <a class="local col0 ref" href="#260OldValRes" title='OldValRes' data-ref="260OldValRes">OldValRes</a>, <a class="local col1 ref" href="#261Addr" title='Addr' data-ref="261Addr">Addr</a>, <a class="local col2 ref" href="#262Val" title='Val' data-ref="262Val">Val</a>,</td></tr>
<tr><th id="802">802</th><td>                        <span class='refarg'><a class="local col3 ref" href="#263MMO" title='MMO' data-ref="263MMO">MMO</a></span>);</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWOr' data-ref="_ZN4llvm16MachineIRBuilder16buildAtomicRMWOrEjjjRNS_17MachineMemOperandE">buildAtomicRMWOr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="264OldValRes" title='OldValRes' data-type='unsigned int' data-ref="264OldValRes">OldValRes</dfn>,</td></tr>
<tr><th id="805">805</th><td>                                                       <em>unsigned</em> <dfn class="local col5 decl" id="265Addr" title='Addr' data-type='unsigned int' data-ref="265Addr">Addr</dfn>,</td></tr>
<tr><th id="806">806</th><td>                                                       <em>unsigned</em> <dfn class="local col6 decl" id="266Val" title='Val' data-type='unsigned int' data-ref="266Val">Val</dfn>,</td></tr>
<tr><th id="807">807</th><td>                                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="267MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="267MMO">MMO</dfn>) {</td></tr>
<tr><th id="808">808</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#312" title='llvm::TargetOpcode::G_ATOMICRMW_OR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_OR">G_ATOMICRMW_OR</a>, <a class="local col4 ref" href="#264OldValRes" title='OldValRes' data-ref="264OldValRes">OldValRes</a>, <a class="local col5 ref" href="#265Addr" title='Addr' data-ref="265Addr">Addr</a>, <a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val">Val</a>,</td></tr>
<tr><th id="809">809</th><td>                        <span class='refarg'><a class="local col7 ref" href="#267MMO" title='MMO' data-ref="267MMO">MMO</a></span>);</td></tr>
<tr><th id="810">810</th><td>}</td></tr>
<tr><th id="811">811</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="812">812</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWXor' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWXorEjjjRNS_17MachineMemOperandE">buildAtomicRMWXor</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="268OldValRes" title='OldValRes' data-type='unsigned int' data-ref="268OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="269Addr" title='Addr' data-type='unsigned int' data-ref="269Addr">Addr</dfn>,</td></tr>
<tr><th id="813">813</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="270Val" title='Val' data-type='unsigned int' data-ref="270Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col1 decl" id="271MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="271MMO">MMO</dfn>) {</td></tr>
<tr><th id="814">814</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#313" title='llvm::TargetOpcode::G_ATOMICRMW_XOR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</a>, <a class="local col8 ref" href="#268OldValRes" title='OldValRes' data-ref="268OldValRes">OldValRes</a>, <a class="local col9 ref" href="#269Addr" title='Addr' data-ref="269Addr">Addr</a>, <a class="local col0 ref" href="#270Val" title='Val' data-ref="270Val">Val</a>,</td></tr>
<tr><th id="815">815</th><td>                        <span class='refarg'><a class="local col1 ref" href="#271MMO" title='MMO' data-ref="271MMO">MMO</a></span>);</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="818">818</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMax' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMaxEjjjRNS_17MachineMemOperandE">buildAtomicRMWMax</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="272OldValRes" title='OldValRes' data-type='unsigned int' data-ref="272OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="273Addr" title='Addr' data-type='unsigned int' data-ref="273Addr">Addr</dfn>,</td></tr>
<tr><th id="819">819</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="274Val" title='Val' data-type='unsigned int' data-ref="274Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="275MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="275MMO">MMO</dfn>) {</td></tr>
<tr><th id="820">820</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_ATOMICRMW_MAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</a>, <a class="local col2 ref" href="#272OldValRes" title='OldValRes' data-ref="272OldValRes">OldValRes</a>, <a class="local col3 ref" href="#273Addr" title='Addr' data-ref="273Addr">Addr</a>, <a class="local col4 ref" href="#274Val" title='Val' data-ref="274Val">Val</a>,</td></tr>
<tr><th id="821">821</th><td>                        <span class='refarg'><a class="local col5 ref" href="#275MMO" title='MMO' data-ref="275MMO">MMO</a></span>);</td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="824">824</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWMin' data-ref="_ZN4llvm16MachineIRBuilder17buildAtomicRMWMinEjjjRNS_17MachineMemOperandE">buildAtomicRMWMin</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="276OldValRes" title='OldValRes' data-type='unsigned int' data-ref="276OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="277Addr" title='Addr' data-type='unsigned int' data-ref="277Addr">Addr</dfn>,</td></tr>
<tr><th id="825">825</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="278Val" title='Val' data-type='unsigned int' data-ref="278Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="279MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="279MMO">MMO</dfn>) {</td></tr>
<tr><th id="826">826</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#315" title='llvm::TargetOpcode::G_ATOMICRMW_MIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</a>, <a class="local col6 ref" href="#276OldValRes" title='OldValRes' data-ref="276OldValRes">OldValRes</a>, <a class="local col7 ref" href="#277Addr" title='Addr' data-ref="277Addr">Addr</a>, <a class="local col8 ref" href="#278Val" title='Val' data-ref="278Val">Val</a>,</td></tr>
<tr><th id="827">827</th><td>                        <span class='refarg'><a class="local col9 ref" href="#279MMO" title='MMO' data-ref="279MMO">MMO</a></span>);</td></tr>
<tr><th id="828">828</th><td>}</td></tr>
<tr><th id="829">829</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="830">830</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmax' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUmaxEjjjRNS_17MachineMemOperandE">buildAtomicRMWUmax</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="280OldValRes" title='OldValRes' data-type='unsigned int' data-ref="280OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="281Addr" title='Addr' data-type='unsigned int' data-ref="281Addr">Addr</dfn>,</td></tr>
<tr><th id="831">831</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="282Val" title='Val' data-type='unsigned int' data-ref="282Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="283MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="283MMO">MMO</dfn>) {</td></tr>
<tr><th id="832">832</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#316" title='llvm::TargetOpcode::G_ATOMICRMW_UMAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</a>, <a class="local col0 ref" href="#280OldValRes" title='OldValRes' data-ref="280OldValRes">OldValRes</a>, <a class="local col1 ref" href="#281Addr" title='Addr' data-ref="281Addr">Addr</a>, <a class="local col2 ref" href="#282Val" title='Val' data-ref="282Val">Val</a>,</td></tr>
<tr><th id="833">833</th><td>                        <span class='refarg'><a class="local col3 ref" href="#283MMO" title='MMO' data-ref="283MMO">MMO</a></span>);</td></tr>
<tr><th id="834">834</th><td>}</td></tr>
<tr><th id="835">835</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="836">836</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminEjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMWUmin' data-ref="_ZN4llvm16MachineIRBuilder18buildAtomicRMWUminEjjjRNS_17MachineMemOperandE">buildAtomicRMWUmin</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="284OldValRes" title='OldValRes' data-type='unsigned int' data-ref="284OldValRes">OldValRes</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285Addr" title='Addr' data-type='unsigned int' data-ref="285Addr">Addr</dfn>,</td></tr>
<tr><th id="837">837</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="286Val" title='Val' data-type='unsigned int' data-ref="286Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="287MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="287MMO">MMO</dfn>) {</td></tr>
<tr><th id="838">838</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildAtomicRMW' data-ref="_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE">buildAtomicRMW</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#317" title='llvm::TargetOpcode::G_ATOMICRMW_UMIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</a>, <a class="local col4 ref" href="#284OldValRes" title='OldValRes' data-ref="284OldValRes">OldValRes</a>, <a class="local col5 ref" href="#285Addr" title='Addr' data-ref="285Addr">Addr</a>, <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>,</td></tr>
<tr><th id="839">839</th><td>                        <span class='refarg'><a class="local col7 ref" href="#287MMO" title='MMO' data-ref="287MMO">MMO</a></span>);</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="843">843</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder17buildBlockAddressEjPKNS_12BlockAddressE" title='llvm::MachineIRBuilder::buildBlockAddress' data-ref="_ZN4llvm16MachineIRBuilder17buildBlockAddressEjPKNS_12BlockAddressE">buildBlockAddress</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="288Res" title='Res' data-type='unsigned int' data-ref="288Res">Res</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a> *<dfn class="local col9 decl" id="289BA" title='BA' data-type='const llvm::BlockAddress *' data-ref="289BA">BA</dfn>) {</td></tr>
<tr><th id="844">844</th><td><u>#<span data-ppcond="844">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="845">845</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getMRI()-&gt;getType(Res).isPointer() &amp;&amp; &quot;invalid res type&quot;) ? void (0) : __assert_fail (&quot;getMRI()-&gt;getType(Res).isPointer() &amp;&amp; \&quot;invalid res type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 845, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#288Res" title='Res' data-ref="288Res">Res</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"invalid res type"</q>);</td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="844">endif</span></u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_BLOCK_ADDR' data-ref="llvm::TargetOpcode::G_BLOCK_ADDR">G_BLOCK_ADDR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col8 ref" href="#288Res" title='Res' data-ref="288Res">Res</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElh" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElh">addBlockAddress</a>(<a class="local col9 ref" href="#289BA" title='BA' data-ref="289BA">BA</a>);</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b" title='llvm::MachineIRBuilder::validateTruncExt' data-ref="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b">validateTruncExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col0 decl" id="290DstTy" title='DstTy' data-type='const llvm::LLT &amp;' data-ref="290DstTy">DstTy</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col1 decl" id="291SrcTy" title='SrcTy' data-type='const llvm::LLT &amp;' data-ref="291SrcTy">SrcTy</dfn>,</td></tr>
<tr><th id="852">852</th><td>                                        <em>bool</em> <dfn class="local col2 decl" id="292IsExtend" title='IsExtend' data-type='bool' data-ref="292IsExtend">IsExtend</dfn>) {</td></tr>
<tr><th id="853">853</th><td><u>#<span data-ppcond="853">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="local col0 ref" href="#290DstTy" title='DstTy' data-ref="290DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="855">855</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcTy.isVector() &amp;&amp; &quot;mismatched cast between vector and non-vector&quot;) ? void (0) : __assert_fail (&quot;SrcTy.isVector() &amp;&amp; \&quot;mismatched cast between vector and non-vector\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 855, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291SrcTy" title='SrcTy' data-ref="291SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"mismatched cast between vector and non-vector"</q>);</td></tr>
<tr><th id="856">856</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcTy.getNumElements() == DstTy.getNumElements() &amp;&amp; &quot;different number of elements in a trunc/ext&quot;) ? void (0) : __assert_fail (&quot;SrcTy.getNumElements() == DstTy.getNumElements() &amp;&amp; \&quot;different number of elements in a trunc/ext\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 857, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291SrcTy" title='SrcTy' data-ref="291SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <a class="local col0 ref" href="#290DstTy" title='DstTy' data-ref="290DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() &amp;&amp;</td></tr>
<tr><th id="857">857</th><td>           <q>"different number of elements in a trunc/ext"</q>);</td></tr>
<tr><th id="858">858</th><td>  } <b>else</b></td></tr>
<tr><th id="859">859</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.isScalar() &amp;&amp; SrcTy.isScalar() &amp;&amp; &quot;invalid extend/trunc&quot;) ? void (0) : __assert_fail (&quot;DstTy.isScalar() &amp;&amp; SrcTy.isScalar() &amp;&amp; \&quot;invalid extend/trunc\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 859, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#290DstTy" title='DstTy' data-ref="290DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <a class="local col1 ref" href="#291SrcTy" title='SrcTy' data-ref="291SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"invalid extend/trunc"</q>);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <b>if</b> (<a class="local col2 ref" href="#292IsExtend" title='IsExtend' data-ref="292IsExtend">IsExtend</a>)</td></tr>
<tr><th id="862">862</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.getSizeInBits() &gt; SrcTy.getSizeInBits() &amp;&amp; &quot;invalid narrowing extend&quot;) ? void (0) : __assert_fail (&quot;DstTy.getSizeInBits() &gt; SrcTy.getSizeInBits() &amp;&amp; \&quot;invalid narrowing extend\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 863, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#290DstTy" title='DstTy' data-ref="290DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col1 ref" href="#291SrcTy" title='SrcTy' data-ref="291SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="863">863</th><td>           <q>"invalid narrowing extend"</q>);</td></tr>
<tr><th id="864">864</th><td>  <b>else</b></td></tr>
<tr><th id="865">865</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.getSizeInBits() &lt; SrcTy.getSizeInBits() &amp;&amp; &quot;invalid widening trunc&quot;) ? void (0) : __assert_fail (&quot;DstTy.getSizeInBits() &lt; SrcTy.getSizeInBits() &amp;&amp; \&quot;invalid widening trunc\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 866, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#290DstTy" title='DstTy' data-ref="290DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <a class="local col1 ref" href="#291SrcTy" title='SrcTy' data-ref="291SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="866">866</th><td>           <q>"invalid widening trunc"</q>);</td></tr>
<tr><th id="867">867</th><td><u>#<span data-ppcond="853">endif</span></u></td></tr>
<tr><th id="868">868</th><td>}</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="decl def" id="_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_" title='llvm::MachineIRBuilder::validateSelectOp' data-ref="_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_">validateSelectOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col3 decl" id="293ResTy" title='ResTy' data-type='const llvm::LLT &amp;' data-ref="293ResTy">ResTy</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col4 decl" id="294TstTy" title='TstTy' data-type='const llvm::LLT &amp;' data-ref="294TstTy">TstTy</dfn>,</td></tr>
<tr><th id="871">871</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col5 decl" id="295Op0Ty" title='Op0Ty' data-type='const llvm::LLT &amp;' data-ref="295Op0Ty">Op0Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="296Op1Ty" title='Op1Ty' data-type='const llvm::LLT &amp;' data-ref="296Op1Ty">Op1Ty</dfn>) {</td></tr>
<tr><th id="872">872</th><td><u>#<span data-ppcond="872">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="873">873</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ResTy.isScalar() || ResTy.isVector() || ResTy.isPointer()) &amp;&amp; &quot;invalid operand type&quot;) ? void (0) : __assert_fail (&quot;(ResTy.isScalar() || ResTy.isVector() || ResTy.isPointer()) &amp;&amp; \&quot;invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 874, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) &amp;&amp;</td></tr>
<tr><th id="874">874</th><td>         <q>"invalid operand type"</q>);</td></tr>
<tr><th id="875">875</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ResTy == Op0Ty &amp;&amp; ResTy == Op1Ty) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;(ResTy == Op0Ty &amp;&amp; ResTy == Op1Ty) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 875, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col5 ref" href="#295Op0Ty" title='Op0Ty' data-ref="295Op0Ty">Op0Ty</a> &amp;&amp; <a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col6 ref" href="#296Op1Ty" title='Op1Ty' data-ref="296Op1Ty">Op1Ty</a>) &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="876">876</th><td>  <b>if</b> (<a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col3 ref" href="#293ResTy" title='ResTy' data-ref="293ResTy">ResTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="877">877</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TstTy.isScalar() &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;TstTy.isScalar() &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 877, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#294TstTy" title='TstTy' data-ref="294TstTy">TstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"type mismatch"</q>);</td></tr>
<tr><th id="878">878</th><td>  <b>else</b></td></tr>
<tr><th id="879">879</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TstTy.isScalar() || (TstTy.isVector() &amp;&amp; TstTy.getNumElements() == Op0Ty.getNumElements())) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;(TstTy.isScalar() || (TstTy.isVector() &amp;&amp; TstTy.getNumElements() == Op0Ty.getNumElements())) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 882, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#294TstTy" title='TstTy' data-ref="294TstTy">TstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() ||</td></tr>
<tr><th id="880">880</th><td>            (<a class="local col4 ref" href="#294TstTy" title='TstTy' data-ref="294TstTy">TstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="881">881</th><td>             <a class="local col4 ref" href="#294TstTy" title='TstTy' data-ref="294TstTy">TstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <a class="local col5 ref" href="#295Op0Ty" title='Op0Ty' data-ref="295Op0Ty">Op0Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>())) &amp;&amp;</td></tr>
<tr><th id="882">882</th><td>           <q>"type mismatch"</q>);</td></tr>
<tr><th id="883">883</th><td><u>#<span data-ppcond="872">endif</span></u></td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a>::<dfn class="virtual decl def" id="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="297Opc" title='Opc' data-type='unsigned int' data-ref="297Opc">Opc</dfn>,</td></tr>
<tr><th id="887">887</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a>&gt; <dfn class="local col8 decl" id="298DstOps" title='DstOps' data-type='ArrayRef&lt;llvm::DstOp&gt;' data-ref="298DstOps">DstOps</dfn>,</td></tr>
<tr><th id="888">888</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>&gt; <dfn class="local col9 decl" id="299SrcOps" title='SrcOps' data-type='ArrayRef&lt;llvm::SrcOp&gt;' data-ref="299SrcOps">SrcOps</dfn>,</td></tr>
<tr><th id="889">889</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="300Flags" title='Flags' data-type='Optional&lt;unsigned int&gt;' data-ref="300Flags">Flags</dfn>) {</td></tr>
<tr><th id="890">890</th><td>  <b>switch</b> (<a class="local col7 ref" href="#297Opc" title='Opc' data-ref="297Opc">Opc</a>) {</td></tr>
<tr><th id="891">891</th><td>  <b>default</b>:</td></tr>
<tr><th id="892">892</th><td>    <b>break</b>;</td></tr>
<tr><th id="893">893</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="894">894</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid select&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid select\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 894, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid select"</q>);</td></tr>
<tr><th id="895">895</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 3 &amp;&amp; &quot;Invalid select&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 3 &amp;&amp; \&quot;Invalid select\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 895, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>3</var> &amp;&amp; <q>"Invalid select"</q>);</td></tr>
<tr><th id="896">896</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_" title='llvm::MachineIRBuilder::validateSelectOp' data-ref="_ZN4llvm16MachineIRBuilder16validateSelectOpERKNS_3LLTES3_S3_S3_">validateSelectOp</a>(</td></tr>
<tr><th id="897">897</th><td>        <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="898">898</th><td>        <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()));</td></tr>
<tr><th id="899">899</th><td>    <b>break</b>;</td></tr>
<tr><th id="900">900</th><td>  }</td></tr>
<tr><th id="901">901</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="902">902</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>:</td></tr>
<tr><th id="903">903</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>:</td></tr>
<tr><th id="904">904</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="905">905</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>:</td></tr>
<tr><th id="906">906</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>:</td></tr>
<tr><th id="907">907</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="908">908</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="909">909</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>:</td></tr>
<tr><th id="910">910</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a>:</td></tr>
<tr><th id="911">911</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#501" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="912">912</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#504" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="913">913</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#507" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="914">914</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#510" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX">G_UMAX</a>: {</td></tr>
<tr><th id="915">915</th><td>    <i>// All these are binary ops.</i></td></tr>
<tr><th id="916">916</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 916, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="917">917</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 2 &amp;&amp; &quot;Invalid Srcs&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 2 &amp;&amp; \&quot;Invalid Srcs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 917, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid Srcs"</q>);</td></tr>
<tr><th id="918">918</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateBinaryOp' data-ref="_ZN4llvm16MachineIRBuilder16validateBinaryOpERKNS_3LLTES3_S3_">validateBinaryOp</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="919">919</th><td>                     <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="920">920</th><td>                     <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()));</td></tr>
<tr><th id="921">921</th><td>    <b>break</b>;</td></tr>
<tr><th id="922">922</th><td>  }</td></tr>
<tr><th id="923">923</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="924">924</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="925">925</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>: {</td></tr>
<tr><th id="926">926</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 926, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="927">927</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 2 &amp;&amp; &quot;Invalid Srcs&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 2 &amp;&amp; \&quot;Invalid Srcs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 927, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid Srcs"</q>);</td></tr>
<tr><th id="928">928</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_" title='llvm::MachineIRBuilder::validateShiftOp' data-ref="_ZN4llvm16MachineIRBuilder15validateShiftOpERKNS_3LLTES3_S3_">validateShiftOp</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="929">929</th><td>                    <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="930">930</th><td>                    <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()));</td></tr>
<tr><th id="931">931</th><td>    <b>break</b>;</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="936">936</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 936, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="937">937</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 1 &amp;&amp; &quot;Invalid Srcs&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 1 &amp;&amp; \&quot;Invalid Srcs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 937, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Srcs"</q>);</td></tr>
<tr><th id="938">938</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b" title='llvm::MachineIRBuilder::validateTruncExt' data-ref="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b">validateTruncExt</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="939">939</th><td>                     <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), <b>true</b>);</td></tr>
<tr><th id="940">940</th><td>    <b>break</b>;</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="942">942</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>: {</td></tr>
<tr><th id="943">943</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 943, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="944">944</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 1 &amp;&amp; &quot;Invalid Srcs&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 1 &amp;&amp; \&quot;Invalid Srcs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 944, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Srcs"</q>);</td></tr>
<tr><th id="945">945</th><td>    <a class="member" href="#_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b" title='llvm::MachineIRBuilder::validateTruncExt' data-ref="_ZN4llvm16MachineIRBuilder16validateTruncExtERKNS_3LLTES3_b">validateTruncExt</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()),</td></tr>
<tr><th id="946">946</th><td>                     <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), <b>false</b>);</td></tr>
<tr><th id="947">947</th><td>    <b>break</b>;</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="950">950</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 950, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="951">951</th><td>    <i>// If the caller wants to add a subreg source it has to be done separately</i></td></tr>
<tr><th id="952">952</th><td><i>    // so we may not have any SrcOps at this point yet.</i></td></tr>
<tr><th id="953">953</th><td>    <b>break</b>;</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>:</td></tr>
<tr><th id="955">955</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="956">956</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst Operands&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst Operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 956, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst Operands"</q>);</td></tr>
<tr><th id="957">957</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 3 &amp;&amp; &quot;Invalid Src Operands&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 3 &amp;&amp; \&quot;Invalid Src Operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 957, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>3</var> &amp;&amp; <q>"Invalid Src Operands"</q>);</td></tr>
<tr><th id="958">958</th><td>    <i>// For F/ICMP, the first src operand is the predicate, followed by</i></td></tr>
<tr><th id="959">959</th><td><i>    // the two comparands.</i></td></tr>
<tr><th id="960">960</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[0].getSrcOpKind() == SrcOp::SrcType::Ty_Predicate &amp;&amp; &quot;Expecting predicate&quot;) ? void (0) : __assert_fail (&quot;SrcOps[0].getSrcOpKind() == SrcOp::SrcType::Ty_Predicate &amp;&amp; \&quot;Expecting predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 961, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp12getSrcOpKindEv" title='llvm::SrcOp::getSrcOpKind' data-ref="_ZNK4llvm5SrcOp12getSrcOpKindEv">getSrcOpKind</a>() == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp::SrcType" title='llvm::SrcOp::SrcType' data-ref="llvm::SrcOp::SrcType">SrcType</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp::SrcType::Ty_Predicate" title='llvm::SrcOp::SrcType::Ty_Predicate' data-ref="llvm::SrcOp::SrcType::Ty_Predicate">Ty_Predicate</a> &amp;&amp;</td></tr>
<tr><th id="961">961</th><td>           <q>"Expecting predicate"</q>);</td></tr>
<tr><th id="962">962</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ([&amp;]() -&gt; bool { CmpInst::Predicate Pred = SrcOps[0].getPredicate(); return Opc == TargetOpcode::G_ICMP ? CmpInst::isIntPredicate(Pred) : CmpInst::isFPPredicate(Pred); }() &amp;&amp; &quot;Invalid predicate&quot;) ? void (0) : __assert_fail (&quot;[&amp;]() -&gt; bool { CmpInst::Predicate Pred = SrcOps[0].getPredicate(); return Opc == TargetOpcode::G_ICMP ? CmpInst::isIntPredicate(Pred) : CmpInst::isFPPredicate(Pred); }() &amp;&amp; \&quot;Invalid predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 966, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>([&amp;]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="963">963</th><td>      <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col1 decl" id="301Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="301Pred">Pred</dfn> = <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp12getPredicateEv" title='llvm::SrcOp::getPredicate' data-ref="_ZNK4llvm5SrcOp12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="964">964</th><td>      <b>return</b> <a class="local col7 ref" href="#297Opc" title='Opc' data-ref="297Opc">Opc</a> == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a> ? <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst14isIntPredicateENS0_9PredicateE" title='llvm::CmpInst::isIntPredicate' data-ref="_ZN4llvm7CmpInst14isIntPredicateENS0_9PredicateE">isIntPredicate</a>(<a class="local col1 ref" href="#962" title='Pred' data-ref="301Pred">Pred</a>)</td></tr>
<tr><th id="965">965</th><td>                                         : <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst13isFPPredicateENS0_9PredicateE" title='llvm::CmpInst::isFPPredicate' data-ref="_ZN4llvm7CmpInst13isFPPredicateENS0_9PredicateE">isFPPredicate</a>(<a class="local col1 ref" href="#962" title='Pred' data-ref="301Pred">Pred</a>);</td></tr>
<tr><th id="966">966</th><td>    }() &amp;&amp; <q>"Invalid predicate"</q>);</td></tr>
<tr><th id="967">967</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[1].getLLTTy(*getMRI()) == SrcOps[2].getLLTTy(*getMRI()) &amp;&amp; &quot;Type mismatch&quot;) ? void (0) : __assert_fail (&quot;SrcOps[1].getLLTTy(*getMRI()) == SrcOps[2].getLLTTy(*getMRI()) &amp;&amp; \&quot;Type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 968, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>2</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) &amp;&amp;</td></tr>
<tr><th id="968">968</th><td>           <q>"Type mismatch"</q>);</td></tr>
<tr><th id="969">969</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ([&amp;]() -&gt; bool { LLT Op0Ty = SrcOps[1].getLLTTy(*getMRI()); LLT DstTy = DstOps[0].getLLTTy(*getMRI()); if (Op0Ty.isScalar() || Op0Ty.isPointer()) return DstTy.isScalar(); else return DstTy.isVector() &amp;&amp; DstTy.getNumElements() == Op0Ty.getNumElements(); }() &amp;&amp; &quot;Type Mismatch&quot;) ? void (0) : __assert_fail (&quot;[&amp;]() -&gt; bool { LLT Op0Ty = SrcOps[1].getLLTTy(*getMRI()); LLT DstTy = DstOps[0].getLLTTy(*getMRI()); if (Op0Ty.isScalar() || Op0Ty.isPointer()) return DstTy.isScalar(); else return DstTy.isVector() &amp;&amp; DstTy.getNumElements() == Op0Ty.getNumElements(); }() &amp;&amp; \&quot;Type Mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 977, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>([&amp;]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="970">970</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="302Op0Ty" title='Op0Ty' data-type='llvm::LLT' data-ref="302Op0Ty">Op0Ty</dfn> = <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="971">971</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="303DstTy" title='DstTy' data-type='llvm::LLT' data-ref="303DstTy">DstTy</dfn> = <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="972">972</th><td>      <b>if</b> (<a class="local col2 ref" href="#969" title='Op0Ty' data-ref="302Op0Ty">Op0Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col2 ref" href="#969" title='Op0Ty' data-ref="302Op0Ty">Op0Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="973">973</th><td>        <b>return</b> <a class="local col3 ref" href="#969" title='DstTy' data-ref="303DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>();</td></tr>
<tr><th id="974">974</th><td>      <b>else</b></td></tr>
<tr><th id="975">975</th><td>        <b>return</b> <a class="local col3 ref" href="#969" title='DstTy' data-ref="303DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="976">976</th><td>               <a class="local col3 ref" href="#969" title='DstTy' data-ref="303DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <a class="local col2 ref" href="#969" title='Op0Ty' data-ref="302Op0Ty">Op0Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="977">977</th><td>    }() &amp;&amp; <q>"Type Mismatch"</q>);</td></tr>
<tr><th id="978">978</th><td>    <b>break</b>;</td></tr>
<tr><th id="979">979</th><td>  }</td></tr>
<tr><th id="980">980</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="981">981</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DstOps.empty() &amp;&amp; &quot;Invalid trivial sequence&quot;) ? void (0) : __assert_fail (&quot;!DstOps.empty() &amp;&amp; \&quot;Invalid trivial sequence\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 981, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <q>"Invalid trivial sequence"</q>);</td></tr>
<tr><th id="982">982</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 1 &amp;&amp; &quot;Invalid src for Unmerge&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 1 &amp;&amp; \&quot;Invalid src for Unmerge\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 982, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid src for Unmerge"</q>);</td></tr>
<tr><th id="983">983</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::all_of(DstOps.begin(), DstOps.end(), [&amp;, this](const DstOp &amp;Op) { return Op.getLLTTy(*getMRI()) == DstOps[0].getLLTTy(*getMRI()); }) &amp;&amp; &quot;type mismatch in output list&quot;) ? void (0) : __assert_fail (&quot;std::all_of(DstOps.begin(), DstOps.end(), [&amp;, this](const DstOp &amp;Op) { return Op.getLLTTy(*getMRI()) == DstOps[0].getLLTTy(*getMRI()); }) &amp;&amp; \&quot;type mismatch in output list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 988, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="984">984</th><td>                       [&amp;, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col4 decl" id="304Op" title='Op' data-type='const llvm::DstOp &amp;' data-ref="304Op">Op</dfn>) {</td></tr>
<tr><th id="985">985</th><td>                         <b>return</b> <a class="local col4 ref" href="#983" title='Op' data-ref="304Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="986">986</th><td>                                <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="987">987</th><td>                       }) &amp;&amp;</td></tr>
<tr><th id="988">988</th><td>           <q>"type mismatch in output list"</q>);</td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() * DstOps[0].getLLTTy(*getMRI()).getSizeInBits() == SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; &quot;input operands do not cover output register&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() * DstOps[0].getLLTTy(*getMRI()).getSizeInBits() == SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; \&quot;input operands do not cover output register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 991, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="990">990</th><td>               <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="991">991</th><td>           <q>"input operands do not cover output register"</q>);</td></tr>
<tr><th id="992">992</th><td>    <b>break</b>;</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>: {</td></tr>
<tr><th id="995">995</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SrcOps.empty() &amp;&amp; &quot;invalid trivial sequence&quot;) ? void (0) : __assert_fail (&quot;!SrcOps.empty() &amp;&amp; \&quot;invalid trivial sequence\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 995, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <q>"invalid trivial sequence"</q>);</td></tr>
<tr><th id="996">996</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 996, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst"</q>);</td></tr>
<tr><th id="997">997</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; &quot;type mismatch in input list&quot;) ? void (0) : __assert_fail (&quot;std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; \&quot;type mismatch in input list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1002, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="998">998</th><td>                       [&amp;, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col5 decl" id="305Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="305Op">Op</dfn>) {</td></tr>
<tr><th id="999">999</th><td>                         <b>return</b> <a class="local col5 ref" href="#997" title='Op' data-ref="305Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1000">1000</th><td>                                <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="1001">1001</th><td>                       }) &amp;&amp;</td></tr>
<tr><th id="1002">1002</th><td>           <q>"type mismatch in input list"</q>);</td></tr>
<tr><th id="1003">1003</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; &quot;input operands do not cover output register&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; \&quot;input operands do not cover output register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1005, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="1004">1004</th><td>               <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1005">1005</th><td>           <q>"input operands do not cover output register"</q>);</td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCast' data-ref="_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE">buildCast</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> (<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1009">1009</th><td>      <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::DstOp&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5DstOpEEC1ERKS2_"></a><a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SrcOp&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5SrcOpEEC1ERKS2_"></a><a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>);</td></tr>
<tr><th id="1010">1010</th><td>    <b>break</b>;</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="1013">1013</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid Dst size&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid Dst size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1013, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid Dst size"</q>);</td></tr>
<tr><th id="1014">1014</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 2 &amp;&amp; &quot;Invalid Src size&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 2 &amp;&amp; \&quot;Invalid Src size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1014, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid Src size"</q>);</td></tr>
<tr><th id="1015">1015</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; &quot;Invalid operand type&quot;) ? void (0) : __assert_fail (&quot;SrcOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; \&quot;Invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1015, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"Invalid operand type"</q>);</td></tr>
<tr><th id="1016">1016</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DstOps[0].getLLTTy(*getMRI()).isScalar() || DstOps[0].getLLTTy(*getMRI()).isPointer()) &amp;&amp; &quot;Invalid operand type&quot;) ? void (0) : __assert_fail (&quot;(DstOps[0].getLLTTy(*getMRI()).isScalar() || DstOps[0].getLLTTy(*getMRI()).isPointer()) &amp;&amp; \&quot;Invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1018, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() ||</td></tr>
<tr><th id="1017">1017</th><td>            <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) &amp;&amp;</td></tr>
<tr><th id="1018">1018</th><td>           <q>"Invalid operand type"</q>);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[1].getLLTTy(*getMRI()).isScalar() &amp;&amp; &quot;Invalid operand type&quot;) ? void (0) : __assert_fail (&quot;SrcOps[1].getLLTTy(*getMRI()).isScalar() &amp;&amp; \&quot;Invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1019, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"Invalid operand type"</q>);</td></tr>
<tr><th id="1020">1020</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[0].getLLTTy(*getMRI()).getElementType() == DstOps[0].getLLTTy(*getMRI()) &amp;&amp; &quot;Type mismatch&quot;) ? void (0) : __assert_fail (&quot;SrcOps[0].getLLTTy(*getMRI()).getElementType() == DstOps[0].getLLTTy(*getMRI()) &amp;&amp; \&quot;Type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1022, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1021">1021</th><td>               <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) &amp;&amp;</td></tr>
<tr><th id="1022">1022</th><td>           <q>"Type mismatch"</q>);</td></tr>
<tr><th id="1023">1023</th><td>    <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>  }</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="1026">1026</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid dst size&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid dst size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1026, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid dst size"</q>);</td></tr>
<tr><th id="1027">1027</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 3 &amp;&amp; &quot;Invalid src size&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 3 &amp;&amp; \&quot;Invalid src size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1027, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>3</var> &amp;&amp; <q>"Invalid src size"</q>);</td></tr>
<tr><th id="1028">1028</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; SrcOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; &quot;Invalid operand type&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; SrcOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; \&quot;Invalid operand type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1029, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1029">1029</th><td>           <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"Invalid operand type"</q>);</td></tr>
<tr><th id="1030">1030</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).getElementType() == SrcOps[1].getLLTTy(*getMRI()) &amp;&amp; &quot;Type mismatch&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).getElementType() == SrcOps[1].getLLTTy(*getMRI()) &amp;&amp; \&quot;Type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1032, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1031">1031</th><td>               <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) &amp;&amp;</td></tr>
<tr><th id="1032">1032</th><td>           <q>"Type mismatch"</q>);</td></tr>
<tr><th id="1033">1033</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps[2].getLLTTy(*getMRI()).isScalar() &amp;&amp; &quot;Invalid index&quot;) ? void (0) : __assert_fail (&quot;SrcOps[2].getLLTTy(*getMRI()).isScalar() &amp;&amp; \&quot;Invalid index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1033, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>2</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"Invalid index"</q>);</td></tr>
<tr><th id="1034">1034</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).getNumElements() == SrcOps[0].getLLTTy(*getMRI()).getNumElements() &amp;&amp; &quot;Type mismatch&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).getNumElements() == SrcOps[0].getLLTTy(*getMRI()).getNumElements() &amp;&amp; \&quot;Type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1036, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() ==</td></tr>
<tr><th id="1035">1035</th><td>               <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() &amp;&amp;</td></tr>
<tr><th id="1036">1036</th><td>           <q>"Type mismatch"</q>);</td></tr>
<tr><th id="1037">1037</th><td>    <b>break</b>;</td></tr>
<tr><th id="1038">1038</th><td>  }</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>: {</td></tr>
<tr><th id="1040">1040</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; &quot;Must have at least 2 operands&quot;) ? void (0) : __assert_fail (&quot;(!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; \&quot;Must have at least 2 operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1041, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="1041">1041</th><td>           <q>"Must have at least 2 operands"</q>);</td></tr>
<tr><th id="1042">1042</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid DstOps&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid DstOps\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1042, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid DstOps"</q>);</td></tr>
<tr><th id="1043">1043</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; &quot;Res type must be a vector&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; \&quot;Res type must be a vector\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1044, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1044">1044</th><td>           <q>"Res type must be a vector"</q>);</td></tr>
<tr><th id="1045">1045</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; &quot;type mismatch in input list&quot;) ? void (0) : __assert_fail (&quot;std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; \&quot;type mismatch in input list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1050, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="1046">1046</th><td>                       [&amp;, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col6 decl" id="306Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="306Op">Op</dfn>) {</td></tr>
<tr><th id="1047">1047</th><td>                         <b>return</b> <a class="local col6 ref" href="#1045" title='Op' data-ref="306Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1048">1048</th><td>                                <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="1049">1049</th><td>                       }) &amp;&amp;</td></tr>
<tr><th id="1050">1050</th><td>           <q>"type mismatch in input list"</q>);</td></tr>
<tr><th id="1051">1051</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; &quot;input scalars do not exactly cover the output vector register&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; \&quot;input scalars do not exactly cover the output vector register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1053, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="1052">1052</th><td>               <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1053">1053</th><td>           <q>"input scalars do not exactly cover the output vector register"</q>);</td></tr>
<tr><th id="1054">1054</th><td>    <b>break</b>;</td></tr>
<tr><th id="1055">1055</th><td>  }</td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#267" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>: {</td></tr>
<tr><th id="1057">1057</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; &quot;Must have at least 2 operands&quot;) ? void (0) : __assert_fail (&quot;(!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; \&quot;Must have at least 2 operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1058, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="1058">1058</th><td>           <q>"Must have at least 2 operands"</q>);</td></tr>
<tr><th id="1059">1059</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid DstOps&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid DstOps\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1059, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid DstOps"</q>);</td></tr>
<tr><th id="1060">1060</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; &quot;Res type must be a vector&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).isVector() &amp;&amp; \&quot;Res type must be a vector\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1061, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1061">1061</th><td>           <q>"Res type must be a vector"</q>);</td></tr>
<tr><th id="1062">1062</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; &quot;type mismatch in input list&quot;) ? void (0) : __assert_fail (&quot;std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()); }) &amp;&amp; \&quot;type mismatch in input list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1067, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="1063">1063</th><td>                       [&amp;, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col7 decl" id="307Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="307Op">Op</dfn>) {</td></tr>
<tr><th id="1064">1064</th><td>                         <b>return</b> <a class="local col7 ref" href="#1062" title='Op' data-ref="307Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1065">1065</th><td>                                <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="1066">1066</th><td>                       }) &amp;&amp;</td></tr>
<tr><th id="1067">1067</th><td>           <q>"type mismatch in input list"</q>);</td></tr>
<tr><th id="1068">1068</th><td>    <b>if</b> (<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="1069">1069</th><td>        <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1070">1070</th><td>      <b>return</b> <a class="virtual member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::DstOp&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5DstOpEEC1ERKS2_"></a><a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SrcOp&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5SrcOpEEC1ERKS2_"></a><a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>);</td></tr>
<tr><th id="1071">1071</th><td>    <b>break</b>;</td></tr>
<tr><th id="1072">1072</th><td>  }</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>: {</td></tr>
<tr><th id="1074">1074</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 1 &amp;&amp; &quot;Invalid DstOps&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 1 &amp;&amp; \&quot;Invalid DstOps\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1074, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Invalid DstOps"</q>);</td></tr>
<tr><th id="1075">1075</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; &quot;Must have at least 2 operands&quot;) ? void (0) : __assert_fail (&quot;(!SrcOps.empty() || SrcOps.size() &lt; 2) &amp;&amp; \&quot;Must have at least 2 operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1076, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="1076">1076</th><td>           <q>"Must have at least 2 operands"</q>);</td></tr>
<tr><th id="1077">1077</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return (Op.getLLTTy(*getMRI()).isVector() &amp;&amp; Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI())); }) &amp;&amp; &quot;type mismatch in input list&quot;) ? void (0) : __assert_fail (&quot;std::all_of(SrcOps.begin(), SrcOps.end(), [&amp;, this](const SrcOp &amp;Op) { return (Op.getLLTTy(*getMRI()).isVector() &amp;&amp; Op.getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI())); }) &amp;&amp; \&quot;type mismatch in input list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1083, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="1078">1078</th><td>                       [&amp;, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col8 decl" id="308Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="308Op">Op</dfn>) {</td></tr>
<tr><th id="1079">1079</th><td>                         <b>return</b> (<a class="local col8 ref" href="#1077" title='Op' data-ref="308Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1080">1080</th><td>                                 <a class="local col8 ref" href="#1077" title='Op' data-ref="308Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a></td></tr>
<tr><th id="1081">1081</th><td>                                     <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()));</td></tr>
<tr><th id="1082">1082</th><td>                       }) &amp;&amp;</td></tr>
<tr><th id="1083">1083</th><td>           <q>"type mismatch in input list"</q>);</td></tr>
<tr><th id="1084">1084</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; &quot;input vectors do not exactly cover the output vector register&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() * SrcOps[0].getLLTTy(*getMRI()).getSizeInBits() == DstOps[0].getLLTTy(*getMRI()).getSizeInBits() &amp;&amp; \&quot;input vectors do not exactly cover the output vector register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() ==</td></tr>
<tr><th id="1085">1085</th><td>               <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1086">1086</th><td>           <q>"input vectors do not exactly cover the output vector register"</q>);</td></tr>
<tr><th id="1087">1087</th><td>    <b>break</b>;</td></tr>
<tr><th id="1088">1088</th><td>  }</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>: {</td></tr>
<tr><th id="1090">1090</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps.size() == 2 &amp;&amp; &quot;Invalid no of dst operands&quot;) ? void (0) : __assert_fail (&quot;DstOps.size() == 2 &amp;&amp; \&quot;Invalid no of dst operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1090, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid no of dst operands"</q>);</td></tr>
<tr><th id="1091">1091</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcOps.size() == 3 &amp;&amp; &quot;Invalid no of src operands&quot;) ? void (0) : __assert_fail (&quot;SrcOps.size() == 3 &amp;&amp; \&quot;Invalid no of src operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1091, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>3</var> &amp;&amp; <q>"Invalid no of src operands"</q>);</td></tr>
<tr><th id="1092">1092</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[0].getLLTTy(*getMRI()).isScalar() &amp;&amp; &quot;Invalid operand&quot;) ? void (0) : __assert_fail (&quot;DstOps[0].getLLTTy(*getMRI()).isScalar() &amp;&amp; \&quot;Invalid operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1092, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"Invalid operand"</q>);</td></tr>
<tr><th id="1093">1093</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DstOps[0].getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI())) &amp;&amp; (DstOps[0].getLLTTy(*getMRI()) == SrcOps[1].getLLTTy(*getMRI())) &amp;&amp; &quot;Invalid operand&quot;) ? void (0) : __assert_fail (&quot;(DstOps[0].getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI())) &amp;&amp; (DstOps[0].getLLTTy(*getMRI()) == SrcOps[1].getLLTTy(*getMRI())) &amp;&amp; \&quot;Invalid operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1095, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>())) &amp;&amp;</td></tr>
<tr><th id="1094">1094</th><td>           (<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>())) &amp;&amp;</td></tr>
<tr><th id="1095">1095</th><td>           <q>"Invalid operand"</q>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[1].getLLTTy(*getMRI()).isScalar() &amp;&amp; &quot;Invalid operand&quot;) ? void (0) : __assert_fail (&quot;DstOps[1].getLLTTy(*getMRI()).isScalar() &amp;&amp; \&quot;Invalid operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1096, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"Invalid operand"</q>);</td></tr>
<tr><th id="1097">1097</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstOps[1].getLLTTy(*getMRI()) == SrcOps[2].getLLTTy(*getMRI()) &amp;&amp; &quot;type mismatch&quot;) ? void (0) : __assert_fail (&quot;DstOps[1].getLLTTy(*getMRI()) == SrcOps[2].getLLTTy(*getMRI()) &amp;&amp; \&quot;type mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp&quot;, 1098, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::DstOp::getLLTTy' data-ref="_ZNK4llvm5DstOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>[<var>2</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE" title='llvm::SrcOp::getLLTTy' data-ref="_ZNK4llvm5SrcOp8getLLTTyERKNS_19MachineRegisterInfoE">getLLTTy</a>(*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()) &amp;&amp;</td></tr>
<tr><th id="1098">1098</th><td>           <q>"type mismatch"</q>);</td></tr>
<tr><th id="1099">1099</th><td>    <b>break</b>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td>  }</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>  <em>auto</em> <dfn class="local col9 decl" id="309MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="309MIB">MIB</dfn> = <a class="member" href="#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col7 ref" href="#297Opc" title='Opc' data-ref="297Opc">Opc</a>);</td></tr>
<tr><th id="1104">1104</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp">DstOp</a> &amp;<dfn class="local col0 decl" id="310Op" title='Op' data-type='const llvm::DstOp &amp;' data-ref="310Op">Op</dfn> : <a class="local col8 ref" href="#298DstOps" title='DstOps' data-ref="298DstOps">DstOps</a>)</td></tr>
<tr><th id="1105">1105</th><td>    <a class="local col0 ref" href="#310Op" title='Op' data-ref="310Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE" title='llvm::DstOp::addDefToMIB' data-ref="_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE">addDefToMIB</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a></span>);</td></tr>
<tr><th id="1106">1106</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp">SrcOp</a> &amp;<dfn class="local col1 decl" id="311Op" title='Op' data-type='const llvm::SrcOp &amp;' data-ref="311Op">Op</dfn> : <a class="local col9 ref" href="#299SrcOps" title='SrcOps' data-ref="299SrcOps">SrcOps</a>)</td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col1 ref" href="#311Op" title='Op' data-ref="311Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE" title='llvm::SrcOp::addSrcToMIB' data-ref="_ZNK4llvm5SrcOp11addSrcToMIBERNS_19MachineInstrBuilderE">addSrcToMIB</a>(<span class='refarg'><a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a></span>);</td></tr>
<tr><th id="1108">1108</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#300Flags" title='Flags' data-ref="300Flags">Flags</a>)</td></tr>
<tr><th id="1109">1109</th><td>    <a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#300Flags" title='Flags' data-ref="300Flags">Flags</a>);</td></tr>
<tr><th id="1110">1110</th><td>  <b>return</b> <a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a>;</td></tr>
<tr><th id="1111">1111</th><td>}</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
