#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar 14 20:48:09 2023
# Process ID: 7920
# Current directory: C:/Users/dsb21132/Desktop/vhdl-project/thermostat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9384 C:\Users\dsb21132\Desktop\vhdl-project\thermostat\thermostat.xpr
# Log file: C:/Users/dsb21132/Desktop/vhdl-project/thermostat/vivado.log
# Journal file: C:/Users/dsb21132/Desktop/vhdl-project/thermostat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.527 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue Mar 14 20:56:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Mar 14 20:59:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Mar 14 21:02:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.875 ; gain = 373.348
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.223 ; gain = 103.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:41]
INFO: [Synth 8-3491] module 'slow_clocks' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/slow_clock_20s.vhd:35' bound to instance 'CLK_DIV' of component 'slow_clocks' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:80]
INFO: [Synth 8-638] synthesizing module 'slow_clocks' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/slow_clock_20s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'slow_clocks' (1#1) [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/slow_clock_20s.vhd:42]
INFO: [Synth 8-3491] module 'temp_counter' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/temp_counter.vhd:35' bound to instance 'TEMP_COUNT' of component 'temp_counter' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:82]
INFO: [Synth 8-638] synthesizing module 'temp_counter' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/temp_counter.vhd:43]
WARNING: [Synth 8-614] signal 'min_temp' is read in the process but is not in the sensitivity list [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/temp_counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'temp_counter' (2#1) [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/temp_counter.vhd:43]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/binary_to_bcd.vhd:35' bound to instance 'CURTEMP_BINARY_TO_BCD' of component 'binary_to_bcd' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:84]
INFO: [Synth 8-638] synthesizing module 'binary_to_bcd' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/binary_to_bcd.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'binary_to_bcd' (3#1) [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/binary_to_bcd.vhd:43]
INFO: [Synth 8-3491] module 'binary_to_bcd' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/binary_to_bcd.vhd:35' bound to instance 'PRESET_BINARY_TO_BCD' of component 'binary_to_bcd' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:86]
INFO: [Synth 8-3491] module 'bcd_to_7seg' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/bcd_to_7seg.vhd:36' bound to instance 'CUR_ONES' of component 'bcd_to_7seg' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:92]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/bcd_to_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (4#1) [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/bcd_to_7seg.vhd:41]
INFO: [Synth 8-3491] module 'bcd_to_7seg' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/bcd_to_7seg.vhd:36' bound to instance 'CUR_TENS' of component 'bcd_to_7seg' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:97]
INFO: [Synth 8-3491] module 'bcd_to_7seg' declared at 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/bcd_to_7seg.vhd:36' bound to instance 'PRE_ONES' of component 'bcd_to_7seg' [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/top_level.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.395 ; gain = 153.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.277 ; gain = 175.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.277 ; gain = 175.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2059.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.992 ; gain = 292.793
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.992 ; gain = 292.793
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2176.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 21:06:58 2023...
