I 000044 55 3166          1562016972216 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562016972220 2019.07.01 18:36:12)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code faafffaaaaadfaedffaaeba0fffdf8fcfbfcaefdf8)
	(_ent
		(_time 1562016972196)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3166          1562017501873 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562017501874 2019.07.01 18:45:01)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code f3a7a2a3f1a4f3e4f6a3e2a9f6f4f1f5f2f5a7f4f1)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 481           1562017501968 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562017501969 2019.07.01 18:45:01)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 4115114316171557134f541a164744471246454717)
	(_ent
		(_time 1562017501965)
	)
	(_comp
		(Fub1
			(_object
			)
		)
	)
	(_inst U1 0 42(_comp Fub1)
		(_use(_implicit)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562017501997 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562017501998 2019.07.01 18:45:01)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 60353261653736736764763b346662636166666765)
	(_ent
		(_time 1562017501989)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562018022855 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562018022856 2019.07.01 18:53:42)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 0b5f090d585c0b1c0e5b1a510e0c090d0a0d5f0c09)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 483           1562018022946 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562018022947 2019.07.01 18:53:42)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 693d6d69363f3d7f3b677c323e6f6c6f3a6e6d6f3f)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
			)
		)
	)
	(_inst U1 0 42(_comp Fub1)
		(_use(_ent . Fub1)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562018022972 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562018022973 2019.07.01 18:53:42)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 782d7e78752f2e6b7f7c6e232c7e7a7b797e7e7f7d)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562020625575 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562020625609 2019.07.01 19:37:05)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 09090c0f015e091e0c5918530c0e0b0f080f5d0e0b)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 574           1562020626330 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562020626331 2019.07.01 19:37:06)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code d8d8d58a868e8cce8a8acd838fdeddde8bdfdcde8e)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
			)
		)
		(Fub2
			(_object
			)
		)
	)
	(_inst U1 0 45(_comp Fub1)
		(_use(_ent . Fub1)
		)
	)
	(_inst U2 0 47(_comp Fub2)
		(_use(_implicit)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562020626378 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562020626379 2019.07.01 19:37:06)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 16174110154140051112004d421014151710101113)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562022061372 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022061373 2019.07.01 20:01:01)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 6f6d3b6f38386f786a3f7e356a686d696e693b686d)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4343          1562022061424 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022061425 2019.07.01 20:01:01)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code adaefdfbfcfafbbeaaa9bbf6f9abafaeacababaaa8)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 928           1562022061438 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562022061439 2019.07.01 20:01:01)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code bdbee9e9e8eabcabbfb8ace7e8bbbcbbb9bbb8bab9)
	(_ent
		(_time 1562022061436)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 1 -1)
)
I 000044 55 3166          1562022110962 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022110963 2019.07.01 20:01:50)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 383d3b3d316f382f3d6829623d3f3a3e393e6c3f3a)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2296          1562022110997 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022110998 2019.07.01 20:01:50)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 585d5d5b060e0c4e0f5a4d030f5e5d5e0b5f5c5e0e)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 46(_ent (_in))))
				(_port(_int Enable -1 0 47(_ent (_in))))
				(_port(_int enderecoIn 1 0 48(_ent (_in))))
				(_port(_int r -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 50(_ent (_in))))
				(_port(_int w -1 0 51(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int r -1 0 39(_ent (_out))))
				(_port(_int reset -1 0 40(_ent (_out))))
				(_port(_int w -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((r)(r))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(r))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int r -1 0 59(_arch(_uni))))
		(_sig(_int reset -1 0 60(_arch(_uni))))
		(_sig(_int w -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022111009 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022111010 2019.07.01 20:01:51)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 67636066653031746063713c336165646661616062)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 928           1562022111027 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562022111028 2019.07.01 20:01:51)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 77737476712076617572662d227176717371727073)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 1 -1)
)
I 000044 55 3166          1562022278849 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022278850 2019.07.01 20:04:38)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code fbaef9aba8acfbecfeabeaa1fefcf9fdfafdaffcf9)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2296          1562022278883 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022278884 2019.07.01 20:04:38)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 1b4e1e1c1f4d4f0d4c190e404c1d1e1d481c1f1d4d)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 46(_ent (_in))))
				(_port(_int Enable -1 0 47(_ent (_in))))
				(_port(_int enderecoIn 1 0 48(_ent (_in))))
				(_port(_int r -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 50(_ent (_in))))
				(_port(_int w -1 0 51(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int r -1 0 39(_ent (_out))))
				(_port(_int reset -1 0 40(_ent (_out))))
				(_port(_int w -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((r)(r))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(r))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int r -1 0 59(_arch(_uni))))
		(_sig(_int reset -1 0 60(_arch(_uni))))
		(_sig(_int w -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022278898 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022278899 2019.07.01 20:04:38)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 2a7e2d2f7e7d7c392d2e3c717e2c28292b2c2c2d2f)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562022329993 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022329994 2019.07.01 20:05:29)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code d0d0da82d187d0c7d580c18ad5d7d2d6d1d684d7d2)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2296          1562022330018 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022330019 2019.07.01 20:05:30)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code dfdfd38ddf898bc988ddca8488d9dad98cd8dbd989)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 46(_ent (_in))))
				(_port(_int Enable -1 0 47(_ent (_in))))
				(_port(_int enderecoIn 1 0 48(_ent (_in))))
				(_port(_int r -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 50(_ent (_in))))
				(_port(_int w -1 0 51(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int r -1 0 39(_ent (_out))))
				(_port(_int reset -1 0 40(_ent (_out))))
				(_port(_int w -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((r)(r))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(r))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int r -1 0 59(_arch(_uni))))
		(_sig(_int reset -1 0 60(_arch(_uni))))
		(_sig(_int w -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022330025 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022330026 2019.07.01 20:05:30)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code dfded18c8c8889ccd8dbc9848bd9dddcded9d9d8da)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562022526295 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022526296 2019.07.01 20:08:46)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 98989d9791cf988f9dc889c29d9f9a9e999ecc9f9a)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562022526332 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022526333 2019.07.01 20:08:46)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code b8b8bbece6eeecaee8e8ade3efbebdbeebbfbcbeee)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022526344 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022526345 2019.07.01 20:08:46)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code c7c6c693c59091d4c0c3d19c93c1c5c4c6c1c1c0c2)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562022557103 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022557104 2019.07.01 20:09:17)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code e5b7b1b6e1b2e5f2e0b5f4bfe0e2e7e3e4e3b1e2e7)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562022557127 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022557128 2019.07.01 20:09:17)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 05540103565351135555105e520300035602010353)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022557134 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022557135 2019.07.01 20:09:17)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 05550302055253160201135e510307060403030200)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562022582470 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022582471 2019.07.01 20:09:42)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 04060502015304130154155e010306020502500306)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562022582494 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022582495 2019.07.01 20:09:42)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 24262320767270327474317f732221227723202272)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022582501 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022582502 2019.07.01 20:09:42)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 24272121257372372320327f702226272522222321)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562022582516 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562022582517 2019.07.01 20:09:42)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 3330323631643225323c2269663532353735363437)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000044 55 3166          1562022783082 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562022783083 2019.07.01 20:13:03)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code a6a7a6f1a1f1a6b1a3f6b7fca3a1a4a0a7a0f2a1a4)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562022783127 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562022783128 2019.07.01 20:13:03)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code d5d4d387868381c38585c08e82d3d0d386d2d1d383)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562022783141 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562022783142 2019.07.01 20:13:03)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code e4e4e0b6e5b3b2f7e3e0f2bfb0e2e6e7e5e2e2e3e1)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562022783157 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562022783158 2019.07.01 20:13:03)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code f4f4f4a4f1a3f5e2f5fbe5aea1f2f5f2f0f2f1f3f0)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000044 55 3166          1562023071990 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562023071991 2019.07.01 20:17:51)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 40141042411740574510511a454742464146144742)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562023072014 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562023072015 2019.07.01 20:17:52)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 4f1b194d4f191b591f1f5a1418494a491c484b4919)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562023072021 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562023072022 2019.07.01 20:17:52)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 4f1a1b4c1c18195c484b59141b494d4c4e4949484a)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562023072034 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562023072035 2019.07.01 20:17:52)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 5f0a0f5c08085e495e504e050a595e595b595a585b)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562023086173 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562023086174 2019.07.01 20:18:06)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 9b9d9a94c8cccc8d919c8ec1c39d989d9a9d989d93)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562023086194 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562023086195 2019.07.01 20:18:06)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code bbbcbbefe8ecbbacbeebaae1bebcb9bdbabdefbcb9)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562023086215 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562023086216 2019.07.01 20:18:06)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code cacdcc9fcd9c9edc9a9adf919dcccfcc99cdcecc9c)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4343          1562023086222 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562023086223 2019.07.01 20:18:06)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code caccce9e9e9d9cd9cdcedc919eccc8c9cbcccccdcf)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562023086235 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562023086236 2019.07.01 20:18:06)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code dadcda888a8ddbccdbd5cb808fdcdbdcdedcdfddde)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000044 55 3148          1562024408522 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562024408523 2019.07.01 20:40:08)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 030701050154031406561259060401050205570401)
	(_ent
		(_time 1562016972195)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(7)(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(771)
		(770)
		(514)
	)
	(_model . Ram 7 -1)
)
I 000044 55 2903          1562024503399 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562024503400 2019.07.01 20:41:43)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 9ec89e91cac99e899bcb8fc49b999c989f98ca999c)
	(_ent
		(_time 1562024503395)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int rw -4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 64(_scalar (_to i 0 c 6))))
		(_var(_int endereco 5 0 64(_prcs 0)))
		(_var(_int inicio -4 0 65(_prcs 0((i 3)))))
		(_type(_int HexTable 0 67(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 69(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 7 0 69(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 63(_prcs(_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon))))
		)
		(_subprogram
			(_int fill_memory 1 0 66(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . Ram 7 -1)
)
I 000044 55 2939          1562024655678 Ram
(_unit VHDL(ram 0 30(ram 0 50))
	(_version vde)
	(_time 1562024655679 2019.07.01 20:44:15)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 87d6808981d08790828896dd828085818681d38085)
	(_ent
		(_time 1562024655671)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int rw -4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 44(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 44(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 46(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 46(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 53(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 62(_scalar (_to i 0 c 6))))
		(_var(_int endereco 5 0 62(_prcs 0)))
		(_var(_int inicio -4 0 63(_prcs 0((i 3)))))
		(_type(_int HexTable 0 65(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 67(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 7 0 67(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 61(_prcs(_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_subprogram
			(_int fill_memory 1 0 64(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . Ram 7 -1)
)
I 000044 55 3148          1562024944375 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562024944376 2019.07.01 20:49:04)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 37356132316037203262266d323035313631633035)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
	)
	(_model . Ram 7 -1)
)
I 000055 55 1323          1562025069113 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562025069119 2019.07.01 20:51:09)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 8587828b81d2d2938f8290dfdd838683848386838d)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000049 55 2140          1562025069167 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562025069168 2019.07.01 20:51:09)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code b3b0b3e7e6e5e7a5e3e3a6e8e4b5b6b5e0b4b7b5e5)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4398          1562025069183 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562025069184 2019.07.01 20:51:09)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code c3c1c197c59495d0c4c7d59897c5c1c0c2c5c5c4c6)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562025069206 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562025069207 2019.07.01 20:51:09)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code d3d1d581d184d2c5d2dcc28986d5d2d5d7d5d6d4d7)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562025104687 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562025104688 2019.07.01 20:51:44)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 6f3a3a6f3838387965687a3537696c696e696c6967)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562025104719 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562025104720 2019.07.01 20:51:44)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 8edada80dad98e998bdd9fd48b898c888f88da898c)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562025104746 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562025104747 2019.07.01 20:51:44)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 9ecacc919dc8ca88cece8bc5c9989b98cd999a98c8)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4398          1562025104757 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562025104758 2019.07.01 20:51:44)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code aefbfef8fef9f8bda9aab8f5faa8acadafa8a8a9ab)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1207          1562025104774 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562025104775 2019.07.01 20:51:44)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code bde8e9e9e8eabcabbcb2ace7e8bbbcbbb9bbb8bab9)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(5)))))
			(clockt(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000044 55 3148          1562025163455 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562025163456 2019.07.01 20:52:43)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code fda8fbada8aafdeaf8a8eca7f8fafffbfcfba9faff)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3166          1562025221145 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562025221146 2019.07.01 20:53:41)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 545a5057510354435107450e515356525552005356)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000055 55 1323          1562025951891 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562025951892 2019.07.01 21:05:51)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d2868280d18585c4d8d5c7888ad4d1d4d3d4d1d4da)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562025951987 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562025951988 2019.07.01 21:05:51)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 30656635316730273563216a353732363136643732)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 2140          1562025952069 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562025952070 2019.07.01 21:05:52)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 8edbde808dd8da98dede9bd5d9888b88dd898a88d8)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 45(_ent (_in))))
				(_port(_int Enable -1 0 46(_ent (_in))))
				(_port(_int enderecoIn 1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int w -1 0 49(_ent (_in))))
			)
		)
		(BancadaDeTeste
			(_object
				(_port(_int Clock -1 0 36(_ent (_out))))
				(_port(_int Enable -1 0 37(_ent (_out))))
				(_port(_int enderecoIn 0 0 38(_ent (_out))))
				(_port(_int reset -1 0 39(_ent (_out))))
				(_port(_int w -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 74(_comp BancadaDeTeste)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . BancadaDeTeste)
			(_port
				((Clock)(Clock))
				((w)(w))
				((Enable)(Enable))
				((r)(_open))
				((reset)(reset))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4398          1562025952082 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562025952083 2019.07.01 21:05:52)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 9dc9cf93cccacb8e9a998bc6c99b9f9e9c9b9b9a98)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562025952107 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562025952108 2019.07.01 21:05:52)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code adf9fbfaf8faacbbacf9bcf7f8abacaba9aba8aaa9)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026407746 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026407747 2019.07.01 21:13:27)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 86d2848881d1d1908c8193dcde808580878085808e)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026407785 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026407786 2019.07.01 21:13:27)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code b4e1b7e0b1e3b4a3b1e7a5eeb1b3b6b2b5b2e0b3b6)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026407817 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026407818 2019.07.01 21:13:27)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code d481d186868280c284dac18f83d2d1d287d3d0d282)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026407842 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026407843 2019.07.01 21:13:27)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code e3b7e4b1e5b4b5f0e4e7f5b8b7e5e1e0e2e5e5e4e6)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026407862 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026407863 2019.07.01 21:13:27)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code f3a7f0a3f1a4f2e5f2a7e2a9a6f5f2f5f7f5f6f4f7)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026488398 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026488399 2019.07.01 21:14:48)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 96c5c69991c1c1809c9183ccce909590979095909e)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026488442 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026488443 2019.07.01 21:14:48)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code c5979490c192c5d2c096d49fc0c2c7c3c4c391c2c7)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026488483 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026488484 2019.07.01 21:14:48)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code e4b6b3b7b6b2b0f2b4eaf1bfb3e2e1e2b7e3e0e2b2)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026488512 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026488513 2019.07.01 21:14:48)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 035051040554551004071558570501000205050406)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026488536 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026488537 2019.07.01 21:14:48)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 227174262175233423763378772423242624272526)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026499398 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026499399 2019.07.01 21:14:59)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 8e898a80dad9d99884899bd4d6888d888f888d8886)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026499479 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026499480 2019.07.01 21:14:59)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code dcdad98e8e8bdccbd98fcd86d9dbdedaddda88dbde)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026499533 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026499534 2019.07.01 21:14:59)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 0b0d070d0f5d5f1d5b051e505c0d0e0d580c0f0d5d)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026499585 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026499586 2019.07.01 21:14:59)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 494e474a451e1f5a4e4d5f121d4f4b4a484f4f4e4c)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026499620 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026499621 2019.07.01 21:14:59)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 696e6369613e687f683d78333c6f686f6d6f6c6e6d)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026509591 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026509592 2019.07.01 21:15:09)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 595c0c5a510e0e4f535e4c03015f5a5f585f5a5f51)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026509636 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026509637 2019.07.01 21:15:09)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 888cdc8681df889f8ddb99d28d8f8a8e898edc8f8a)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026509679 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026509680 2019.07.01 21:15:09)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code b7b3e5e3e6e1e3a1e7b9a2ece0b1b2b1e4b0b3b1e1)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026509709 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026509710 2019.07.01 21:15:09)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code d6d38685d58180c5d1d2c08d82d0d4d5d7d0d0d1d3)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026509734 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026509735 2019.07.01 21:15:09)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code e6e3b2b5e1b1e7f0e7b2f7bcb3e0e7e0e2e0e3e1e2)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026582258 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026582259 2019.07.01 21:16:22)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 393a683c316e6e2f333e2c63613f3a3f383f3a3f31)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026582294 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026582295 2019.07.01 21:16:22)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 585a085b510f584f5d0b49025d5f5a5e595e0c5f5a)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026582327 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026582328 2019.07.01 21:16:22)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 787a2e79262e2c6e28766d232f7e7d7e2b7f7c7e2e)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026582354 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026582355 2019.07.01 21:16:22)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 9794c39995c0c184909381ccc39195949691919092)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026582375 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026582376 2019.07.01 21:16:22)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code a7a4f7f0a1f0a6b1a6f3b6fdf2a1a6a1a3a1a2a0a3)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026584621 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026584622 2019.07.01 21:16:24)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 71717670712626677b76642b297772777077727779)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026584668 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026584669 2019.07.01 21:16:24)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 9f9e9990c8c89f889acc8ec59a989d999e99cb989d)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026584713 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026584714 2019.07.01 21:16:24)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code cecfce9bcd989ad89ec0db9599c8cbc89dc9cac898)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026584744 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026584745 2019.07.01 21:16:24)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code eeeeecbcbeb9b8fde9eaf8b5bae8ecedefe8e8e9eb)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026584770 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026584771 2019.07.01 21:16:24)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 0d0d0a0b585a0c1b0c591c57580b0c0b090b080a09)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026688277 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026688278 2019.07.01 21:18:08)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 5909535a510e0e4f535e4c03015f5a5f585f5a5f51)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026688316 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026688317 2019.07.01 21:18:08)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 88d9838681df889f8ddb99d28d8f8a8e898edc8f8a)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026688348 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026688349 2019.07.01 21:18:08)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code a7f6aaf0f6f1f3b1f7a9b2fcf0a1a2a1f4a0a3a1f1)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026688377 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026688378 2019.07.01 21:18:08)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code b7e7b8e2b5e0e1a4b0b3a1ece3b1b5b4b6b1b1b0b2)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026688399 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026688400 2019.07.01 21:18:08)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code d686dd84d181d7c0d782c78c83d0d7d0d2d0d3d1d2)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562026702249 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562026702250 2019.07.01 21:18:22)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code eaeebfb9babdbdfce0edffb0b2ece9ecebece9ece2)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562026702299 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562026702300 2019.07.01 21:18:22)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 181c1a1f114f180f1d4b09421d1f1a1e191e4c1f1a)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1516          1562026702346 toplevel
(_unit VHDL(toplevel 0 27(toplevel 0 30))
	(_version vde)
	(_time 1562026702347 2019.07.01 21:18:22)
	(_source(\./../compile/toplevel.vhd\))
	(_parameters tan)
	(_code 47434345161113511749521c104142411440434111)
	(_ent
		(_time 1562017501964)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 67(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 46(_arch(_uni))))
		(_sig(_int Enable -1 0 47(_arch(_uni))))
		(_sig(_int reset -1 0 48(_arch(_uni))))
		(_sig(_int w -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 50(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 56(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . toplevel 1 -1)
)
V 000045 55 4398          1562026702381 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562026702382 2019.07.01 21:18:22)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 76737076752120657172602d227074757770707173)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562026702408 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562026702409 2019.07.01 21:18:22)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 8683848881d1879087d297dcd38087808280838182)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000055 55 1323          1562027587612 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562027587613 2019.07.01 21:33:07)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 590d585a510e0e4f535e4c03015f5a5f585f5a5f51)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562027587632 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562027587633 2019.07.01 21:33:07)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 693c6969613e697e6c3a78336c6e6b6f686f3d6e6b)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562027587653 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562027587654 2019.07.01 21:33:07)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 88dc8c8785dfde9b8f8c9ed3dc8e8a8b898e8e8f8d)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000055 55 1213          1562027587668 BancadaDeTeste
(_unit VHDL(bancadadeteste 0 28(bancadadeteste 0 41))
	(_version vde)
	(_time 1562027587669 2019.07.01 21:33:07)
	(_source(\./../src/BancadaDeTeste.vhd\))
	(_parameters tan)
	(_code 97c3979891c0968196c386cdc29196919391929093)
	(_ent
		(_time 1562022061435)
	)
	(_object
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int w -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 62(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 63(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(5)))))
			(clockt(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . BancadaDeTeste 3 -1)
)
I 000043 55 1544          1562027587683 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562027587684 2019.07.01 21:33:07)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code a7f2a1f0a2f3a5b1a7a2b6fdf5a1afa1a2a1aea0a3)
	(_ent
		(_time 1562027587680)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562028278942 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562028278943 2019.07.01 21:44:38)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d9dc8f8bd18e8ecfd3decc8381dfdadfd8dfdadfd1)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562028278967 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562028278968 2019.07.01 21:44:38)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code f8fcafa8f1aff8effdabe9a2fdfffafef9feacfffa)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562028278988 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562028278989 2019.07.01 21:44:38)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 080d580f055f5e1b0f0c1e535c0e0a0b090e0e0f0d)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562028279002 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562028279003 2019.07.01 21:44:39)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 181c4a1f124c1a0e181d09424a1e101e1d1e111f1c)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562028679811 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562028679812 2019.07.01 21:51:19)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c4c79491c19393d2cec3d19e9cc2c7c2c5c2c7c2cc)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562028679832 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562028679833 2019.07.01 21:51:19)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code d4d68586d183d4c3d187c58ed1d3d6d2d5d280d3d6)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562028679853 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562028679854 2019.07.01 21:51:19)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code f3f0a6a2f5a4a5e0f4f7e5a8a7f5f1f0f2f5f5f4f6)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562028679867 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562028679868 2019.07.01 21:51:19)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 03015305025701150306125951050b0506050a0407)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562028960828 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562028960829 2019.07.01 21:56:00)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 7c2b797d2e2b2b6a767b6926247a7f7a7d7a7f7a74)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562028960853 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562028960854 2019.07.01 21:56:00)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 9bcd9f94c8cc9b8c9ec88ac19e9c999d9a9dcf9c99)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562028960874 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562028960875 2019.07.01 21:56:00)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code abfcabfdfcfcfdb8acafbdf0ffada9a8aaadadacae)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562028960889 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562028960890 2019.07.01 21:56:00)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code baecb8eee9eeb8acbabfabe0e8bcb2bcbfbcb3bdbe)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562028984207 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562028984208 2019.07.01 21:56:24)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code cbcdc99e989c9cddc1ccde9193cdc8cdcacdc8cdc3)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562028984231 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562028984232 2019.07.01 21:56:24)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code daddd9888a8ddacddf89cb80dfddd8dcdbdc8eddd8)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562028984255 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562028984256 2019.07.01 21:56:24)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code fafcfdabaeadace9fdfeeca1aefcf8f9fbfcfcfdff)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562028984269 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562028984270 2019.07.01 21:56:24)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 090e0f0f025d0b1f090c18535b0f010f0c0f000e0d)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562029000339 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562029000340 2019.07.01 21:56:40)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c8cacb9dc19f9fdec2cfdd9290cecbcec9cecbcec0)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562029000374 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562029000375 2019.07.01 21:56:40)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code e7e4e5b4e1b0e7f0e2b4f6bde2e0e5e1e6e1b3e0e5)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562029000397 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562029000398 2019.07.01 21:56:40)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 06040101055150150102105d520004050700000103)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562029000412 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562029000413 2019.07.01 21:56:40)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 16151311124214001613074c44101e1013101f1112)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 911           1562029000426 behavior
(_unit VHDL(test_tb 0 4(behavior 0 7))
	(_version vde)
	(_time 1562029000427 2019.07.01 21:56:40)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 25262021257372322073637e702327222123202226)
	(_ent
		(_time 1562028960900)
	)
	(_comp
		(test
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
			)
		)
	)
	(_inst uut 0 18(_comp test)
		(_port
			((clk)(clk))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 13(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4607182418800017408)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(clk_process(_arch 0 0 21(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
I 000055 55 1323          1562029101665 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562029101666 2019.07.01 21:58:21)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code a7f2f7f0a1f0f0b1ada0b2fdffa1a4a1a6a1a4a1af)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562029101701 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562029101702 2019.07.01 21:58:21)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code c7939692c190c7d0c294d69dc2c0c5c1c6c193c0c5)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562029101729 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562029101730 2019.07.01 21:58:21)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code e6b3b3b4e5b1b0f5e1e2f0bdb2e0e4e5e7e0e0e1e3)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562029101748 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562029101749 2019.07.01 21:58:21)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code f6a2a1a6f2a2f4e0f6f3e7aca4f0fef0f3f0fff1f2)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000055 55 1323          1562029115567 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562029115568 2019.07.01 21:58:35)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code eaecebb9babdbdfce0edffb0b2ece9ecebece9ece2)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562029115593 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562029115594 2019.07.01 21:58:35)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 090e080f015e091e0c5a18530c0e0b0f080f5d0e0b)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562029115617 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562029115618 2019.07.01 21:58:35)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 191f1c1f154e4f0a1e1d0f424d1f1b1a181f1f1e1c)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562029115633 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562029115634 2019.07.01 21:58:35)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 292e2e2d227d2b3f292c38737b2f212f2c2f202e2d)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
V 000049 55 917           1562029115649 behavior
(_unit VHDL(test_tb 0 4(behavior 0 7))
	(_version vde)
	(_time 1562029115650 2019.07.01 21:58:35)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 383f3f3d356e6f2f3d6e7e636d3e3a3f3c3e3d3f3b)
	(_ent
		(_time 1562028960900)
	)
	(_comp
		(test_tb
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
			)
		)
	)
	(_inst uut 0 18(_comp test_tb)
		(_port
			((clk)(clk))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 13(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4607182418800017408)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(clk_process(_arch 0 0 21(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
I 000055 55 1323          1562029163131 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562029163132 2019.07.01 21:59:23)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c4909491c19393d2cec3d19e9cc2c7c2c5c2c7c2cc)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
I 000044 55 3166          1562029163171 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562029163172 2019.07.01 21:59:23)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code e3b6b2b0e1b4e3f4e6b0f2b9e6e4e1e5e2e5b7e4e1)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562029163200 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562029163201 2019.07.01 21:59:23)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 035751040554551004071558570501000205050406)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562029163218 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562029163219 2019.07.01 21:59:23)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 12474215124610041217034840141a1417141b1516)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
V 000051 55 1054          1562029163238 behavioral
(_unit VHDL(adder 0 5(behavioral 0 12))
	(_version vde)
	(_time 1562029163239 2019.07.01 21:59:23)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 326667373465622435372068623436343634373530)
	(_ent
		(_time 1562029163236)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int count 0 0 8(_ent(_out))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((count)(c)))(_trgt(2))(_sens(3)))))
			(line__21(_arch 1 0 21(_prcs(_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . behavioral 2 -1)
)
V 000055 55 1323          1562029285453 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 24))
	(_version vde)
	(_time 1562029285454 2019.07.01 22:01:25)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 8d82df83d8dada9b878a98d7d58b8e8b8c8b8e8b85)
	(_ent
		(_time 1562016972138)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_port(_int R -2 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((R)(_string \"1"\)))(_trgt(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 4 -1)
)
V 000044 55 3166          1562029285502 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562029285503 2019.07.01 22:01:25)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code bcb2efe8eeebbcabb9efade6b9bbbebabdbae8bbbe)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4398          1562029285542 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562029285543 2019.07.01 22:01:25)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code eae5bdb8bebdbcf9edeefcb1beece8e9ebececedef)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data)(data))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((R)(R))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
V 000043 55 1544          1562029285569 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562029285570 2019.07.01 22:01:25)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 0a045c0c595e081c0a0f1b50580c020c0f0c030d0e)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
V 000049 55 1333          1562029285595 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562029285596 2019.07.01 22:01:25)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 19174f1e124d1b0f1b4a0d434c1f1c1e1b1e1d1f1b)
	(_ent
		(_time 1562029285591)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
