

================================================================
== Vivado HLS Report for 'AES_Encrypt'
================================================================
* Date:           Wed Nov 20 22:18:41 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        aes_full
* Solution:       full
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.10|      4.10|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2047|  2667|  2048|  2668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_AES_Encrypt_MixColumns_fu_294  |AES_Encrypt_MixColumns  |   61|   61|   61|   61|   none  |
        |grp_AES_Encrypt_ShiftRows_fu_301   |AES_Encrypt_ShiftRows   |   58|   58|   58|   58|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+------+------+-----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+-----------+-----------+-----------+------+----------+
        |- memcpy..iv          |    17|    17|          3|          1|          1|    16|    yes   |
        |- Loop 2              |    48|    48|          3|          -|          -|    16|    no    |
        |- L_rounds            |  1910|  2530| 191 ~ 253 |          -|          -|    10|    no    |
        | + L_rounds.1         |    80|    80|          5|          -|          -|    16|    no    |
        | + L_rounds.2         |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4              |    48|    48|          3|          -|          -|    16|    no    |
        |- memcpy.ciphertext.  |    17|    17|          3|          1|          1|    16|    yes   |
        +----------------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        8|      -|     445|     735|
|Memory           |        2|      -|      16|       2|
|Multiplexer      |        -|      -|       -|     107|
|Register         |        -|      -|     166|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       10|      0|     627|     944|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------+---------+-------+-----+-----+
    |              Instance             |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+--------------------------+---------+-------+-----+-----+
    |AES_Encrypt_CRTLSc_s_axi_U         |AES_Encrypt_CRTLSc_s_axi  |        4|      0|  218|  212|
    |grp_AES_Encrypt_MixColumns_fu_294  |AES_Encrypt_MixColumns    |        3|      0|  175|  472|
    |grp_AES_Encrypt_ShiftRows_fu_301   |AES_Encrypt_ShiftRows     |        1|      0|   52|   51|
    +-----------------------------------+--------------------------+---------+-------+-----+-----+
    |Total                              |                          |        8|      0|  445|  735|
    +-----------------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |cipher_U  |AES_Encrypt_MixColumns_cipher  |        2|   0|   0|   768|    8|     1|         6144|
    |state_U   |AES_Encrypt_state              |        0|  16|   2|    16|    8|     1|          128|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                               |        2|  16|   2|   784|   16|     2|         6272|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_448_p2           |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_375_p2           |     +    |      0|  0|   5|           5|           1|
    |i_5_fu_363_p2           |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_417_p2           |     +    |      0|  0|   5|           5|           1|
    |i_fu_345_p2             |     +    |      0|  0|   5|           5|           1|
    |indvar_next7_fu_472_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_328_p2   |     +    |      0|  0|   5|           5|           1|
    |sum5_fu_432_p2          |     +    |      0|  0|   8|           8|           8|
    |tmp_24_fu_405_p2        |     +    |      0|  0|   8|           8|           5|
    |ap_sig_156              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_209              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_322_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond8_fu_466_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_357_p2      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_i1_fu_339_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_i2_fu_411_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_i3_fu_369_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_i_fu_442_p2    |   icmp   |      0|  0|   3|           5|           6|
    |is_0iter_fu_483_p2      |   icmp   |      0|  0|   2|           5|           1|
    |tmp_21_fu_391_p2        |   icmp   |      0|  0|   2|           4|           4|
    |grp_fu_306_p2           |    xor   |      0|  0|  12|           8|           8|
    |tmp_20_fu_460_p2        |    xor   |      0|  0|  12|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 100|         111|          83|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|         24|    1|         24|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2  |   1|          2|    1|          2|
    |cipher_address0        |  10|          3|   10|         30|
    |expandedKey_address0   |   8|          3|    8|         24|
    |i4_reg_238             |   4|          2|    4|          8|
    |i_0_i1_reg_227         |   5|          2|    5|         10|
    |i_0_i2_reg_261         |   5|          2|    5|         10|
    |i_0_i_reg_272          |   5|          2|    5|         10|
    |i_i_reg_250            |   5|          2|    5|         10|
    |indvar6_reg_283        |   5|          2|    5|         10|
    |indvar_phi_fu_219_p4   |   5|          2|    5|         10|
    |indvar_reg_215         |   5|          2|    5|         10|
    |state_address0         |  12|         13|    4|         52|
    |state_address1         |   4|          3|    4|         12|
    |state_ce0              |   1|          4|    1|          4|
    |state_ce1              |   1|          3|    1|          3|
    |state_d0               |   8|          7|    8|         56|
    |state_we0              |   1|          4|    1|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 107|         84|   79|        291|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  23|   0|   23|          0|
    |ap_reg_grp_AES_Encrypt_MixColumns_fu_294_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_AES_Encrypt_ShiftRows_fu_301_ap_start   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                              |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_489_pp0_iter1           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond8_reg_603_pp1_iter1           |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_215_pp0_iter1              |   5|   0|    5|          0|
    |ap_reg_ppstg_is_0iter_reg_617_pp1_iter1            |   1|   0|    1|          0|
    |cipher_load_reg_547                                |   8|   0|    8|          0|
    |exitcond1_reg_489                                  |   1|   0|    1|          0|
    |exitcond8_reg_603                                  |   1|   0|    1|          0|
    |i4_reg_238                                         |   4|   0|    4|          0|
    |i_0_i1_reg_227                                     |   5|   0|    5|          0|
    |i_0_i2_reg_261                                     |   5|   0|    5|          0|
    |i_0_i_reg_272                                      |   5|   0|    5|          0|
    |i_3_reg_583                                        |   5|   0|    5|          0|
    |i_4_reg_532                                        |   5|   0|    5|          0|
    |i_5_reg_524                                        |   4|   0|    4|          0|
    |i_6_reg_564                                        |   5|   0|    5|          0|
    |i_i_reg_250                                        |   5|   0|    5|          0|
    |i_reg_506                                          |   5|   0|    5|          0|
    |indvar6_reg_283                                    |   5|   0|    5|          0|
    |indvar_next_reg_493                                |   5|   0|    5|          0|
    |indvar_reg_215                                     |   5|   0|    5|          0|
    |is_0iter_reg_617                                   |   1|   0|    1|          0|
    |iv_read_reg_498                                    |   8|   0|    8|          0|
    |reg_312                                            |   8|   0|    8|          0|
    |reg_317                                            |   8|   0|    8|          0|
    |state_addr_31_reg_516                              |   4|   0|    4|          0|
    |state_addr_33_reg_593                              |   4|   0|    4|          0|
    |state_addr_34_reg_537                              |   4|   0|    4|          0|
    |state_addr_36_reg_574                              |   4|   0|    4|          0|
    |tmp_20_reg_598                                     |   8|   0|    8|          0|
    |tmp_21_reg_552                                     |   1|   0|    1|          0|
    |tmp_24_reg_556                                     |   4|   0|    8|          4|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 166|   0|  170|          4|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLSc_AWVALID    |  in |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_AWREADY    | out |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_AWADDR     |  in |   10|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_WVALID     |  in |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_WREADY     | out |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_WDATA      |  in |   32|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_WSTRB      |  in |    4|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_ARVALID    |  in |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_ARREADY    | out |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_ARADDR     |  in |   10|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_RVALID     | out |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_RREADY     |  in |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_RDATA      | out |   32|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_RRESP      | out |    2|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_BVALID     | out |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_BREADY     |  in |    1|    s_axi   |    CRTLSc    |    scalar    |
|s_axi_CRTLSc_BRESP      | out |    2|    s_axi   |    CRTLSc    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  AES_Encrypt | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  AES_Encrypt | return value |
|interrupt               | out |    1| ap_ctrl_hs |  AES_Encrypt | return value |
|ciphertext_req_din      | out |    1|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_req_full_n   |  in |    1|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_req_write    | out |    1|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_rsp_empty_n  |  in |    1|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_rsp_read     | out |    1|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_address      | out |   32|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_datain       |  in |    8|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_dataout      | out |    8|   ap_bus   |  ciphertext  |    pointer   |
|ciphertext_size         | out |   32|   ap_bus   |  ciphertext  |    pointer   |
|iv_req_din              | out |    1|   ap_bus   |      iv      |    pointer   |
|iv_req_full_n           |  in |    1|   ap_bus   |      iv      |    pointer   |
|iv_req_write            | out |    1|   ap_bus   |      iv      |    pointer   |
|iv_rsp_empty_n          |  in |    1|   ap_bus   |      iv      |    pointer   |
|iv_rsp_read             | out |    1|   ap_bus   |      iv      |    pointer   |
|iv_address              | out |   32|   ap_bus   |      iv      |    pointer   |
|iv_datain               |  in |    8|   ap_bus   |      iv      |    pointer   |
|iv_dataout              | out |    8|   ap_bus   |      iv      |    pointer   |
|iv_size                 | out |   32|   ap_bus   |      iv      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1: II = 1, D = 3, States = { 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond_i1)
	9  / (exitcond_i1)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	21  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / (!exitcond_i3)
	15  / (exitcond_i3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
15 --> 
	16  / (!tmp_21)
	17  / (tmp_21)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond_i2)
	9  / (exitcond_i2)
19 --> 
	20  / true
20 --> 
	18  / true
21 --> 
	22  / (!exitcond_i)
	24  / (exitcond_i)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	27  / (exitcond8)
	25  / (!exitcond8)
25 --> 
	26  / true
26 --> 
	24  / true
27 --> 
* FSM state operations: 

 <State 1>: 4.10ns
ST_1: state [1/1] 2.39ns
:6  %state = alloca [16 x i8], align 16

ST_1: iv_rd_req [2/2] 4.10ns
:15  %iv_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i8P(i8* %iv, i32 16)


 <State 2>: 4.10ns
ST_2: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %newState) nounwind, !map !7

ST_2: stg_31 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([176 x i8]* %expandedKey) nounwind, !map !13

ST_2: stg_32 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Nr) nounwind, !map !19

ST_2: stg_33 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ciphertext), !map !25

ST_2: stg_34 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %iv), !map !29

ST_2: stg_35 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @AES_Encrypt_str) nounwind

ST_2: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %newState, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_37 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %newState, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: empty_9 [1/1] 0.00ns
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([176 x i8]* %expandedKey, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_39 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([176 x i8]* %expandedKey, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_40 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16 %Nr, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_41 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %ciphertext, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_2: stg_42 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %iv, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_2: stg_43 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: iv_rd_req [1/2] 4.10ns
:15  %iv_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i8P(i8* %iv, i32 16)

ST_2: stg_45 [1/1] 1.31ns
:16  br label %burst.rd.header


 <State 3>: 3.15ns
ST_3: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i5 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_3: exitcond1 [1/1] 1.84ns
burst.rd.header:1  %exitcond1 = icmp eq i5 %indvar, -16

ST_3: indvar_next [1/1] 1.50ns
burst.rd.header:2  %indvar_next = add i5 %indvar, 1

ST_3: stg_49 [1/1] 1.31ns
burst.rd.header:3  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 4>: 4.10ns
ST_4: iv_read [1/1] 4.10ns
burst.rd.body:5  %iv_read = call i8 @_ssdm_op_Read.ap_bus.i8P(i8* %iv)


 <State 5>: 2.39ns
ST_5: empty_10 [1/1] 0.00ns
burst.rd.body:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_5: burstread_rbegin [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_5: stg_53 [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

ST_5: stg_54 [1/1] 0.00ns
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memcpy_OC_OC_iv_str)

ST_5: tmp_s [1/1] 0.00ns
burst.rd.body:4  %tmp_s = zext i5 %indvar to i64

ST_5: state_addr [1/1] 0.00ns
burst.rd.body:6  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_s

ST_5: stg_57 [1/1] 2.39ns
burst.rd.body:7  store i8 %iv_read, i8* %state_addr, align 1

ST_5: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_5: stg_59 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 6>: 3.15ns
ST_6: i_0_i1 [1/1] 0.00ns
burst.rd.end:0  %i_0_i1 = phi i5 [ %i, %1 ], [ 0, %burst.rd.header ]

ST_6: exitcond_i1 [1/1] 1.84ns
burst.rd.end:1  %exitcond_i1 = icmp eq i5 %i_0_i1, -16

ST_6: empty_11 [1/1] 0.00ns
burst.rd.end:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_6: i [1/1] 1.50ns
burst.rd.end:3  %i = add i5 %i_0_i1, 1

ST_6: stg_64 [1/1] 1.31ns
burst.rd.end:4  br i1 %exitcond_i1, label %AddRoundKey.exit18, label %1

ST_6: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = zext i5 %i_0_i1 to i64

ST_6: expandedKey_addr [1/1] 0.00ns
:1  %expandedKey_addr = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %tmp_17

ST_6: expandedKey_load [2/2] 2.39ns
:2  %expandedKey_load = load i8* %expandedKey_addr, align 1

ST_6: state_addr_31 [1/1] 0.00ns
:3  %state_addr_31 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_17

ST_6: state_load [2/2] 2.39ns
:4  %state_load = load i8* %state_addr_31, align 1


 <State 7>: 3.54ns
ST_7: expandedKey_load [1/2] 2.39ns
:2  %expandedKey_load = load i8* %expandedKey_addr, align 1

ST_7: state_load [1/2] 2.39ns
:4  %state_load = load i8* %state_addr_31, align 1

ST_7: tmp_18 [1/1] 1.15ns
:5  %tmp_18 = xor i8 %state_load, %expandedKey_load


 <State 8>: 2.39ns
ST_8: stg_73 [1/1] 2.39ns
:6  store i8 %tmp_18, i8* %state_addr_31, align 1

ST_8: stg_74 [1/1] 0.00ns
:7  br label %burst.rd.end


 <State 9>: 3.10ns
ST_9: i4 [1/1] 0.00ns
AddRoundKey.exit18:0  %i4 = phi i4 [ %i_5, %AddRoundKey.exit15 ], [ 0, %burst.rd.end ]

ST_9: exitcond [1/1] 1.79ns
AddRoundKey.exit18:1  %exitcond = icmp eq i4 %i4, -6

ST_9: empty_12 [1/1] 0.00ns
AddRoundKey.exit18:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_9: i_5 [1/1] 0.70ns
AddRoundKey.exit18:3  %i_5 = add i4 %i4, 1

ST_9: stg_79 [1/1] 1.31ns
AddRoundKey.exit18:4  br i1 %exitcond, label %.preheader, label %2

ST_9: stg_80 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_9: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6) nounwind

ST_9: stg_82 [1/1] 1.31ns
:2  br label %3


 <State 10>: 2.99ns
ST_10: i_i [1/1] 0.00ns
:0  %i_i = phi i5 [ 0, %2 ], [ %i_4, %4 ]

ST_10: exitcond_i3 [1/1] 1.84ns
:1  %exitcond_i3 = icmp eq i5 %i_i, -16

ST_10: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_10: i_4 [1/1] 1.50ns
:3  %i_4 = add i5 %i_i, 1

ST_10: stg_87 [1/1] 0.00ns
:4  br i1 %exitcond_i3, label %SubBytes.exit, label %4

ST_10: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i5 %i_i to i64

ST_10: state_addr_34 [1/1] 0.00ns
:1  %state_addr_34 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i

ST_10: state_load_32 [2/2] 2.39ns
:2  %state_load_32 = load i8* %state_addr_34, align 1

ST_10: stg_91 [2/2] 0.00ns
SubBytes.exit:0  call fastcc void @AES_Encrypt_ShiftRows([16 x i8]* %state) nounwind


 <State 11>: 2.39ns
ST_11: state_load_32 [1/2] 2.39ns
:2  %state_load_32 = load i8* %state_addr_34, align 1


 <State 12>: 2.39ns
ST_12: tmp_1_i [1/1] 0.00ns
:3  %tmp_1_i = zext i8 %state_load_32 to i64

ST_12: cipher_addr [1/1] 0.00ns
:4  %cipher_addr = getelementptr [768 x i8]* @cipher, i64 0, i64 %tmp_1_i

ST_12: cipher_load [2/2] 2.39ns
:5  %cipher_load = load i8* %cipher_addr, align 1


 <State 13>: 2.39ns
ST_13: cipher_load [1/2] 2.39ns
:5  %cipher_load = load i8* %cipher_addr, align 1


 <State 14>: 2.39ns
ST_14: stg_97 [1/1] 2.39ns
:6  store i8 %cipher_load, i8* %state_addr_34, align 1

ST_14: stg_98 [1/1] 0.00ns
:7  br label %3


 <State 15>: 1.79ns
ST_15: stg_99 [1/2] 0.00ns
SubBytes.exit:0  call fastcc void @AES_Encrypt_ShiftRows([16 x i8]* %state) nounwind

ST_15: tmp_21 [1/1] 1.79ns
SubBytes.exit:1  %tmp_21 = icmp eq i4 %i4, -7

ST_15: stg_101 [1/1] 0.00ns
SubBytes.exit:2  br i1 %tmp_21, label %._crit_edge, label %5


 <State 16>: 0.00ns
ST_16: stg_102 [2/2] 0.00ns
:0  call fastcc void @AES_Encrypt_MixColumns([16 x i8]* %state) nounwind


 <State 17>: 1.50ns
ST_17: stg_103 [1/2] 0.00ns
:0  call fastcc void @AES_Encrypt_MixColumns([16 x i8]* %state) nounwind

ST_17: stg_104 [1/1] 0.00ns
:1  br label %._crit_edge

ST_17: tmp_23 [1/1] 0.00ns
._crit_edge:0  %tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i4, i4 0)

ST_17: tmp_24 [1/1] 1.50ns
._crit_edge:1  %tmp_24 = add i8 %tmp_23, 16

ST_17: stg_107 [1/1] 1.31ns
._crit_edge:2  br label %6


 <State 18>: 3.89ns
ST_18: i_0_i2 [1/1] 0.00ns
:0  %i_0_i2 = phi i5 [ 0, %._crit_edge ], [ %i_6, %7 ]

ST_18: exitcond_i2 [1/1] 1.84ns
:1  %exitcond_i2 = icmp eq i5 %i_0_i2, -16

ST_18: empty_14 [1/1] 0.00ns
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_18: i_6 [1/1] 1.50ns
:3  %i_6 = add i5 %i_0_i2, 1

ST_18: stg_112 [1/1] 0.00ns
:4  br i1 %exitcond_i2, label %AddRoundKey.exit15, label %7

ST_18: tmp_25 [1/1] 0.00ns
:0  %tmp_25 = zext i5 %i_0_i2 to i64

ST_18: tmp_74_cast [1/1] 0.00ns
:1  %tmp_74_cast = zext i5 %i_0_i2 to i8

ST_18: sum5 [1/1] 1.50ns
:2  %sum5 = add i8 %tmp_24, %tmp_74_cast

ST_18: sum5_cast [1/1] 0.00ns
:3  %sum5_cast = zext i8 %sum5 to i64

ST_18: expandedKey_addr_1 [1/1] 0.00ns
:4  %expandedKey_addr_1 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %sum5_cast

ST_18: expandedKey_load_1 [2/2] 2.39ns
:5  %expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1

ST_18: state_addr_36 [1/1] 0.00ns
:6  %state_addr_36 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_25

ST_18: state_load_34 [2/2] 2.39ns
:7  %state_load_34 = load i8* %state_addr_36, align 1

ST_18: empty_15 [1/1] 0.00ns
AddRoundKey.exit15:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp) nounwind

ST_18: stg_122 [1/1] 0.00ns
AddRoundKey.exit15:1  br label %AddRoundKey.exit18


 <State 19>: 3.54ns
ST_19: expandedKey_load_1 [1/2] 2.39ns
:5  %expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1

ST_19: state_load_34 [1/2] 2.39ns
:7  %state_load_34 = load i8* %state_addr_36, align 1

ST_19: tmp_26 [1/1] 1.15ns
:8  %tmp_26 = xor i8 %state_load_34, %expandedKey_load_1


 <State 20>: 2.39ns
ST_20: stg_126 [1/1] 2.39ns
:9  store i8 %tmp_26, i8* %state_addr_36, align 1

ST_20: stg_127 [1/1] 0.00ns
:10  br label %6


 <State 21>: 3.15ns
ST_21: i_0_i [1/1] 0.00ns
.preheader:0  %i_0_i = phi i5 [ %i_3, %8 ], [ 0, %AddRoundKey.exit18 ]

ST_21: exitcond_i [1/1] 1.84ns
.preheader:1  %exitcond_i = icmp eq i5 %i_0_i, -16

ST_21: empty_16 [1/1] 0.00ns
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_21: i_3 [1/1] 1.50ns
.preheader:3  %i_3 = add i5 %i_0_i, 1

ST_21: stg_132 [1/1] 1.31ns
.preheader:4  br i1 %exitcond_i, label %burst.wr.header, label %8

ST_21: tmp_19 [1/1] 0.00ns
:0  %tmp_19 = zext i5 %i_0_i to i64

ST_21: newState_addr [1/1] 0.00ns
:1  %newState_addr = getelementptr [16 x i8]* %newState, i64 0, i64 %tmp_19

ST_21: newState_load [2/2] 2.39ns
:2  %newState_load = load i8* %newState_addr, align 1

ST_21: state_addr_33 [1/1] 0.00ns
:3  %state_addr_33 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_19

ST_21: state_load_31 [2/2] 2.39ns
:4  %state_load_31 = load i8* %state_addr_33, align 1


 <State 22>: 3.54ns
ST_22: newState_load [1/2] 2.39ns
:2  %newState_load = load i8* %newState_addr, align 1

ST_22: state_load_31 [1/2] 2.39ns
:4  %state_load_31 = load i8* %state_addr_33, align 1

ST_22: tmp_20 [1/1] 1.15ns
:5  %tmp_20 = xor i8 %state_load_31, %newState_load


 <State 23>: 2.39ns
ST_23: stg_141 [1/1] 2.39ns
:6  store i8 %tmp_20, i8* %state_addr_33, align 1

ST_23: stg_142 [1/1] 0.00ns
:7  br label %.preheader


 <State 24>: 2.99ns
ST_24: indvar6 [1/1] 0.00ns
burst.wr.header:0  %indvar6 = phi i5 [ %indvar_next7, %burstWrDataBB ], [ 0, %.preheader ]

ST_24: exitcond8 [1/1] 1.84ns
burst.wr.header:1  %exitcond8 = icmp eq i5 %indvar6, -16

ST_24: indvar_next7 [1/1] 1.50ns
burst.wr.header:2  %indvar_next7 = add i5 %indvar6, 1

ST_24: stg_146 [1/1] 0.00ns
burst.wr.header:3  br i1 %exitcond8, label %burst.wr.end, label %burst.wr.body

ST_24: tmp_22 [1/1] 0.00ns
burst.wr.body:4  %tmp_22 = zext i5 %indvar6 to i64

ST_24: state_addr_35 [1/1] 0.00ns
burst.wr.body:5  %state_addr_35 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_22

ST_24: state_load_33 [2/2] 2.39ns
burst.wr.body:6  %state_load_33 = load i8* %state_addr_35, align 1

ST_24: is_0iter [1/1] 1.84ns
burst.wr.body:7  %is_0iter = icmp eq i5 %indvar6, 0

ST_24: stg_151 [1/1] 0.00ns
burst.wr.body:8  br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB


 <State 25>: 2.39ns
ST_25: state_load_33 [1/2] 2.39ns
burst.wr.body:6  %state_load_33 = load i8* %state_addr_35, align 1


 <State 26>: 4.10ns
ST_26: empty_17 [1/1] 0.00ns
burst.wr.body:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_26: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_26: stg_155 [1/1] 0.00ns
burst.wr.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

ST_26: stg_156 [1/1] 0.00ns
burst.wr.body:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_ciphertext_OC_str)

ST_26: ciphertext_wr_req [1/1] 4.10ns
burstWrReqBB:0  %ciphertext_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i8P(i8* %ciphertext, i32 16)

ST_26: stg_158 [1/1] 0.00ns
burstWrReqBB:1  br label %burstWrDataBB

ST_26: stg_159 [1/1] 4.10ns
burstWrDataBB:0  call void @_ssdm_op_Write.ap_bus.i8P(i8* %ciphertext, i8 %state_load_33)

ST_26: burstwrite_rend [1/1] 0.00ns
burstWrDataBB:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_26: stg_161 [1/1] 0.00ns
burstWrDataBB:2  br label %burst.wr.header


 <State 27>: 0.00ns
ST_27: stg_162 [1/1] 0.00ns
burst.wr.end:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ newState]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Nr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ iv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ cipher]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state              (alloca           ) [ 0011111111111111111111111110]
stg_30             (specbitsmap      ) [ 0000000000000000000000000000]
stg_31             (specbitsmap      ) [ 0000000000000000000000000000]
stg_32             (specbitsmap      ) [ 0000000000000000000000000000]
stg_33             (specbitsmap      ) [ 0000000000000000000000000000]
stg_34             (specbitsmap      ) [ 0000000000000000000000000000]
stg_35             (spectopmodule    ) [ 0000000000000000000000000000]
empty              (specmemcore      ) [ 0000000000000000000000000000]
stg_37             (specinterface    ) [ 0000000000000000000000000000]
empty_9            (specmemcore      ) [ 0000000000000000000000000000]
stg_39             (specinterface    ) [ 0000000000000000000000000000]
stg_40             (specinterface    ) [ 0000000000000000000000000000]
stg_41             (specinterface    ) [ 0000000000000000000000000000]
stg_42             (specinterface    ) [ 0000000000000000000000000000]
stg_43             (specinterface    ) [ 0000000000000000000000000000]
iv_rd_req          (readreq          ) [ 0000000000000000000000000000]
stg_45             (br               ) [ 0011110000000000000000000000]
indvar             (phi              ) [ 0001110000000000000000000000]
exitcond1          (icmp             ) [ 0001110000000000000000000000]
indvar_next        (add              ) [ 0011110000000000000000000000]
stg_49             (br               ) [ 0001111110000000000000000000]
iv_read            (read             ) [ 0001010000000000000000000000]
empty_10           (speclooptripcount) [ 0000000000000000000000000000]
burstread_rbegin   (specregionbegin  ) [ 0000000000000000000000000000]
stg_53             (specpipeline     ) [ 0000000000000000000000000000]
stg_54             (specloopname     ) [ 0000000000000000000000000000]
tmp_s              (zext             ) [ 0000000000000000000000000000]
state_addr         (getelementptr    ) [ 0000000000000000000000000000]
stg_57             (store            ) [ 0000000000000000000000000000]
burstread_rend     (specregionend    ) [ 0000000000000000000000000000]
stg_59             (br               ) [ 0011110000000000000000000000]
i_0_i1             (phi              ) [ 0000001000000000000000000000]
exitcond_i1        (icmp             ) [ 0000001110000000000000000000]
empty_11           (speclooptripcount) [ 0000000000000000000000000000]
i                  (add              ) [ 0001001110000000000000000000]
stg_64             (br               ) [ 0000001111111111111110000000]
tmp_17             (zext             ) [ 0000000000000000000000000000]
expandedKey_addr   (getelementptr    ) [ 0000000100000000000000000000]
state_addr_31      (getelementptr    ) [ 0000000110000000000000000000]
expandedKey_load   (load             ) [ 0000000000000000000000000000]
state_load         (load             ) [ 0000000000000000000000000000]
tmp_18             (xor              ) [ 0000000010000000000000000000]
stg_73             (store            ) [ 0000000000000000000000000000]
stg_74             (br               ) [ 0001001110000000000000000000]
i4                 (phi              ) [ 0000000001111111110000000000]
exitcond           (icmp             ) [ 0000000001111111111110000000]
empty_12           (speclooptripcount) [ 0000000000000000000000000000]
i_5                (add              ) [ 0000001001111111111110000000]
stg_79             (br               ) [ 0000000001111111111111110000]
stg_80             (specloopname     ) [ 0000000000000000000000000000]
tmp                (specregionbegin  ) [ 0000000000111111111110000000]
stg_82             (br               ) [ 0000000001111111111110000000]
i_i                (phi              ) [ 0000000000100000000000000000]
exitcond_i3        (icmp             ) [ 0000000001111111111110000000]
empty_13           (speclooptripcount) [ 0000000000000000000000000000]
i_4                (add              ) [ 0000000001111111111110000000]
stg_87             (br               ) [ 0000000000000000000000000000]
tmp_i              (zext             ) [ 0000000000000000000000000000]
state_addr_34      (getelementptr    ) [ 0000000000011110000000000000]
state_load_32      (load             ) [ 0000000000001000000000000000]
tmp_1_i            (zext             ) [ 0000000000000000000000000000]
cipher_addr        (getelementptr    ) [ 0000000000000100000000000000]
cipher_load        (load             ) [ 0000000000000010000000000000]
stg_97             (store            ) [ 0000000000000000000000000000]
stg_98             (br               ) [ 0000000001111111111110000000]
stg_99             (call             ) [ 0000000000000000000000000000]
tmp_21             (icmp             ) [ 0000000001111111111110000000]
stg_101            (br               ) [ 0000000000000000000000000000]
stg_103            (call             ) [ 0000000000000000000000000000]
stg_104            (br               ) [ 0000000000000000000000000000]
tmp_23             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_24             (add              ) [ 0000000000000000001110000000]
stg_107            (br               ) [ 0000000001111111111110000000]
i_0_i2             (phi              ) [ 0000000000000000001000000000]
exitcond_i2        (icmp             ) [ 0000000001111111111110000000]
empty_14           (speclooptripcount) [ 0000000000000000000000000000]
i_6                (add              ) [ 0000000001111111111110000000]
stg_112            (br               ) [ 0000000000000000000000000000]
tmp_25             (zext             ) [ 0000000000000000000000000000]
tmp_74_cast        (zext             ) [ 0000000000000000000000000000]
sum5               (add              ) [ 0000000000000000000000000000]
sum5_cast          (zext             ) [ 0000000000000000000000000000]
expandedKey_addr_1 (getelementptr    ) [ 0000000000000000000100000000]
state_addr_36      (getelementptr    ) [ 0000000000000000000110000000]
empty_15           (specregionend    ) [ 0000000000000000000000000000]
stg_122            (br               ) [ 0000001001111111111110000000]
expandedKey_load_1 (load             ) [ 0000000000000000000000000000]
state_load_34      (load             ) [ 0000000000000000000000000000]
tmp_26             (xor              ) [ 0000000000000000000010000000]
stg_126            (store            ) [ 0000000000000000000000000000]
stg_127            (br               ) [ 0000000001111111111110000000]
i_0_i              (phi              ) [ 0000000000000000000001000000]
exitcond_i         (icmp             ) [ 0000000000000000000001111110]
empty_16           (speclooptripcount) [ 0000000000000000000000000000]
i_3                (add              ) [ 0000000001000000000001110000]
stg_132            (br               ) [ 0000000000000000000001111110]
tmp_19             (zext             ) [ 0000000000000000000000000000]
newState_addr      (getelementptr    ) [ 0000000000000000000000100000]
state_addr_33      (getelementptr    ) [ 0000000000000000000000110000]
newState_load      (load             ) [ 0000000000000000000000000000]
state_load_31      (load             ) [ 0000000000000000000000000000]
tmp_20             (xor              ) [ 0000000000000000000000010000]
stg_141            (store            ) [ 0000000000000000000000000000]
stg_142            (br               ) [ 0000000001000000000001110000]
indvar6            (phi              ) [ 0000000000000000000000001000]
exitcond8          (icmp             ) [ 0000000000000000000000001110]
indvar_next7       (add              ) [ 0000000000000000000001001110]
stg_146            (br               ) [ 0000000000000000000000000000]
tmp_22             (zext             ) [ 0000000000000000000000000000]
state_addr_35      (getelementptr    ) [ 0000000000000000000000001100]
is_0iter           (icmp             ) [ 0000000000000000000000001110]
stg_151            (br               ) [ 0000000000000000000000000000]
state_load_33      (load             ) [ 0000000000000000000000001010]
empty_17           (speclooptripcount) [ 0000000000000000000000000000]
burstwrite_rbegin  (specregionbegin  ) [ 0000000000000000000000000000]
stg_155            (specpipeline     ) [ 0000000000000000000000000000]
stg_156            (specloopname     ) [ 0000000000000000000000000000]
ciphertext_wr_req  (writereq         ) [ 0000000000000000000000000000]
stg_158            (br               ) [ 0000000000000000000000000000]
stg_159            (write            ) [ 0000000000000000000000000000]
burstwrite_rend    (specregionend    ) [ 0000000000000000000000000000]
stg_161            (br               ) [ 0000000000000000000001001110]
stg_162            (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="newState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newState"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Nr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Nr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ciphertext">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="iv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cipher">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i8P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_iv_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_ShiftRows"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_MixColumns"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_ciphertext_OC_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="state_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iv_rd_req/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="iv_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_read/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="ciphertext_wr_req/26 stg_159/26 "/>
</bind>
</comp>

<comp id="125" class="1004" name="state_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="1"/>
<pin id="134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_57/5 state_load/6 stg_73/8 state_load_32/10 stg_97/14 state_load_34/18 stg_126/20 state_load_31/21 stg_141/23 state_load_33/24 "/>
</bind>
</comp>

<comp id="136" class="1004" name="expandedKey_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_load/6 expandedKey_load_1/18 "/>
</bind>
</comp>

<comp id="148" class="1004" name="state_addr_31_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_31/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="state_addr_34_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_34/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cipher_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cipher_addr/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cipher_load/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="expandedKey_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_1/18 "/>
</bind>
</comp>

<comp id="182" class="1004" name="state_addr_36_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_36/18 "/>
</bind>
</comp>

<comp id="189" class="1004" name="newState_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="newState_addr/21 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="newState_load/21 "/>
</bind>
</comp>

<comp id="201" class="1004" name="state_addr_33_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_33/21 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_addr_35_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_35/24 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_0_i1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_0_i1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/6 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i4_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i4_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/9 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/10 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_0_i2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_0_i2_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/18 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_0_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_0_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/21 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar6_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="1"/>
<pin id="285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar6 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar6_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar6/24 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_AES_Encrypt_MixColumns_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_102/16 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_AES_Encrypt_ShiftRows_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_91/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/7 tmp_26/19 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 tmp_26 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_32 state_load_33 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_next_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond_i1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_17_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_i3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_21_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="2"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="4"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_24_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond_i2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/18 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/18 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_25_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/18 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_74_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74_cast/18 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sum5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/18 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sum5_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/18 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_19_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/21 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_20_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_20/22 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/24 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar_next7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next7/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_22_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="is_0iter_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_0iter/24 "/>
</bind>
</comp>

<comp id="489" class="1005" name="exitcond1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="indvar_next_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="498" class="1005" name="iv_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="iv_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="511" class="1005" name="expandedKey_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="state_addr_31_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_31 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_4_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="537" class="1005" name="state_addr_34_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_34 "/>
</bind>
</comp>

<comp id="542" class="1005" name="cipher_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="1"/>
<pin id="544" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cipher_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="cipher_load_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cipher_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_21_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="2"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_24_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_6_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="expandedKey_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="state_addr_36_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_36 "/>
</bind>
</comp>

<comp id="579" class="1005" name="exitcond_i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="583" class="1005" name="i_3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="newState_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="newState_addr "/>
</bind>
</comp>

<comp id="593" class="1005" name="state_addr_33_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_33 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_20_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="603" class="1005" name="exitcond8_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="2"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="607" class="1005" name="indvar_next7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next7 "/>
</bind>
</comp>

<comp id="612" class="1005" name="state_addr_35_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="1"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_35 "/>
</bind>
</comp>

<comp id="617" class="1005" name="is_0iter_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="2"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_0iter "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="94" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="96" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="80" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="131" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="143" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="320"><net_src comp="131" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="326"><net_src comp="219" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="219" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="215" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="343"><net_src comp="231" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="231" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="231" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="361"><net_src comp="242" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="242" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="76" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="254" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="254" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="254" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="389"><net_src comp="317" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="395"><net_src comp="238" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="238" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="265" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="265" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="265" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="431"><net_src comp="265" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="446"><net_src comp="276" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="276" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="276" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="464"><net_src comp="131" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="196" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="287" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="287" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="287" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="487"><net_src comp="287" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="322" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="328" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="501"><net_src comp="110" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="509"><net_src comp="345" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="514"><net_src comp="136" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="519"><net_src comp="148" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="527"><net_src comp="363" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="535"><net_src comp="375" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="540"><net_src comp="155" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="545"><net_src comp="162" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="550"><net_src comp="169" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="555"><net_src comp="391" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="405" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="567"><net_src comp="417" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="572"><net_src comp="174" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="577"><net_src comp="182" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="582"><net_src comp="442" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="448" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="591"><net_src comp="189" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="596"><net_src comp="201" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="601"><net_src comp="460" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="606"><net_src comp="466" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="472" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="615"><net_src comp="208" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="620"><net_src comp="483" pin="2"/><net_sink comp="617" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext | {26 }
 - Input state : 
	Port: AES_Encrypt : newState | {21 22 }
	Port: AES_Encrypt : expandedKey | {6 7 18 19 }
	Port: AES_Encrypt : iv | {1 2 4 }
	Port: AES_Encrypt : cipher | {12 13 16 17 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond1 : 1
		indvar_next : 1
		stg_49 : 2
	State 4
	State 5
		state_addr : 1
		stg_57 : 2
		burstread_rend : 1
	State 6
		exitcond_i1 : 1
		i : 1
		stg_64 : 2
		tmp_17 : 1
		expandedKey_addr : 2
		expandedKey_load : 3
		state_addr_31 : 2
		state_load : 3
	State 7
		tmp_18 : 1
	State 8
	State 9
		exitcond : 1
		i_5 : 1
		stg_79 : 2
	State 10
		exitcond_i3 : 1
		i_4 : 1
		stg_87 : 2
		tmp_i : 1
		state_addr_34 : 2
		state_load_32 : 3
	State 11
	State 12
		cipher_addr : 1
		cipher_load : 2
	State 13
	State 14
	State 15
		stg_101 : 1
	State 16
	State 17
		tmp_24 : 1
	State 18
		exitcond_i2 : 1
		i_6 : 1
		stg_112 : 2
		tmp_25 : 1
		tmp_74_cast : 1
		sum5 : 2
		sum5_cast : 3
		expandedKey_addr_1 : 4
		expandedKey_load_1 : 5
		state_addr_36 : 2
		state_load_34 : 3
	State 19
		tmp_26 : 1
	State 20
	State 21
		exitcond_i : 1
		i_3 : 1
		stg_132 : 2
		tmp_19 : 1
		newState_addr : 2
		newState_load : 3
		state_addr_33 : 2
		state_load_31 : 3
	State 22
		tmp_20 : 1
	State 23
	State 24
		exitcond8 : 1
		indvar_next7 : 1
		stg_146 : 2
		tmp_22 : 1
		state_addr_35 : 2
		state_load_33 : 3
		is_0iter : 1
		stg_151 : 2
	State 25
	State 26
		burstwrite_rend : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   | grp_AES_Encrypt_MixColumns_fu_294 |    1    |  21.03  |   606   |   595   |
|          |  grp_AES_Encrypt_ShiftRows_fu_301 |    1    |  7.718  |   166   |    63   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         indvar_next_fu_328        |    0    |    0    |    0    |    5    |
|          |              i_fu_345             |    0    |    0    |    0    |    5    |
|          |             i_5_fu_363            |    0    |    0    |    0    |    4    |
|          |             i_4_fu_375            |    0    |    0    |    0    |    5    |
|    add   |           tmp_24_fu_405           |    0    |    0    |    0    |    8    |
|          |             i_6_fu_417            |    0    |    0    |    0    |    5    |
|          |            sum5_fu_432            |    0    |    0    |    0    |    8    |
|          |             i_3_fu_448            |    0    |    0    |    0    |    5    |
|          |        indvar_next7_fu_472        |    0    |    0    |    0    |    5    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    xor   |             grp_fu_306            |    0    |    0    |    0    |    12   |
|          |           tmp_20_fu_460           |    0    |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          exitcond1_fu_322         |    0    |    0    |    0    |    2    |
|          |         exitcond_i1_fu_339        |    0    |    0    |    0    |    2    |
|          |          exitcond_fu_357          |    0    |    0    |    0    |    2    |
|          |         exitcond_i3_fu_369        |    0    |    0    |    0    |    2    |
|   icmp   |           tmp_21_fu_391           |    0    |    0    |    0    |    2    |
|          |         exitcond_i2_fu_411        |    0    |    0    |    0    |    2    |
|          |         exitcond_i_fu_442         |    0    |    0    |    0    |    2    |
|          |          exitcond8_fu_466         |    0    |    0    |    0    |    2    |
|          |          is_0iter_fu_483          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|  readreq |         grp_readreq_fu_102        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        iv_read_read_fu_110        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_116         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            tmp_s_fu_334           |    0    |    0    |    0    |    0    |
|          |           tmp_17_fu_351           |    0    |    0    |    0    |    0    |
|          |            tmp_i_fu_381           |    0    |    0    |    0    |    0    |
|          |           tmp_1_i_fu_386          |    0    |    0    |    0    |    0    |
|   zext   |           tmp_25_fu_423           |    0    |    0    |    0    |    0    |
|          |         tmp_74_cast_fu_428        |    0    |    0    |    0    |    0    |
|          |          sum5_cast_fu_437         |    0    |    0    |    0    |    0    |
|          |           tmp_19_fu_454           |    0    |    0    |    0    |    0    |
|          |           tmp_22_fu_478           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_23_fu_397           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    2    |  28.748 |   772   |   750   |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|cipher|    2   |    0   |    0   |
| state|    0   |   16   |    2   |
+------+--------+--------+--------+
| Total|    2   |   16   |    2   |
+------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    cipher_addr_reg_542   |   10   |
|    cipher_load_reg_547   |    8   |
|     exitcond1_reg_489    |    1   |
|     exitcond8_reg_603    |    1   |
|    exitcond_i_reg_579    |    1   |
|expandedKey_addr_1_reg_569|    8   |
| expandedKey_addr_reg_511 |    8   |
|        i4_reg_238        |    4   |
|      i_0_i1_reg_227      |    5   |
|      i_0_i2_reg_261      |    5   |
|       i_0_i_reg_272      |    5   |
|        i_3_reg_583       |    5   |
|        i_4_reg_532       |    5   |
|        i_5_reg_524       |    4   |
|        i_6_reg_564       |    5   |
|        i_i_reg_250       |    5   |
|         i_reg_506        |    5   |
|      indvar6_reg_283     |    5   |
|   indvar_next7_reg_607   |    5   |
|    indvar_next_reg_493   |    5   |
|      indvar_reg_215      |    5   |
|     is_0iter_reg_617     |    1   |
|      iv_read_reg_498     |    8   |
|   newState_addr_reg_588  |    4   |
|          reg_312         |    8   |
|          reg_317         |    8   |
|   state_addr_31_reg_516  |    4   |
|   state_addr_33_reg_593  |    4   |
|   state_addr_34_reg_537  |    4   |
|   state_addr_35_reg_612  |    4   |
|   state_addr_36_reg_574  |    4   |
|      tmp_20_reg_598      |    8   |
|      tmp_21_reg_552      |    1   |
|      tmp_24_reg_556      |    8   |
+--------------------------+--------+
|           Total          |   171  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_116 |  p0  |   2  |   1  |    2   |
|  grp_write_fu_116 |  p2  |   2  |   8  |   16   ||    8    |
| grp_access_fu_131 |  p0  |  11  |   4  |   44   ||    8    |
| grp_access_fu_131 |  p1  |   4  |   8  |   32   ||    8    |
| grp_access_fu_143 |  p0  |   4  |   8  |   32   ||    8    |
| grp_access_fu_169 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_196 |  p0  |   2  |   4  |    8   ||    4    |
|   indvar_reg_215  |  p0  |   2  |   5  |   10   ||    5    |
|     i4_reg_238    |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  12.351 ||    55   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   28   |   772  |   750  |
|   Memory  |    2   |    -   |   16   |    2   |
|Multiplexer|    -   |   12   |    -   |   55   |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   41   |   959  |   807  |
+-----------+--------+--------+--------+--------+
