../../tb/dl_ul_beams_tb.sv
../../tb/params_list_pkg.sv
../../src/code_word_rev.sv
../../src/beam_buffer.sv
../../src/beam_sort.sv
../../src/par_compare.sv
../../src/mac_beams.sv
../../src/mac_ants.sv
../../src/pdsch_dim_reduction.sv
../../src/cpri_rxdata_unpack.sv
../../src/cpri_rxdata_buffer.sv
../../src/ant_data_buffer.sv
../../src/cpri_rx_gen.sv
../../src/cpri_package_tx_zyl/package_data_intel.v
../../src/cpri_package_tx_zyl/cpri_tx_gen.v
../../src/cpri_package_tx_zyl/dl_sym_if.v
../../src/cpri_package_tx_zyl/dl_data_gen.v
../../src/cpri_package_tx_zyl/compress_bit.v
../../src/cpri_package_tx_zyl/compress_data.v
../../src/cpri_package_tx_zyl/register_shift.v
../../src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_sync_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer2_sync_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/loop_buffer_async_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/FIFO_SYNC_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/FIFO_ASYNC_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/Simple_Dual_Port_BRAM_XPM_intel.v
../../src/cpri_package_tx_zyl/intel_xpm/common/ASYNC_Dual_Port_BRAM_XPM_intel.v
../../prj/ip/rxdata_dual_ram/sim/rxdata_dual_ram.v
../../prj/ip/rxdata_dual_ram/ram_2port_2040/sim/rxdata_dual_ram_ram_2port_2040_dd2btwq.v
../../prj/ip/cmpy_mult_s16xs16/sim/cmpy_mult_s16xs16.v
../../prj/ip/cmpy_mult_s16xs16/altmult_complex_1910/sim/cmpy_mult_s16xs16_altmult_complex_1910_fzb4pbq.v
../../prj/ip/rom_codeword_even/sim/rom_codeword_even.v
../../prj/ip/rom_codeword_odd/sim/rom_codeword_odd.v
../../prj/ip/rom_codeword_even/rom_1port_2020/sim/rom_codeword_even_rom_1port_2020_p32d6ya.v
../../prj/ip/rom_codeword_odd/rom_1port_2020/sim/rom_codeword_odd_rom_1port_2020_ognhewi.v