

================================================================
== Vivado HLS Report for 'GenerationGenerator'
================================================================
* Date:           Wed Dec 19 15:48:43 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     10.59|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  267|    1|  268|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |                                                   |                                        |  Latency  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 | min | max | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |grp_GenerationGenerator_generateGeneration_fu_114  |GenerationGenerator_generateGeneration  |  266|  266|  266|  266|   none  |
        |grp_GenerationGenerator_consumeRandom_fu_144       |GenerationGenerator_consumeRandom       |    2|    2|    2|    2|   none  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (GenerationGenerator_s) | (GenerationGenerator_1)
2 --> 
* FSM state operations: 

 <State 1>: 10.59ns
ST_1: StgValue_3 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_4 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_5 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_6 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_7 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_8 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_9 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_10 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_11 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_12 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_13 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_14 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_15 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_16 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_17 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_18 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_19 (32)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_20 (33)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_21 (34)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_22 (35)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_23 (36)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_24 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:31
:21  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @p_str, [20 x i8]* @p_str) nounwind

ST_1: GenerationGenerator_s (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:22  %GenerationGenerator_s = load i1* @GenerationGenerator_ssdm_thread_M_consumeRandom, align 1

ST_1: StgValue_26 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:23  br i1 %GenerationGenerator_s, label %1, label %2

ST_1: StgValue_27 (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [14 x i8]* @p_str14) nounwind

ST_1: StgValue_28 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:33
:1  call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_29 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:34
:2  call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: GenerationGenerator_1 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:3  %GenerationGenerator_1 = load i1* @GenerationGenerator_ssdm_thread_M_generateGeneration, align 1

ST_1: StgValue_31 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:4  br i1 %GenerationGenerator_1, label %3, label %4

ST_1: StgValue_32 (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind

ST_1: StgValue_33 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:36
:1  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_34 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:37
:2  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_35 (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:38
:3  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_36 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:39
:4  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_37 (52)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:40
:5  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_38 (53)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:41
:6  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_39 (54)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:42
:7  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_40 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:43
:8  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_41 (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:44
:9  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_42 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:45
:10  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_43 (58)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:46
:11  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_44 (59)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:47
:12  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_45 (60)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:48
:13  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V, i24 0)

ST_1: StgValue_46 (61)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:49
:14  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 0)

ST_1: StgValue_47 (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:36
:15  ret void

ST_1: StgValue_48 (64)  [2/2] 10.59ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_1: StgValue_49 (67)  [2/2] 5.30ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void @"GenerationGenerator::consumeRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)


 <State 2>: 10.59ns
ST_2: StgValue_50 (64)  [1/2] 10.59ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_2: StgValue_51 (65)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_52 (67)  [1/2] 5.30ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void @"GenerationGenerator::consumeRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_2: StgValue_53 (68)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_54 (70)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startGenerating]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generatingDone]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_parent1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_parent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_child1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_child2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mutation_probability]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumberIndex_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GenerationGenerator_trueRandomIndex_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GenerationGenerator_randomNumbers_V]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ GenerationGenerator_ssdm_thread_M_consumeRandom]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_ssdm_thread_M_generateGeneration]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specifcore     ) [ 000]
StgValue_4            (specifcore     ) [ 000]
StgValue_5            (specifcore     ) [ 000]
StgValue_6            (specifcore     ) [ 000]
StgValue_7            (specifcore     ) [ 000]
StgValue_8            (specifcore     ) [ 000]
StgValue_9            (specifcore     ) [ 000]
StgValue_10           (specifcore     ) [ 000]
StgValue_11           (specbitsmap    ) [ 000]
StgValue_12           (specbitsmap    ) [ 000]
StgValue_13           (specbitsmap    ) [ 000]
StgValue_14           (specbitsmap    ) [ 000]
StgValue_15           (specbitsmap    ) [ 000]
StgValue_16           (specbitsmap    ) [ 000]
StgValue_17           (specbitsmap    ) [ 000]
StgValue_18           (specbitsmap    ) [ 000]
StgValue_19           (specbitsmap    ) [ 000]
StgValue_20           (specbitsmap    ) [ 000]
StgValue_21           (specbitsmap    ) [ 000]
StgValue_22           (specbitsmap    ) [ 000]
StgValue_23           (specbitsmap    ) [ 000]
StgValue_24           (spectopmodule  ) [ 000]
GenerationGenerator_s (load           ) [ 011]
StgValue_26           (br             ) [ 000]
StgValue_27           (specprocessdecl) [ 000]
StgValue_28           (specsensitive  ) [ 000]
StgValue_29           (specsensitive  ) [ 000]
GenerationGenerator_1 (load           ) [ 010]
StgValue_31           (br             ) [ 000]
StgValue_32           (specprocessdecl) [ 000]
StgValue_33           (specsensitive  ) [ 000]
StgValue_34           (specsensitive  ) [ 000]
StgValue_35           (specport       ) [ 000]
StgValue_36           (specport       ) [ 000]
StgValue_37           (specport       ) [ 000]
StgValue_38           (specport       ) [ 000]
StgValue_39           (specport       ) [ 000]
StgValue_40           (specport       ) [ 000]
StgValue_41           (specport       ) [ 000]
StgValue_42           (specport       ) [ 000]
StgValue_43           (specport       ) [ 000]
StgValue_44           (specport       ) [ 000]
StgValue_45           (write          ) [ 000]
StgValue_46           (write          ) [ 000]
StgValue_47           (ret            ) [ 000]
StgValue_50           (call           ) [ 000]
StgValue_51           (br             ) [ 000]
StgValue_52           (call           ) [ 000]
StgValue_53           (br             ) [ 000]
StgValue_54           (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="startGenerating">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startGenerating"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="generatingDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generatingDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="generation_parent1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="generation_parent2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="generation_child1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="generation_child2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mutation_probability">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mutation_probability"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="random">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="GenerationGenerator_randomNumberIndex_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumberIndex_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="GenerationGenerator_trueRandomIndex_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_trueRandomIndex_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="GenerationGenerator_randomNumbers_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumbers_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="GenerationGenerator_ssdm_thread_M_consumeRandom">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_ssdm_thread_M_consumeRandom"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="GenerationGenerator_ssdm_thread_M_generateGeneration">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_ssdm_thread_M_generateGeneration"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator::generateGeneration"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator::consumeRandom"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_45_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_46_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_GenerationGenerator_generateGeneration_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="64" slack="0"/>
<pin id="121" dir="0" index="6" bw="64" slack="0"/>
<pin id="122" dir="0" index="7" bw="64" slack="0"/>
<pin id="123" dir="0" index="8" bw="64" slack="0"/>
<pin id="124" dir="0" index="9" bw="24" slack="0"/>
<pin id="125" dir="0" index="10" bw="24" slack="0"/>
<pin id="126" dir="0" index="11" bw="24" slack="0"/>
<pin id="127" dir="0" index="12" bw="24" slack="0"/>
<pin id="128" dir="0" index="13" bw="24" slack="0"/>
<pin id="129" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_GenerationGenerator_consumeRandom_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="64" slack="0"/>
<pin id="151" dir="0" index="6" bw="64" slack="0"/>
<pin id="152" dir="0" index="7" bw="64" slack="0"/>
<pin id="153" dir="0" index="8" bw="64" slack="0"/>
<pin id="154" dir="0" index="9" bw="24" slack="0"/>
<pin id="155" dir="0" index="10" bw="24" slack="0"/>
<pin id="156" dir="0" index="11" bw="24" slack="0"/>
<pin id="157" dir="0" index="12" bw="24" slack="0"/>
<pin id="158" dir="0" index="13" bw="24" slack="0"/>
<pin id="159" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="GenerationGenerator_s_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GenerationGenerator_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="GenerationGenerator_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GenerationGenerator_1/1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="GenerationGenerator_s_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="GenerationGenerator_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="90" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="92" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="130"><net_src comp="94" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="114" pin=9"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="114" pin=10"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="114" pin=11"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="114" pin=12"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="114" pin=13"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: generatingDone | {1 2 }
	Port: generation_child1 | {1 2 }
	Port: generation_child2 | {1 2 }
	Port: GenerationGenerator_randomNumberIndex_V | {1 2 }
	Port: GenerationGenerator_trueRandomIndex_V | {1 2 }
	Port: GenerationGenerator_randomNumbers_V | {1 2 }
 - Input state : 
	Port: GenerationGenerator::GenerationGenerator : startGenerating | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : generation_parent1 | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : generation_parent2 | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : mutation_probability | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : random | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : GenerationGenerator_randomNumberIndex_V | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : GenerationGenerator_trueRandomIndex_V | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : GenerationGenerator_randomNumbers_V | {1 2 }
	Port: GenerationGenerator::GenerationGenerator : GenerationGenerator_ssdm_thread_M_consumeRandom | {1 }
	Port: GenerationGenerator::GenerationGenerator : GenerationGenerator_ssdm_thread_M_generateGeneration | {1 }
  - Chain level:
	State 1
		StgValue_26 : 1
		StgValue_31 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_GenerationGenerator_generateGeneration_fu_114 |  8.495  |   980   |   591   |
|          |    grp_GenerationGenerator_consumeRandom_fu_144   |    0    |    77   |    66   |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              StgValue_45_write_fu_98              |    0    |    0    |    0    |
|          |              StgValue_46_write_fu_106             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  8.495  |   1057  |   657   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+-----------------------------------+--------+--------+--------+
|                                   |  BRAM  |   FF   |   LUT  |
+-----------------------------------+--------+--------+--------+
|GenerationGenerator_randomNumbers_V|    1   |    0   |    0   |
+-----------------------------------+--------+--------+--------+
|               Total               |    1   |    0   |    0   |
+-----------------------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|GenerationGenerator_s_reg_182|    1   |
+-----------------------------+--------+
|            Total            |    1   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    8   |  1057  |   657  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |  1058  |   657  |
+-----------+--------+--------+--------+--------+
