{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 19:46:50 2018 " "Info: Processing started: Tue Apr 24 19:46:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-behavior " "Info: Found design unit 1: segment7-behavior" {  } { { "segment7.vhd" "" { Text "D:/711M/3/SPI/segment7.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Info: Found entity 1: segment7" {  } { { "segment7.vhd" "" { Text "D:/711M/3/SPI/segment7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Info: Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "D:/711M/3/SPI/decoder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/711M/3/SPI/decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behavior " "Info: Found design unit 1: divider-behavior" {  } { { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_params " "Info: Found design unit 1: SPI_params" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_master-behavior " "Info: Found design unit 2: spi_master-behavior" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master " "Info: Elaborating entity \"spi_master\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acceleration7seg_s spi_master.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at spi_master.vhd(43): used implicit default value for signal \"acceleration7seg_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acceleration7seg_h spi_master.vhd(44) " "Warning (10541): VHDL Signal Declaration warning at spi_master.vhd(44): used implicit default value for signal \"acceleration7seg_h\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acceleration7seg_d spi_master.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at spi_master.vhd(45): used implicit default value for signal \"acceleration7seg_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acceleration7seg_u spi_master.vhd(46) " "Warning (10541): VHDL Signal Declaration warning at spi_master.vhd(46): used implicit default value for signal \"acceleration7seg_u\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_acceleration spi_master.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at spi_master.vhd(123): object \"sig_acceleration\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock15 spi_master.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at spi_master.vhd(124): object \"clock15\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:M_divider " "Info: Elaborating entity \"divider\" for hierarchy \"divider:M_divider\"" {  } { { "spi_master.vhd" "M_divider" { Text "D:/711M/3/SPI/spi_master.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:M_divider2 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:M_divider2\"" {  } { { "spi_master.vhd" "M_divider2" { Text "D:/711M/3/SPI/spi_master.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[6\] GND " "Warning (13410): Pin \"acceleration7seg_s\[6\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[5\] GND " "Warning (13410): Pin \"acceleration7seg_s\[5\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[4\] GND " "Warning (13410): Pin \"acceleration7seg_s\[4\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[3\] GND " "Warning (13410): Pin \"acceleration7seg_s\[3\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[2\] GND " "Warning (13410): Pin \"acceleration7seg_s\[2\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[1\] GND " "Warning (13410): Pin \"acceleration7seg_s\[1\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_s\[0\] GND " "Warning (13410): Pin \"acceleration7seg_s\[0\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[6\] GND " "Warning (13410): Pin \"acceleration7seg_h\[6\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[5\] GND " "Warning (13410): Pin \"acceleration7seg_h\[5\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[4\] GND " "Warning (13410): Pin \"acceleration7seg_h\[4\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[3\] GND " "Warning (13410): Pin \"acceleration7seg_h\[3\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[2\] GND " "Warning (13410): Pin \"acceleration7seg_h\[2\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[1\] GND " "Warning (13410): Pin \"acceleration7seg_h\[1\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_h\[0\] GND " "Warning (13410): Pin \"acceleration7seg_h\[0\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[6\] GND " "Warning (13410): Pin \"acceleration7seg_d\[6\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[5\] GND " "Warning (13410): Pin \"acceleration7seg_d\[5\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[4\] GND " "Warning (13410): Pin \"acceleration7seg_d\[4\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[3\] GND " "Warning (13410): Pin \"acceleration7seg_d\[3\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[2\] GND " "Warning (13410): Pin \"acceleration7seg_d\[2\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[1\] GND " "Warning (13410): Pin \"acceleration7seg_d\[1\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_d\[0\] GND " "Warning (13410): Pin \"acceleration7seg_d\[0\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[6\] GND " "Warning (13410): Pin \"acceleration7seg_u\[6\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[5\] GND " "Warning (13410): Pin \"acceleration7seg_u\[5\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[4\] GND " "Warning (13410): Pin \"acceleration7seg_u\[4\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[3\] GND " "Warning (13410): Pin \"acceleration7seg_u\[3\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[2\] GND " "Warning (13410): Pin \"acceleration7seg_u\[2\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[1\] GND " "Warning (13410): Pin \"acceleration7seg_u\[1\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "acceleration7seg_u\[0\] GND " "Warning (13410): Pin \"acceleration7seg_u\[0\]\" is stuck at GND" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "num_read\[1\] " "Info: Register \"num_read\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Info: Implemented 122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 19:46:51 2018 " "Info: Processing ended: Tue Apr 24 19:46:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
