Project Information  e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 05/30/2002 09:54:09

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


P3X3


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

p3x3      EPF10K70RC240-4  38     13     0    0         0  %    248      6  %

User Pins:                 38     13     0  



Project Information  e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 58: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap13" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 58: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap12" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 58: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap11" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 58: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap10" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 57: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap03" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 57: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap02" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 57: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap01" in a Process Statement -- only the last assignment will take effect
Warning: Line 236: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 220: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 190: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 153: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 123: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 107: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 77: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 61: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect
Warning: Line 57: File e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.vhd: Found multiple assignments to the same signal or signal bit "swap00" in a Process Statement -- only the last assignment will take effect


Project Information  e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt

** FILE HIERARCHY **



|lpm_add_sub:126|
|lpm_add_sub:126|addcore:adder|
|lpm_add_sub:126|altshift:result_ext_latency_ffs|
|lpm_add_sub:126|altshift:carry_ext_latency_ffs|
|lpm_add_sub:126|altshift:oflow_ext_latency_ffs|


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

***** Logic for device 'p3x3' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                   s                                          
                                                                                                   t                                          
                                                                                                   a                                          
                                                                                                   t                                          
                                                                                                   e                                          
                                         s   s s                                                   s                           s              
                                         w   w w                                                   w                           w              
                     R R R R R R R R   R a R a a R R   R R R R R R R   R R R                     R a     R       R   R   R   R a R R R R      
                     E E E E E E E E   E p E p p E E   E E E E E E E   E E E                     E p     E       E   E   E   E p E E E E      
                     S S S S S S S S G S 0 S 1 1 S S V S S S S S S S G S S S i i i i i i i V   i S 1 i i S G     S i S i S V S 0 S S S S i i  
                     E E E E E E E E N E _ E _ _ E E C E E E E E E E N E E E n n n n n n n C i n E _ n n E N i i E n E n E C E _ E E E E n n  
                     R R R R R R R R D R o R o o R R C R R R R R R R D R R R i i i i i i i C n i R o i i R D n n R i R i R C R o R R R R i i  
                     V V V V V V V V I V u V u u V V I V V V V V V V I V V V t t t t t t t I i t V u t t V I i i V t V t V I V u V V V V t t  
                     E E E E E E E E N E t E t t E E N E E E E E E E N E E E 1 1 1 3 1 2 2 N t 2 E t 3 3 E N t t E 1 E 2 E N E t E E E E 3 1  
                     D D D D D D D D T D 1 D 2 3 D D T D D D D D D D T D D D 5 2 3 2 8 1 5 T 2 6 D 3 0 4 D T 1 8 D 1 D 9 D T D 3 D D D D 1 7  
                   --------------------------------------------------------------------------------------------------------------------------_ 
                  / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                 /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
           #TCK |  1                                                                                                                         180 | ^DATA0 
     ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
          ^nCEO |  3                                                                                                                         178 | ^nCE 
           #TDO |  4                                                                                                                         177 | #TDI 
         VCCINT |  5                                                                                                                         176 | GNDINT 
       RESERVED |  6                                                                                                                         175 | RESERVED 
       RESERVED |  7                                                                                                                         174 | RESERVED 
       RESERVED |  8                                                                                                                         173 | stateswap1_out2 
       RESERVED |  9                                                                                                                         172 | RESERVED 
         GNDINT | 10                                                                                                                         171 | RESERVED 
       RESERVED | 11                                                                                                                         170 | VCCINT 
       RESERVED | 12                                                                                                                         169 | RESERVED 
       RESERVED | 13                                                                                                                         168 | RESERVED 
       RESERVED | 14                                                                                                                         167 | RESERVED 
       RESERVED | 15                                                                                                                         166 | RESERVED 
         VCCINT | 16                                                                                                                         165 | GNDINT 
       RESERVED | 17                                                                                                                         164 | RESERVED 
       RESERVED | 18                                                                                                                         163 | RESERVED 
       RESERVED | 19                                                                                                                         162 | RESERVED 
       RESERVED | 20                                                                                                                         161 | RESERVED 
       RESERVED | 21                                                                                                                         160 | VCCINT 
         GNDINT | 22                                                                                                                         159 | swap0_out0 
       RESERVED | 23                                                                                                                         158 | init0 
       RESERVED | 24                                                                                                                         157 | init6 
     swap0_out2 | 25                                                                                                                         156 | solved 
         init16 | 26                                                                                                                         155 | GNDINT 
         VCCINT | 27                                                                                                                         154 | RESERVED 
          init9 | 28                                                                                                                         153 | RESERVED 
         init19 | 29                                                                                                                         152 | RESERVED 
       RESERVED | 30                                                                                                                         151 | RESERVED 
       RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
         GNDINT | 32                                                                                                                         149 | RESERVED 
       RESERVED | 33                                                                                                                         148 | RESERVED 
     swap1_out0 | 34                                                                                                                         147 | RESERVED 
       RESERVED | 35                                                                                                                         146 | RESERVED 
       RESERVED | 36                                                                                                                         145 | GNDINT 
         VCCINT | 37                                                                                                                         144 | RESERVED 
       RESERVED | 38                                                                                                                         143 | RESERVED 
       RESERVED | 39                                                                                                                         142 | RESERVED 
       RESERVED | 40                                                                                                                         141 | RESERVED 
       RESERVED | 41                                                                                                                         140 | VCCINT 
         GNDINT | 42                                                                                                                         139 | RESERVED 
       RESERVED | 43                                                                                                                         138 | RESERVED 
       RESERVED | 44                                                                                                                         137 | RESERVED 
       RESERVED | 45                                                                                                                         136 | RESERVED 
       RESERVED | 46                                                                                                                         135 | GNDINT 
         VCCINT | 47                                                                                                                         134 | RESERVED 
       RESERVED | 48                                                                                                                         133 | RESERVED 
       RESERVED | 49                                                                                                                         132 | RESERVED 
       RESERVED | 50                                                                                                                         131 | RESERVED 
       RESERVED | 51                                                                                                                         130 | VCCINT 
         GNDINT | 52                                                                                                                         129 | RESERVED 
       RESERVED | 53                                                                                                                         128 | RESERVED 
       RESERVED | 54                                                                                                                         127 | RESERVED 
       RESERVED | 55                                                                                                                         126 | RESERVED 
       RESERVED | 56                                                                                                                         125 | GNDINT 
         VCCINT | 57                                                                                                                         124 | ^MSEL0 
           #TMS | 58                                                                                                                         123 | ^MSEL1 
          #TRST | 59                                                                                                                         122 | VCCINT 
       ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
                |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                 \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                  \--------------------------------------------------------------------------------------------------------------------------- 
                     R R R R R s R R G R R R R R R R V R R R R R R R G R R R V i c i G R i V R i r R R i i G R R i i R s i V R i i i s i i R  
                     E E E E E w E E N E E E E E E E C E E E E E E E N E E E C n l n N E n C E n e E E n n N E E n n E t n C E n n n t n n E  
                     S S S S S a S S D S S S S S S S C S S S S S S S D S S S C i k i D S i C S i i S S i i D S S i i S a i C S i i i a i i S  
                     E E E E E p E E I E E E E E E E I E E E E E E E I E E E I t   t I E t I E t n E E t t I E E t t E t t I E t t t t t t E  
                     R R R R R 1 R R N R R R R R R R N R R R R R R R N R R R N 2   2 N R 5 N R 1 i R R 7 2 N R R 2 4 R e 3 N R 3 1 2 e 2 3 R  
                     V V V V V _ V V T V V V V V V V T V V V V V V V T V V V T 3   4 T V   T V 0 t V V   0 T V V 2   V s 5 T V 3 4 7 s 8   V  
                     E E E E E o E E   E E E E E E E   E E E E E E E   E E E           E     E     E E       E E     E w     E       w     E  
                     D D D D D u D D   D D D D D D D   D D D D D D D   D D D           D     D     D D       D D     D a     D       a     D  
                               t                                                                                       p             p        
                               1                                                                                       1             1        
                                                                                                                       _             _        
                                                                                                                       o             o        
                                                                                                                       u             u        
                                                                                                                       t             t        
                                                                                                                       0             1        


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
D2       8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
D3       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      12/26( 46%)   
D4       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D5       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
D7       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      19/26( 73%)   
D9       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      20/26( 76%)   
D10      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      15/26( 57%)   
D11      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    0/2    0/2       9/26( 34%)   
D12      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    0/2       8/26( 30%)   
D13      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      16/26( 61%)   
D15      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      13/26( 50%)   
D16      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      18/26( 69%)   
D17      8/ 8(100%)   3/ 8( 37%)   7/ 8( 87%)    1/2    0/2      15/26( 57%)   
D18      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
D19      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      10/26( 38%)   
D20      7/ 8( 87%)   2/ 8( 25%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
D21      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      14/26( 53%)   
D22      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
D23      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      17/26( 65%)   
D24      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      19/26( 73%)   
D25      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      11/26( 42%)   
D26      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      18/26( 69%)   
D43      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
E32      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/26( 53%)   
E36      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/26( 53%)   
E38      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
E40      8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2      13/26( 50%)   
E44      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       0/26(  0%)   
E48      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
E52      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       4/26( 15%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            45/183    ( 24%)
Total logic cells used:                        248/3744   (  6%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.55/4    ( 88%)
Total fan-in:                                 881/14976   (  5%)

Total input pins required:                      38
Total input I/O cell registers required:         0
Total output pins required:                     13
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    248
Total flipflops required:                       47
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                2

Synthesized logic cells:                       103/3744   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   8   8   8   8   8   8   8   8   8   8   8   8   0   8   8   8   8   8   7   8   8   8   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0    199/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   0   8   0   8   0   0   0   1   0   0   0   8   0   0   0   8     49/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   8   8   8   8   8   8   8   8   8   8   8   8   0   8   8   8   8   8   7   8   8   8   8   8   8   0   0   0   0   0   0   8   0   0   0   8   0   8   0   8   0   0   8   1   0   0   0   8   0   0   0   8    248/0  



Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
 158      -     -    D    --      INPUT                0    0    0    1  init0
 196      -     -    -    16      INPUT                0    0    0    1  init1
 204      -     -    -    24      INPUT                0    0    0    1  init2
 119      -     -    -    02      INPUT                0    0    0    1  init3
 108      -     -    -    12      INPUT                0    0    0    1  init4
  95      -     -    -    25      INPUT                0    0    0    1  init5
 157      -     -    D    --      INPUT                0    0    0    1  init6
 102      -     -    -    17      INPUT                0    0    0    1  init7
 195      -     -    -    16      INPUT                0    0    0    1  init8
  28      -     -    D    --      INPUT                0    0    0    1  init9
  98      -     -    -    21      INPUT                0    0    0    1  init10
 193      -     -    -    14      INPUT                0    0    0    1  init11
 211      -     -    -    --      INPUT                0    0    0    1  init12
 210      -     -    -    --      INPUT                0    0    0    1  init13
 115      -     -    -    06      INPUT                0    0    0    1  init14
 212      -     -    -    --      INPUT                0    0    0    1  init15
  26      -     -    D    --      INPUT                0    0    0    1  init16
 181      -     -    -    02      INPUT                0    0    0    1  init17
 208      -     -    -    25      INPUT                0    0    0    1  init18
  29      -     -    D    --      INPUT                0    0    0    1  init19
 103      -     -    -    16      INPUT                0    0    0    1  init20
 207      -     -    -    25      INPUT                0    0    0    1  init21
 107      -     -    -    13      INPUT                0    0    0    1  init22
  90      -     -    -    --      INPUT                0    0    0    1  init23
  92      -     -    -    --      INPUT                0    0    0    1  init24
 206      -     -    -    24      INPUT                0    0    0    1  init25
 203      -     -    -    22      INPUT                0    0    0    1  init26
 116      -     -    -    05      INPUT                0    0    0    1  init27
 118      -     -    -    02      INPUT                0    0    0    1  init28
 191      -     -    -    12      INPUT                0    0    0    1  init29
 200      -     -    -    20      INPUT                0    0    0    1  init30
 182      -     -    -    04      INPUT                0    0    0    1  init31
 209      -     -    -    26      INPUT                0    0    0    1  init32
 114      -     -    -    07      INPUT                0    0    0    1  init33
 199      -     -    -    20      INPUT                0    0    0    1  init34
 111      -     -    -    09      INPUT                0    0    0    1  init35
  99      -     -    -    19      INPUT                0    0    0    2  reinit


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 156      -     -    D    --     OUTPUT                0    1    0    0  solved
 110      -     -    -    10     OUTPUT                0    1    0    0  stateswap1_out0
 117      -     -    -    03     OUTPUT                0    1    0    0  stateswap1_out1
 173      -     -    A    --     OUTPUT                0    1    0    0  stateswap1_out2
 201      -     -    -    21     OUTPUT                0    1    0    0  stateswap1_out3
 159      -     -    D    --     OUTPUT                0    1    0    0  swap0_out0
 230      -     -    -    43     OUTPUT                0    1    0    0  swap0_out1
  25      -     -    D    --     OUTPUT                0    1    0    0  swap0_out2
 187      -     -    -    09     OUTPUT                0    1    0    0  swap0_out3
  34      -     -    E    --     OUTPUT                0    1    0    0  swap1_out0
  66      -     -    -    47     OUTPUT                0    1    0    0  swap1_out1
 228      -     -    -    40     OUTPUT                0    1    0    0  swap1_out2
 227      -     -    -    39     OUTPUT                0    1    0    0  swap1_out3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    D    20       SOFT    s    r      1    0    0   23  reinit~fit~out1
   -      5     -    D    20       SOFT    s    r      1    0    0   22  reinit~fit~out2
   -      1     -    D    05       AND2    s           0    4    0    1  reinit~1
   -      6     -    D    23       AND2    s           0    4    0    1  reinit~2
   -      1     -    D    03       AND2    s           0    2    0    3  reinit~3
   -      2     -    D    07       AND2    s           0    3    0    1  reinit~4
   -      7     -    D    09       AND2    s           0    3    0    1  reinit~5
   -      1     -    D    04       AND2    s           0    3    0    1  reinit~6
   -      3     -    D    03       AND2    s           0    3    0    1  reinit~7
   -      6     -    D    02       AND2    s           0    3    0    3  reinit~8
   -      5     -    D    02       AND2    s           0    3    0    4  reinit~9
   -      3     -    D    02       AND2    s           0    3    0    4  reinit~10
   -      3     -    D    18       AND2    s           0    2    0    1  reinit~11
   -      1     -    D    02       AND2    s           0    2    0    1  reinit~12
   -      7     -    D    16       AND2    s           0    2    0    1  reinit~13
   -      6     -    D    22       AND2    s           0    2    0    3  reinit~14
   -      2     -    D    22       AND2    s           0    2    0    1  reinit~15
   -      7     -    D    04       AND2    s           0    3    0    1  reinit~16
   -      8     -    D    43       AND2    s           0    2    0    4  reinit~17
   -      8     -    D    06        OR2    s           0    4    0    1  reinit~18
   -      6     -    D    10        OR2    s           0    4    0    1  reinit~19
   -      3     -    E    48       DFFE   +            0    1    0   12  rand1 (:52)
   -      5     -    E    44       DFFE   +            0    0    0   21  rand0 (:53)
   -      2     -    D    20       DFFE   +            1    3    0    3  state0_3 (:62)
   -      1     -    D    18       DFFE   +            1    3    0    3  state0_2 (:63)
   -      6     -    D    18       DFFE   +            1    3    0    3  state0_1 (:64)
   -      2     -    D    18       DFFE   +            1    3    0    4  state0_0 (:65)
   -      6     -    D    25       DFFE   +            1    3    0    4  state1_3 (:66)
   -      2     -    D    25       DFFE   +            1    3    0    4  state1_2 (:67)
   -      1     -    D    15       DFFE   +            1    3    0    4  state1_1 (:68)
   -      1     -    D    25       DFFE   +            1    3    0    4  state1_0 (:69)
   -      8     -    D    17       DFFE   +            1    3    0    4  state2_3 (:70)
   -      2     -    D    23       DFFE   +            1    3    0    4  state2_2 (:71)
   -      2     -    D    02       DFFE   +            1    3    0    4  state2_1 (:72)
   -      5     -    D    23       DFFE   +            1    3    0    4  state2_0 (:73)
   -      2     -    D    05       DFFE   +            1    3    0    5  state3_3 (:74)
   -      5     -    D    05       DFFE   +            1    3    0    3  state3_2 (:75)
   -      8     -    D    05       DFFE   +            1    3    0    3  state3_1 (:76)
   -      7     -    D    08       DFFE   +            1    3    0    3  state3_0 (:77)
   -      8     -    D    24       DFFE   +            1    3    0    3  state4_3 (:78)
   -      3     -    D    13       DFFE   +            1    3    0    3  state4_2 (:79)
   -      4     -    D    13       DFFE   +            1    3    0    3  state4_1 (:80)
   -      5     -    D    13       DFFE   +            1    3    0    3  state4_0 (:81)
   -      4     -    D    19       DFFE   +            1    3    0    3  state5_3 (:82)
   -      4     -    D    03       DFFE   +            1    3    0    5  state5_2 (:83)
   -      8     -    D    19       DFFE   +            1    3    0    3  state5_1 (:84)
   -      6     -    D    19       DFFE   +            1    3    0    3  state5_0 (:85)
   -      3     -    D    16       DFFE   +            1    3    0    4  state6_3 (:86)
   -      5     -    D    09       DFFE   +            1    3    0    4  state6_2 (:87)
   -      2     -    D    04       DFFE   +            1    3    0    4  state6_1 (:88)
   -      1     -    D    07       DFFE   +            1    3    0    4  state6_0 (:89)
   -      5     -    D    21       DFFE   +            1    3    0    4  state7_3 (:90)
   -      1     -    D    22       DFFE   +            1    3    0    4  state7_2 (:91)
   -      5     -    D    04       DFFE   +            1    3    0    4  state7_1 (:92)
   -      2     -    D    21       DFFE   +            1    3    0    4  state7_0 (:93)
   -      4     -    D    10       DFFE   +            1    3    0    5  state8_3 (:94)
   -      3     -    D    06       DFFE   +            1    3    0    5  state8_2 (:95)
   -      8     -    D    26       DFFE   +            1    3    0    5  state8_1 (:96)
   -      7     -    D    10       DFFE   +            1    3    0    5  state8_0 (:97)
   -      4     -    D    20       DFFE   +            0    3    0    9  last3 (:98)
   -      3     -    D    43       DFFE   +            0    3    0    9  last2 (:99)
   -      1     -    D    43       DFFE   +            0    3    0    9  last1 (:100)
   -      6     -    D    20       DFFE   +            0    3    0    9  last0 (:101)
   -      2     -    D    03       AND2    s           0    4    0    3  step1~1 (~102~1)
   -      3     -    D    19       DFFE   +            0    2    0   15  step1 (:102)
   -      6     -    D    12       DFFE   +            0    3    0    7  swap1_copy3 (:104)
   -      2     -    D    12       DFFE   +            0    3    0    7  swap1_copy2 (:105)
   -      7     -    D    12       DFFE   +            0    3    0    9  swap1_copy1 (:106)
   -      5     -    D    15       DFFE   +            0    3    0    9  swap1_copy0 (:107)
   -      4     -    D    16       AND2    s           0    3    0    2  ~884~1
   -      7     -    D    25       AND2                0    4    0    8  :1142
   -      7     -    E    32       AND2                0    3    0    1  :1477
   -      8     -    E    32        OR2                0    4    0    1  :1478
   -      2     -    E    32        OR2                0    3    0    1  :1484
   -      3     -    E    32        OR2                0    4    0    1  :1490
   -      1     -    E    36        OR2                0    4    0    1  :1560
   -      4     -    D    17       AND2                0    4    0    5  :1607
   -      6     -    E    48        OR2                0    3    0    1  :1742
   -      5     -    E    32        OR2                0    4    0    1  :1810
   -      5     -    D    16       AND2                0    3    0    2  :1824
   -      6     -    D    17       AND2                0    2    0    4  :1865
   -      5     -    E    52       AND2                0    4    0    4  :1893
   -      2     -    E    36        OR2    s           0    4    0    1  ~2201~1
   -      1     -    E    48        OR2                0    4    0    1  :2210
   -      5     -    D    11       AND2        !       0    2    0   12  :2257
   -      3     -    D    17        OR2                0    4    0    8  :2263
   -      3     -    E    36        OR2                0    4    0    1  :2275
   -      6     -    E    32        OR2                0    4    0    1  :2282
   -      4     -    E    32        OR2                0    4    0    1  :2283
   -      6     -    D    24       AND2                0    4    0    7  :2330
   -      1     -    E    52       AND2                0    4    0    4  :2363
   -      6     -    E    52       AND2                0    4    0    4  :2372
   -      4     -    E    36        OR2                0    3    0    1  :2849
   -      5     -    E    36        OR2                0    4    0    1  :2852
   -      2     -    E    48        OR2                0    4    0    1  :2861
   -      7     -    E    48        OR2                0    3    0    1  :2864
   -      5     -    E    48        OR2                0    4    0    1  :2867
   -      6     -    E    36        OR2                0    3    0    1  :2932
   -      1     -    E    32        OR2                0    4    0    1  :2938
   -      7     -    D    11        OR2                0    4    0    1  :2944
   -      2     -    D    17       AND2                0    2    0    6  :2987
   -      4     -    E    52       AND2                0    4    0    6  :3015
   -      8     -    E    38        OR2                0    4    0    1  :3311
   -      7     -    E    36        OR2                0    4    0    1  :3323
   -      3     -    E    38        OR2                0    4    0    1  :3332
   -      5     -    D    17        OR2        !       0    4    0    6  :3385
   -      8     -    E    36        OR2                0    3    0    1  :3397
   -      2     -    D    09       AND2                0    4    0    5  :3452
   -      5     -    E    40        OR2                0    4    0    2  :3655
   -      5     -    E    38        OR2    s           0    4    0    1  ~3661~1
   -      3     -    D    21       AND2                0    4    0    7  :3710
   -      3     -    E    52        OR2        !       0    4    0   10  :3738
   -      8     -    E    52       AND2                0    4    0    5  :3747
   -      1     -    E    38       AND2                0    4    0    3  :3756
   -      2     -    E    40        OR2                0    4    0    1  :4034
   -      2     -    E    38        OR2                0    2    0    3  :4040
   -      7     -    E    40        OR2                0    4    0    2  :4046
   -      4     -    E    38        OR2                0    3    0    2  :4052
   -      7     -    E    38        OR2                0    4    0    1  :4058
   -      4     -    D    11        OR2                0    3    0    6  :4096
   -      2     -    D    11        OR2                0    4    0    5  :4102
   -      6     -    D    11        OR2                0    3    0    9  :4108
   -      3     -    E    40       AND2                0    2    0    2  :4115
   -      8     -    D    11       AND2    s           0    2    0    3  ~4116~1
   -      3     -    D    11       AND2                0    3    0    2  :4116
   -      6     -    E    38        OR2                0    4    0   10  :4126
   -      5     -    D    10       AND2                0    4    1   15  :4175
   -      7     -    E    52        OR2        !       0    4    0    3  :4198
   -      2     -    E    52        OR2        !       0    4    0    2  :4207
   -      8     -    E    48       AND2                0    2    0    2  :4321
   -      2     -    D    43       AND2                0    2    1    3  :4356
   -      7     -    D    43       AND2                0    2    1    1  :4362
   -      1     -    D    20       AND2                0    2    1    1  :4368
   -      6     -    E    40        OR2                0    3    1    9  :4374
   -      1     -    E    40        OR2                0    4    1    5  :4378
   -      4     -    E    48        OR2                0    4    1    7  :4384
   -      5     -    D    43        OR2                0    2    1   10  :4390
   -      1     -    D    11        OR2                0    4    0    9  :4392
   -      1     -    D    16        OR2                0    4    0    3  :7380
   -      8     -    E    40        OR2    s           0    4    0    1  ~7382~1
   -      4     -    E    40        OR2    s           0    4    0    8  ~7382~2
   -      4     -    D    24        OR2                0    4    0    7  :7383
   -      5     -    D    24        OR2                0    4    0    1  :7387
   -      3     -    D    24        OR2                0    4    0    1  :7388
   -      2     -    D    24        OR2                0    3    0    2  :7395
   -      1     -    D    24        OR2                0    3    0    1  :7398
   -      6     -    D    21        OR2                0    3    0    1  :7401
   -      4     -    D    22        OR2                0    4    0    3  :7425
   -      7     -    D    06        OR2                0    4    0    7  :7428
   -      6     -    D    06        OR2                0    4    0    1  :7432
   -      5     -    D    06        OR2                0    4    0    1  :7433
   -      4     -    D    06        OR2                0    3    0    1  :7440
   -      2     -    D    06        OR2                0    3    0    2  :7443
   -      1     -    D    06        OR2                0    3    0    2  :7446
   -      6     -    D    04        OR2                0    4    0    3  :7470
   -      5     -    D    26        OR2                0    4    0    7  :7473
   -      6     -    D    26        OR2                0    4    0    1  :7477
   -      4     -    D    26        OR2                0    4    0    1  :7478
   -      3     -    D    26        OR2                0    3    0    2  :7485
   -      2     -    D    26        OR2                0    3    0    1  :7488
   -      1     -    D    26        OR2                0    3    0    1  :7491
   -      2     -    D    10        OR2                0    4    0    3  :7515
   -      3     -    D    08        OR2                0    4    0    7  :7518
   -      4     -    D    08        OR2                0    4    0    1  :7522
   -      2     -    D    08        OR2                0    4    0    1  :7523
   -      1     -    D    08        OR2                0    3    0    1  :7530
   -      6     -    D    13        OR2                0    3    0    2  :7533
   -      7     -    D    21        OR2                0    3    0    2  :7536
   -      3     -    D    15        OR2    s           0    2    0    1  ~10901~1
   -      8     -    D    18        OR2    s           0    4    0    1  ~11803~1
   -      7     -    D    18        OR2    s           0    4    0    1  ~11809~1
   -      8     -    D    02        OR2    s           0    4    0    1  ~11815~1
   -      4     -    D    15        OR2    s           0    4    0    4  ~11815~2
   -      5     -    D    18        OR2    s           0    4    0    1  ~11815~3
   -      4     -    D    18        OR2    s           0    3    0    1  ~11821~1
   -      5     -    D    25        OR2    s           0    4    0    1  ~11827~1
   -      4     -    D    25        OR2    s           0    4    0    1  ~11833~1
   -      7     -    D    15        OR2    s           0    4    0    1  ~11839~1
   -      6     -    D    15        OR2    s           0    4    0    4  ~11845~1
   -      3     -    D    25        OR2    s           0    4    0    1  ~11845~2
   -      1     -    D    17        OR2    s           0    4    0    1  ~11851~1
   -      1     -    D    23        OR2    s           0    3    0    2  ~11857~1
   -      2     -    D    15        OR2    s           0    2    0    3  ~11857~2
   -      5     -    D    12        OR2    s           0    4    0    1  ~11857~3
   -      8     -    D    23        OR2    s           0    4    0    4  ~11857~4
   -      2     -    D    13        OR2    s           0    4    0    1  ~11857~5
   -      4     -    D    02        OR2    s           0    3    0    1  ~11863~1
   -      7     -    D    23        OR2    s           0    3    0    1  ~11869~1
   -      3     -    D    05        OR2    s           0    4    0    1  ~11875~1
   -      7     -    D    05        OR2    s           0    4    0    1  ~11881~1
   -      6     -    D    05        OR2    s           0    4    0    1  ~11887~1
   -      3     -    D    23        OR2    s           0    4    0    4  ~11893~1
   -      8     -    D    15        OR2    s           0    4    0    4  ~11893~2
   -      6     -    D    08        OR2    s           0    4    0    1  ~11893~3
   -      7     -    D    24        OR2    s           0    4    0    1  ~11899~1
   -      1     -    D    13        OR2    s           0    4    0    1  ~11905~1
   -      7     -    D    13        OR2    s           0    4    0    1  ~11911~1
   -      4     -    D    43        OR2    s           0    2    0    2  ~11917~1
   -      8     -    D    12        OR2    s           0    4    0    1  ~11917~2
   -      8     -    D    03        OR2    s           0    4    0    4  ~11917~3
   -      8     -    D    13        OR2    s           0    4    0    1  ~11917~4
   -      5     -    D    19        OR2    s           0    4    0    1  ~11923~1
   -      5     -    D    03        OR2    s           0    3    0    1  ~11929~1
   -      1     -    D    19        OR2    s           0    4    0    1  ~11935~1
   -      3     -    D    12        OR2    s           0    4    0    1  ~11941~1
   -      7     -    D    03        OR2    s           0    4    0    4  ~11941~2
   -      7     -    D    19        OR2    s           0    4    0    1  ~11941~3
   -      8     -    D    16        OR2    s           0    4    0    1  ~11947~1
   -      8     -    D    09        OR2    s           0    3    0    1  ~11953~1
   -      4     -    D    04        OR2    s           0    3    0    1  ~11959~1
   -      3     -    D    07        OR2    s           0    2    0    2  ~11965~1
   -      4     -    D    07        OR2    s           0    4    0    1  ~11965~2
   -      7     -    D    07        OR2    s           0    4    0    4  ~11965~3
   -      5     -    D    07        OR2    s           0    3    0    1  ~11965~4
   -      4     -    D    21        OR2    s           0    4    0    1  ~11971~1
   -      8     -    D    22        OR2    s           0    3    0    1  ~11977~1
   -      8     -    D    04        OR2    s           0    3    0    1  ~11983~1
   -      6     -    D    07        OR2    s           0    4    0    1  ~11989~1
   -      8     -    D    07        OR2    s           0    4    0    4  ~11989~2
   -      1     -    D    21        OR2    s           0    4    0    1  ~11989~3
   -      1     -    D    10        OR2    s           0    4    0    1  ~11995~1
   -      7     -    D    02       AND2    s           0    3    0    8  ~11997~1
   -      4     -    D    05       AND2    s           0    4    0    1  ~11997~2
   -      4     -    D    23       AND2    s           0    4    0    1  ~11997~3
   -      5     -    D    08       AND2    s           0    4    0    1  ~11997~4
   -      6     -    D    43       AND2    s           0    4    0    6  ~11997~5
   -      6     -    D    03       AND2    s           0    2    0    4  ~11997~6
   -      5     -    D    22        OR2    s           0    3    0    1  ~12001~1
   -      1     -    D    12        OR2    s           0    4    0    1  ~12007~1
   -      4     -    D    12        OR2    s           0    3    0    4  ~12007~2
   -      7     -    D    26        OR2    s           0    4    0    1  ~12007~3
   -      8     -    D    10        OR2    s           0    3    0    1  ~12013~1
   -      8     -    D    20        OR2    s           0    2    0    8  ~12033~1
   -      8     -    D    08       AND2    s   !       0    3    0    3  ~12313~1
   -      2     -    D    19       AND2    s   !       0    3    0    3  ~12313~2
   -      1     -    D    09       AND2    s           0    4    0    1  ~12313~3
   -      3     -    D    09       AND2    s           0    4    0    1  ~12313~4
   -      6     -    D    09       AND2    s           0    4    0    1  ~12313~5
   -      7     -    D    17       AND2    s           0    4    0    1  ~12313~6
   -      8     -    D    25       AND2    s   !       0    3    0    1  ~12313~7
   -      4     -    D    09       AND2    s           0    4    0    1  ~12313~8
   -      6     -    D    16       AND2    s           0    4    0    1  ~12313~9
   -      2     -    D    16       AND2    s           0    4    0    1  ~12313~10
   -      8     -    D    21       AND2                0    4    1   38  :12313
   -      7     -    D    22        OR2                0    4    1    0  :12339
   -      3     -    D    22        OR2                0    4    1    0  :12384
   -      3     -    D    04        OR2                0    4    1    0  :12429
   -      3     -    D    10        OR2                0    4    1    0  :12474


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:      76/208( 36%)    78/104( 75%)     1/104(  0%)    5/16( 31%)      3/16( 18%)     0/16(  0%)
E:      14/208(  6%)     0/104(  0%)    24/104( 23%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
10:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
21:      4/24( 16%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
22:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
26:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
40:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
48:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       47         clk


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt
p3x3

** EQUATIONS **

clk      : INPUT;
init0    : INPUT;
init1    : INPUT;
init2    : INPUT;
init3    : INPUT;
init4    : INPUT;
init5    : INPUT;
init6    : INPUT;
init7    : INPUT;
init8    : INPUT;
init9    : INPUT;
init10   : INPUT;
init11   : INPUT;
init12   : INPUT;
init13   : INPUT;
init14   : INPUT;
init15   : INPUT;
init16   : INPUT;
init17   : INPUT;
init18   : INPUT;
init19   : INPUT;
init20   : INPUT;
init21   : INPUT;
init22   : INPUT;
init23   : INPUT;
init24   : INPUT;
init25   : INPUT;
init26   : INPUT;
init27   : INPUT;
init28   : INPUT;
init29   : INPUT;
init30   : INPUT;
init31   : INPUT;
init32   : INPUT;
init33   : INPUT;
init34   : INPUT;
init35   : INPUT;
reinit   : INPUT;

-- Node name is ':101' = 'last0' 
-- Equation name is 'last0', location is LC6_D20, type is buried.
last0    = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  _LC1_D20 & !_LC8_D20
         #  _LC5_D20
         #  last0 &  _LC8_D20;

-- Node name is ':100' = 'last1' 
-- Equation name is 'last1', location is LC1_D43, type is buried.
last1    = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  last1 & !_LC5_D20 &  _LC8_D20
         # !_LC5_D20 &  _LC7_D43 & !_LC8_D20;

-- Node name is ':99' = 'last2' 
-- Equation name is 'last2', location is LC3_D43, type is buried.
last2    = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC2_D43 & !_LC5_D20 & !_LC8_D20
         #  last2 & !_LC5_D20 &  _LC8_D20;

-- Node name is ':98' = 'last3' 
-- Equation name is 'last3', location is LC4_D20, type is buried.
last3    = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC5_D20
         #  last3 &  _LC8_D20
         #  _LC5_D10 & !_LC8_D20;

-- Node name is ':53' = 'rand0' 
-- Equation name is 'rand0', location is LC5_E44, type is buried.
rand0    = DFFE(!rand0, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is ':52' = 'rand1' 
-- Equation name is 'rand1', location is LC3_E48, type is buried.
rand1    = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  rand0 & !rand1
         # !rand0 &  rand1;

-- Node name is 'reinit~fit~out1' 
-- Equation name is 'reinit~fit~out1', location is LC3_D20, type is buried.
-- synthesized logic cell 
_LC3_D20 = LCELL( reinit);

-- Node name is 'reinit~fit~out2' 
-- Equation name is 'reinit~fit~out2', location is LC5_D20, type is buried.
-- synthesized logic cell 
_LC5_D20 = LCELL( reinit);

-- Node name is 'reinit~1' 
-- Equation name is 'reinit~1', location is LC1_D5, type is buried.
-- synthesized logic cell 
_LC1_D5  = LCELL( _EQ006);
  _EQ006 =  _LC3_D17 &  _LC4_D24 &  _LC5_D11 &  _LC7_D2;

-- Node name is 'reinit~2' 
-- Equation name is 'reinit~2', location is LC6_D23, type is buried.
-- synthesized logic cell 
_LC6_D23 = LCELL( _EQ007);
  _EQ007 =  _LC3_D8 & !_LC3_D17 &  _LC5_D11 &  _LC7_D2;

-- Node name is 'reinit~3' 
-- Equation name is 'reinit~3', location is LC1_D3, type is buried.
-- synthesized logic cell 
_LC1_D3  = LCELL( _EQ008);
  _EQ008 =  _LC2_D3 &  _LC5_D17;

-- Node name is 'reinit~4' 
-- Equation name is 'reinit~4', location is LC2_D7, type is buried.
-- synthesized logic cell 
_LC2_D7  = LCELL( _EQ009);
  _EQ009 =  _LC2_D10 & !_LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~5' 
-- Equation name is 'reinit~5', location is LC7_D9, type is buried.
-- synthesized logic cell 
_LC7_D9  = LCELL( _EQ010);
  _EQ010 =  _LC4_D22 & !_LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~6' 
-- Equation name is 'reinit~6', location is LC1_D4, type is buried.
-- synthesized logic cell 
_LC1_D4  = LCELL( _EQ011);
  _EQ011 =  _LC6_D4 & !_LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~7' 
-- Equation name is 'reinit~7', location is LC3_D3, type is buried.
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ012);
  _EQ012 =  _LC2_D3 &  _LC4_D22 &  _LC5_D17;

-- Node name is 'reinit~8' 
-- Equation name is 'reinit~8', location is LC6_D2, type is buried.
-- synthesized logic cell 
_LC6_D2  = LCELL( _EQ013);
  _EQ013 = !_LC3_D17 &  _LC5_D11 &  _LC7_D2;

-- Node name is 'reinit~9' 
-- Equation name is 'reinit~9', location is LC5_D2, type is buried.
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ014);
  _EQ014 = !_LC5_D11 &  _LC7_D2 &  _LC7_D25;

-- Node name is 'reinit~10' 
-- Equation name is 'reinit~10', location is LC3_D2, type is buried.
-- synthesized logic cell 
_LC3_D2  = LCELL( _EQ015);
  _EQ015 = !_LC5_D11 &  _LC7_D2 & !_LC7_D25;

-- Node name is 'reinit~11' 
-- Equation name is 'reinit~11', location is LC3_D18, type is buried.
-- synthesized logic cell 
_LC3_D18 = LCELL( _EQ016);
  _EQ016 =  _LC3_D2 &  _LC3_D8;

-- Node name is 'reinit~12' 
-- Equation name is 'reinit~12', location is LC1_D2, type is buried.
-- synthesized logic cell 
_LC1_D2  = LCELL( _EQ017);
  _EQ017 =  _LC5_D26 &  _LC6_D2;

-- Node name is 'reinit~13' 
-- Equation name is 'reinit~13', location is LC7_D16, type is buried.
-- synthesized logic cell 
_LC7_D16 = LCELL( _EQ018);
  _EQ018 = !_LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~14' 
-- Equation name is 'reinit~14', location is LC6_D22, type is buried.
-- synthesized logic cell 
_LC6_D22 = LCELL( _EQ019);
  _EQ019 =  _LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~15' 
-- Equation name is 'reinit~15', location is LC2_D22, type is buried.
-- synthesized logic cell 
_LC2_D22 = LCELL( _EQ020);
  _EQ020 =  _LC4_D22 &  _LC6_D22;

-- Node name is 'reinit~16' 
-- Equation name is 'reinit~16', location is LC7_D4, type is buried.
-- synthesized logic cell 
_LC7_D4  = LCELL( _EQ021);
  _EQ021 =  _LC6_D4 &  _LC6_D11 &  _LC6_D43;

-- Node name is 'reinit~17' 
-- Equation name is 'reinit~17', location is LC8_D43, type is buried.
-- synthesized logic cell 
_LC8_D43 = LCELL( _EQ022);
  _EQ022 =  _LC5_D10 &  step1;

-- Node name is 'reinit~18' 
-- Equation name is 'reinit~18', location is LC8_D6, type is buried.
-- synthesized logic cell 
_LC8_D6  = LCELL( _EQ023);
  _EQ023 =  _LC1_D6 &  _LC4_E48 &  _LC8_D43
         #  _LC2_D6 & !_LC4_E48 &  _LC8_D43;

-- Node name is 'reinit~19' 
-- Equation name is 'reinit~19', location is LC6_D10, type is buried.
-- synthesized logic cell 
_LC6_D10 = LCELL( _EQ024);
  _EQ024 =  _LC4_E48 &  _LC7_D21 &  _LC8_D43
         # !_LC4_E48 &  _LC6_D13 &  _LC8_D43;

-- Node name is 'solved' 
-- Equation name is 'solved', type is output 
solved   =  _LC8_D21;

-- Node name is 'stateswap1_out0' 
-- Equation name is 'stateswap1_out0', type is output 
stateswap1_out0 =  _LC3_D10;

-- Node name is 'stateswap1_out1' 
-- Equation name is 'stateswap1_out1', type is output 
stateswap1_out1 =  _LC3_D4;

-- Node name is 'stateswap1_out2' 
-- Equation name is 'stateswap1_out2', type is output 
stateswap1_out2 =  _LC3_D22;

-- Node name is 'stateswap1_out3' 
-- Equation name is 'stateswap1_out3', type is output 
stateswap1_out3 =  _LC7_D22;

-- Node name is ':65' = 'state0_0' 
-- Equation name is 'state0_0', location is LC2_D18, type is buried.
state0_0 = DFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 =  _LC3_D18 & !_LC3_D20
         # !_LC3_D20 &  _LC4_D18
         #  init32 &  _LC3_D20;

-- Node name is ':64' = 'state0_1' 
-- Equation name is 'state0_1', location is LC6_D18, type is buried.
state0_1 = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 = !_LC3_D20 &  _LC5_D18 & !_LC8_D21
         #  init33 &  _LC3_D20;

-- Node name is ':63' = 'state0_2' 
-- Equation name is 'state0_2', location is LC1_D18, type is buried.
state0_2 = DFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 = !_LC3_D20 &  _LC7_D18 & !_LC8_D21
         #  init34 &  _LC3_D20;

-- Node name is ':62' = 'state0_3' 
-- Equation name is 'state0_3', location is LC2_D20, type is buried.
state0_3 = DFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 = !_LC3_D20 &  _LC8_D18 & !_LC8_D21
         #  init35 &  _LC3_D20;

-- Node name is ':69' = 'state1_0' 
-- Equation name is 'state1_0', location is LC1_D25, type is buried.
state1_0 = DFFE( _EQ029, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 = !_LC3_D20 &  _LC3_D25 & !_LC8_D21
         #  init28 &  _LC3_D20;

-- Node name is ':68' = 'state1_1' 
-- Equation name is 'state1_1', location is LC1_D15, type is buried.
state1_1 = DFFE( _EQ030, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ030 = !_LC3_D20 &  _LC7_D15
         # !_LC3_D20 &  _LC8_D21
         #  init29 &  _LC3_D20;

-- Node name is ':67' = 'state1_2' 
-- Equation name is 'state1_2', location is LC2_D25, type is buried.
state1_2 = DFFE( _EQ031, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ031 = !_LC3_D20 &  _LC4_D25 & !_LC8_D21
         #  init30 &  _LC3_D20;

-- Node name is ':66' = 'state1_3' 
-- Equation name is 'state1_3', location is LC6_D25, type is buried.
state1_3 = DFFE( _EQ032, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ032 = !_LC3_D20 &  _LC5_D25 & !_LC8_D21
         #  init31 &  _LC3_D20;

-- Node name is ':73' = 'state2_0' 
-- Equation name is 'state2_0', location is LC5_D23, type is buried.
state2_0 = DFFE( _EQ033, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ033 = !_LC5_D20 &  _LC6_D23
         # !_LC5_D20 &  _LC7_D23
         #  init24 &  _LC5_D20;

-- Node name is ':72' = 'state2_1' 
-- Equation name is 'state2_1', location is LC2_D2, type is buried.
state2_1 = DFFE( _EQ034, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 =  _LC1_D2 & !_LC3_D20
         # !_LC3_D20 &  _LC4_D2
         #  init25 &  _LC3_D20;

-- Node name is ':71' = 'state2_2' 
-- Equation name is 'state2_2', location is LC2_D23, type is buried.
state2_2 = DFFE( _EQ035, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 =  _LC2_D13 & !_LC3_D20 & !_LC8_D21
         #  init26 &  _LC3_D20;

-- Node name is ':70' = 'state2_3' 
-- Equation name is 'state2_3', location is LC8_D17, type is buried.
state2_3 = DFFE( _EQ036, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 =  _LC1_D17 & !_LC3_D20 & !_LC8_D21
         #  init27 &  _LC3_D20;

-- Node name is ':77' = 'state3_0' 
-- Equation name is 'state3_0', location is LC7_D8, type is buried.
state3_0 = DFFE( _EQ037, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 = !_LC5_D20 &  _LC6_D8 & !_LC8_D21
         #  init20 &  _LC5_D20;

-- Node name is ':76' = 'state3_1' 
-- Equation name is 'state3_1', location is LC8_D5, type is buried.
state3_1 = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 = !_LC5_D20 &  _LC6_D5 & !_LC8_D21
         #  init21 &  _LC5_D20;

-- Node name is ':75' = 'state3_2' 
-- Equation name is 'state3_2', location is LC5_D5, type is buried.
state3_2 = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 = !_LC5_D20 &  _LC7_D5 & !_LC8_D21
         #  init22 &  _LC5_D20;

-- Node name is ':74' = 'state3_3' 
-- Equation name is 'state3_3', location is LC2_D5, type is buried.
state3_3 = DFFE( _EQ040, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 =  _LC1_D5 & !_LC5_D20
         #  _LC3_D5 & !_LC5_D20
         #  init23 &  _LC5_D20;

-- Node name is ':81' = 'state4_0' 
-- Equation name is 'state4_0', location is LC5_D13, type is buried.
state4_0 = DFFE( _EQ041, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ041 = !_LC3_D20 &  _LC8_D13 & !_LC8_D21
         #  init16 &  _LC3_D20;

-- Node name is ':80' = 'state4_1' 
-- Equation name is 'state4_1', location is LC4_D13, type is buried.
state4_1 = DFFE( _EQ042, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ042 = !_LC3_D20 &  _LC7_D13 & !_LC8_D21
         #  init17 &  _LC3_D20;

-- Node name is ':79' = 'state4_2' 
-- Equation name is 'state4_2', location is LC3_D13, type is buried.
state4_2 = DFFE( _EQ043, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ043 =  _LC1_D13 & !_LC5_D20 & !_LC8_D21
         #  init18 &  _LC5_D20;

-- Node name is ':78' = 'state4_3' 
-- Equation name is 'state4_3', location is LC8_D24, type is buried.
state4_3 = DFFE( _EQ044, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ044 = !_LC3_D20 &  _LC7_D24 & !_LC8_D21
         #  init19 &  _LC3_D20;

-- Node name is ':85' = 'state5_0' 
-- Equation name is 'state5_0', location is LC6_D19, type is buried.
state5_0 = DFFE( _EQ045, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ045 = !_LC5_D20 &  _LC7_D19 & !_LC8_D21
         #  init12 &  _LC5_D20;

-- Node name is ':84' = 'state5_1' 
-- Equation name is 'state5_1', location is LC8_D19, type is buried.
state5_1 = DFFE( _EQ046, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ046 =  _LC1_D19 & !_LC5_D20 & !_LC8_D21
         #  init13 &  _LC5_D20;

-- Node name is ':83' = 'state5_2' 
-- Equation name is 'state5_2', location is LC4_D3, type is buried.
state5_2 = DFFE( _EQ047, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ047 =  _LC3_D3 & !_LC5_D20
         #  _LC5_D3 & !_LC5_D20
         #  init14 &  _LC5_D20;

-- Node name is ':82' = 'state5_3' 
-- Equation name is 'state5_3', location is LC4_D19, type is buried.
state5_3 = DFFE( _EQ048, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ048 =  _LC5_D19 & !_LC5_D20 & !_LC8_D21
         #  init15 &  _LC5_D20;

-- Node name is ':89' = 'state6_0' 
-- Equation name is 'state6_0', location is LC1_D7, type is buried.
state6_0 = DFFE( _EQ049, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ049 =  _LC2_D7 & !_LC5_D20
         #  _LC5_D7 & !_LC5_D20
         #  init8 &  _LC5_D20;

-- Node name is ':88' = 'state6_1' 
-- Equation name is 'state6_1', location is LC2_D4, type is buried.
state6_1 = DFFE( _EQ050, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ050 =  _LC1_D4 & !_LC5_D20
         #  _LC4_D4 & !_LC5_D20
         #  init9 &  _LC5_D20;

-- Node name is ':87' = 'state6_2' 
-- Equation name is 'state6_2', location is LC5_D9, type is buried.
state6_2 = DFFE( _EQ051, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ051 = !_LC5_D20 &  _LC7_D9
         # !_LC5_D20 &  _LC8_D9
         #  init10 &  _LC5_D20;

-- Node name is ':86' = 'state6_3' 
-- Equation name is 'state6_3', location is LC3_D16, type is buried.
state6_3 = DFFE( _EQ052, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ052 = !_LC3_D20 &  _LC8_D16 & !_LC8_D21
         #  init11 &  _LC3_D20;

-- Node name is ':93' = 'state7_0' 
-- Equation name is 'state7_0', location is LC2_D21, type is buried.
state7_0 = DFFE( _EQ053, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ053 =  _LC1_D21 & !_LC3_D20 & !_LC8_D21
         #  init4 &  _LC3_D20;

-- Node name is ':92' = 'state7_1' 
-- Equation name is 'state7_1', location is LC5_D4, type is buried.
state7_1 = DFFE( _EQ054, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ054 = !_LC3_D20 &  _LC7_D4
         # !_LC3_D20 &  _LC8_D4
         #  init5 &  _LC3_D20;

-- Node name is ':91' = 'state7_2' 
-- Equation name is 'state7_2', location is LC1_D22, type is buried.
state7_2 = DFFE( _EQ055, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ055 =  _LC2_D22 & !_LC3_D20
         # !_LC3_D20 &  _LC8_D22
         #  init6 &  _LC3_D20;

-- Node name is ':90' = 'state7_3' 
-- Equation name is 'state7_3', location is LC5_D21, type is buried.
state7_3 = DFFE( _EQ056, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ056 = !_LC3_D20 &  _LC4_D21 & !_LC8_D21
         #  init7 &  _LC3_D20;

-- Node name is ':97' = 'state8_0' 
-- Equation name is 'state8_0', location is LC7_D10, type is buried.
state8_0 = DFFE( _EQ057, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ057 = !_LC3_D20 &  _LC6_D10
         # !_LC3_D20 &  _LC8_D10
         #  init0 &  _LC3_D20;

-- Node name is ':96' = 'state8_1' 
-- Equation name is 'state8_1', location is LC8_D26, type is buried.
state8_1 = DFFE( _EQ058, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ058 = !_LC3_D20 &  _LC7_D26 & !_LC8_D21
         #  init1 &  _LC3_D20;

-- Node name is ':95' = 'state8_2' 
-- Equation name is 'state8_2', location is LC3_D6, type is buried.
state8_2 = DFFE( _EQ059, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ059 = !_LC3_D20 &  _LC8_D6
         # !_LC3_D20 &  _LC5_D22
         #  init2 &  _LC3_D20;

-- Node name is ':94' = 'state8_3' 
-- Equation name is 'state8_3', location is LC4_D10, type is buried.
state8_3 = DFFE( _EQ060, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ060 =  _LC1_D10 & !_LC3_D20 & !_LC8_D21
         #  init3 &  _LC3_D20;

-- Node name is '~102~1' = 'step1~1' 
-- Equation name is '~102~1', location is LC2_D3, type is buried.
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ061);
  _EQ061 = !_LC2_D11 &  _LC4_D11 & !_LC5_D10 &  step1;

-- Node name is ':102' = 'step1' 
-- Equation name is 'step1', location is LC3_D19, type is buried.
step1    = DFFE( _EQ062, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ062 =  _LC5_D20
         # !_LC8_D21 & !step1
         #  _LC8_D21 &  step1;

-- Node name is 'swap0_out0' 
-- Equation name is 'swap0_out0', type is output 
swap0_out0 =  _LC1_D20;

-- Node name is 'swap0_out1' 
-- Equation name is 'swap0_out1', type is output 
swap0_out1 =  _LC7_D43;

-- Node name is 'swap0_out2' 
-- Equation name is 'swap0_out2', type is output 
swap0_out2 =  _LC2_D43;

-- Node name is 'swap0_out3' 
-- Equation name is 'swap0_out3', type is output 
swap0_out3 =  _LC5_D10;

-- Node name is ':107' = 'swap1_copy0' 
-- Equation name is 'swap1_copy0', location is LC5_D15, type is buried.
swap1_copy0 = DFFE( _EQ063, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ063 = !_LC5_D20 &  _LC5_D43 & !_LC8_D20
         #  _LC5_D20 &  swap1_copy0
         #  _LC8_D20 &  swap1_copy0;

-- Node name is ':106' = 'swap1_copy1' 
-- Equation name is 'swap1_copy1', location is LC7_D12, type is buried.
swap1_copy1 = DFFE( _EQ064, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ064 =  _LC4_E48 & !_LC5_D20 & !_LC8_D20
         #  _LC5_D20 &  swap1_copy1
         #  _LC8_D20 &  swap1_copy1;

-- Node name is ':105' = 'swap1_copy2' 
-- Equation name is 'swap1_copy2', location is LC2_D12, type is buried.
swap1_copy2 = DFFE( _EQ065, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ065 =  _LC1_E40 & !_LC5_D20 & !_LC8_D20
         #  _LC5_D20 &  swap1_copy2
         #  _LC8_D20 &  swap1_copy2;

-- Node name is ':104' = 'swap1_copy3' 
-- Equation name is 'swap1_copy3', location is LC6_D12, type is buried.
swap1_copy3 = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ066 =  _LC5_D20 &  swap1_copy3
         #  _LC8_D20 &  swap1_copy3
         # !_LC5_D20 &  _LC6_E40 & !_LC8_D20;

-- Node name is 'swap1_out0' 
-- Equation name is 'swap1_out0', type is output 
swap1_out0 =  _LC5_D43;

-- Node name is 'swap1_out1' 
-- Equation name is 'swap1_out1', type is output 
swap1_out1 =  _LC4_E48;

-- Node name is 'swap1_out2' 
-- Equation name is 'swap1_out2', type is output 
swap1_out2 =  _LC1_E40;

-- Node name is 'swap1_out3' 
-- Equation name is 'swap1_out3', type is output 
swap1_out3 =  _LC6_E40;

-- Node name is '~884~1' 
-- Equation name is '~884~1', location is LC4_D16, type is buried.
-- synthesized logic cell 
_LC4_D16 = LCELL( _EQ067);
  _EQ067 = !state0_1 & !state0_2 & !state0_3;

-- Node name is ':1142' 
-- Equation name is '_LC7_D25', type is buried 
_LC7_D25 = LCELL( _EQ068);
  _EQ068 = !state1_0 & !state1_1 & !state1_2 & !state1_3;

-- Node name is ':1477' 
-- Equation name is '_LC7_E32', type is buried 
_LC7_E32 = LCELL( _EQ069);
  _EQ069 = !_LC3_E52 & !_LC4_E52 &  rand1;

-- Node name is ':1478' 
-- Equation name is '_LC8_E32', type is buried 
_LC8_E32 = LCELL( _EQ070);
  _EQ070 =  _LC5_E52 &  rand0
         #  _LC4_E52 &  rand0
         # !_LC5_E52 &  _LC7_E32;

-- Node name is ':1484' 
-- Equation name is '_LC2_E32', type is buried 
_LC2_E32 = LCELL( _EQ071);
  _EQ071 =  rand0 & !rand1
         #  _LC3_E52 &  rand0;

-- Node name is ':1490' 
-- Equation name is '_LC3_E32', type is buried 
_LC3_E32 = LCELL( _EQ072);
  _EQ072 =  _LC2_E32 & !_LC4_E52 & !_LC5_E52
         #  _LC5_E52 & !rand0;

-- Node name is ':1560' 
-- Equation name is '_LC1_E36', type is buried 
_LC1_E36 = LCELL( _EQ073);
  _EQ073 =  _LC5_D16 & !_LC6_E52 &  rand0
         #  _LC1_E52 &  _LC5_D16;

-- Node name is ':1607' 
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = LCELL( _EQ074);
  _EQ074 = !state2_0 & !state2_1 & !state2_2 & !state2_3;

-- Node name is ':1742' 
-- Equation name is '_LC6_E48', type is buried 
_LC6_E48 = LCELL( _EQ075);
  _EQ075 = !_LC7_E52 &  rand0
         #  _LC1_E52;

-- Node name is ':1810' 
-- Equation name is '_LC5_E32', type is buried 
_LC5_E32 = LCELL( _EQ076);
  _EQ076 = !_LC4_D17 &  _LC7_D25 &  _LC8_E32
         #  _LC4_D17 &  _LC6_E48;

-- Node name is ':1824' 
-- Equation name is '_LC5_D16', type is buried 
_LC5_D16 = LCELL( _EQ077);
  _EQ077 =  _LC4_D16 & !_LC7_D25 & !state0_0;

-- Node name is ':1865' 
-- Equation name is '_LC6_D17', type is buried 
_LC6_D17 = LCELL( _EQ078);
  _EQ078 = !_LC8_D8 & !state3_3;

-- Node name is ':1893' 
-- Equation name is '_LC5_E52', type is buried 
_LC5_E52 = LCELL( _EQ079);
  _EQ079 = !last0 & !last1 & !last2 & !last3;

-- Node name is '~2201~1' 
-- Equation name is '~2201~1', location is LC2_E36, type is buried.
-- synthesized logic cell 
_LC2_E36 = LCELL( _EQ080);
  _EQ080 =  rand0
         # !_LC3_E52 & !_LC8_E52 &  rand1;

-- Node name is ':2210' 
-- Equation name is '_LC1_E48', type is buried 
_LC1_E48 = LCELL( _EQ081);
  _EQ081 =  _LC3_E52 &  rand0
         # !_LC3_E52 & !_LC8_E52 &  rand1;

-- Node name is ':2257' 
-- Equation name is '_LC5_D11', type is buried 
!_LC5_D11 = _LC5_D11~NOT;
_LC5_D11~NOT = LCELL( _EQ082);
  _EQ082 = !_LC4_D17 & !_LC6_D17;

-- Node name is ':2263' 
-- Equation name is '_LC3_D17', type is buried 
_LC3_D17 = LCELL( _EQ083);
  _EQ083 = !_LC8_D8 & !state3_3
         # !_LC4_D17 &  _LC7_D25;

-- Node name is ':2275' 
-- Equation name is '_LC3_E36', type is buried 
_LC3_E36 = LCELL( _EQ084);
  _EQ084 =  _LC5_E32 & !_LC6_D17
         #  _LC5_E52 &  _LC6_D17
         #  _LC2_E36 &  _LC6_D17;

-- Node name is ':2282' 
-- Equation name is '_LC6_E32', type is buried 
_LC6_E32 = LCELL( _EQ085);
  _EQ085 =  _LC1_E48 & !_LC5_E52 &  _LC6_D17
         #  _LC5_E52 &  _LC6_D17 &  rand0;

-- Node name is ':2283' 
-- Equation name is '_LC4_E32', type is buried 
_LC4_E32 = LCELL( _EQ086);
  _EQ086 =  _LC3_E32 & !_LC5_D11 &  _LC7_D25
         #  _LC1_E36 & !_LC5_D11;

-- Node name is ':2330' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = LCELL( _EQ087);
  _EQ087 = !state4_0 & !state4_1 & !state4_2 & !state4_3;

-- Node name is ':2363' 
-- Equation name is '_LC1_E52', type is buried 
_LC1_E52 = LCELL( _EQ088);
  _EQ088 =  last0 & !last1 & !last2 & !last3;

-- Node name is ':2372' 
-- Equation name is '_LC6_E52', type is buried 
_LC6_E52 = LCELL( _EQ089);
  _EQ089 =  last0 &  last1 & !last2 & !last3;

-- Node name is ':2849' 
-- Equation name is '_LC4_E36', type is buried 
_LC4_E36 = LCELL( _EQ090);
  _EQ090 =  _LC6_E52 &  rand0
         #  rand1;

-- Node name is ':2852' 
-- Equation name is '_LC5_E36', type is buried 
_LC5_E36 = LCELL( _EQ091);
  _EQ091 = !_LC1_E52 &  _LC4_E36
         #  _LC1_E52 &  rand0
         #  _LC1_E52 &  rand1;

-- Node name is ':2861' 
-- Equation name is '_LC2_E48', type is buried 
_LC2_E48 = LCELL( _EQ092);
  _EQ092 =  rand0 & !rand1
         # !_LC2_E52 &  rand0
         #  _LC7_E52 &  rand0
         #  _LC7_E52 &  rand1;

-- Node name is ':2864' 
-- Equation name is '_LC7_E48', type is buried 
_LC7_E48 = LCELL( _EQ093);
  _EQ093 =  _LC2_E48 & !_LC6_E52
         #  _LC6_E52 &  rand1;

-- Node name is ':2867' 
-- Equation name is '_LC5_E48', type is buried 
_LC5_E48 = LCELL( _EQ094);
  _EQ094 = !_LC1_E52 &  _LC7_E48
         #  _LC1_E52 & !rand0
         #  _LC1_E52 &  rand1;

-- Node name is ':2932' 
-- Equation name is '_LC6_E36', type is buried 
_LC6_E36 = LCELL( _EQ095);
  _EQ095 =  _LC3_E36 & !_LC6_D24
         #  _LC5_E36 &  _LC6_D24;

-- Node name is ':2938' 
-- Equation name is '_LC1_E32', type is buried 
_LC1_E32 = LCELL( _EQ096);
  _EQ096 =  _LC4_E32 & !_LC6_D24
         # !_LC6_D24 &  _LC6_E32
         #  _LC5_E48 &  _LC6_D24;

-- Node name is ':2944' 
-- Equation name is '_LC7_D11', type is buried 
_LC7_D11 = LCELL( _EQ097);
  _EQ097 =  _LC5_D16 & !_LC6_D17
         #  _LC4_D17 & !_LC6_D17
         #  _LC6_D24;

-- Node name is ':2987' 
-- Equation name is '_LC2_D17', type is buried 
_LC2_D17 = LCELL( _EQ098);
  _EQ098 = !_LC2_D19 & !state5_2;

-- Node name is ':3015' 
-- Equation name is '_LC4_E52', type is buried 
_LC4_E52 = LCELL( _EQ099);
  _EQ099 = !last0 &  last1 & !last2 & !last3;

-- Node name is ':3311' 
-- Equation name is '_LC8_E38', type is buried 
_LC8_E38 = LCELL( _EQ100);
  _EQ100 =  _LC3_E52 &  rand0
         # !_LC2_E38 & !_LC3_E52 & !_LC4_E52
         #  _LC4_E52 &  rand0;

-- Node name is ':3323' 
-- Equation name is '_LC7_E36', type is buried 
_LC7_E36 = LCELL( _EQ101);
  _EQ101 = !_LC3_E52 &  _LC4_E38 & !_LC4_E52
         #  _LC4_E52 & !rand0;

-- Node name is ':3332' 
-- Equation name is '_LC3_E38', type is buried 
_LC3_E38 = LCELL( _EQ102);
  _EQ102 =  _LC1_E38 & !rand0
         # !rand0 & !rand1
         #  _LC3_E52 & !rand0;

-- Node name is ':3385' 
-- Equation name is '_LC5_D17', type is buried 
!_LC5_D17 = _LC5_D17~NOT;
_LC5_D17~NOT = LCELL( _EQ103);
  _EQ103 = !_LC3_D17 &  state5_2
         #  _LC2_D19 & !_LC3_D17
         #  _LC6_D24 &  state5_2
         #  _LC2_D19 &  _LC6_D24;

-- Node name is ':3397' 
-- Equation name is '_LC8_E36', type is buried 
_LC8_E36 = LCELL( _EQ104);
  _EQ104 = !_LC2_D17 &  _LC6_E36
         #  _LC2_D17 &  _LC7_E36;

-- Node name is ':3452' 
-- Equation name is '_LC2_D9', type is buried 
_LC2_D9  = LCELL( _EQ105);
  _EQ105 = !state6_0 & !state6_1 & !state6_2 & !state6_3;

-- Node name is ':3655' 
-- Equation name is '_LC5_E40', type is buried 
_LC5_E40 = LCELL( _EQ106);
  _EQ106 = !_LC2_D9 &  _LC8_E36
         #  _LC2_D9 &  _LC6_E52
         #  _LC2_D9 &  _LC8_E48;

-- Node name is '~3661~1' 
-- Equation name is '~3661~1', location is LC5_E38, type is buried.
-- synthesized logic cell 
_LC5_E38 = LCELL( _EQ107);
  _EQ107 =  _LC1_E32 & !_LC2_D17
         #  _LC2_D17 &  _LC3_E38 & !_LC4_E52;

-- Node name is ':3710' 
-- Equation name is '_LC3_D21', type is buried 
_LC3_D21 = LCELL( _EQ108);
  _EQ108 = !state7_0 & !state7_1 & !state7_2 & !state7_3;

-- Node name is ':3738' 
-- Equation name is '_LC3_E52', type is buried 
!_LC3_E52 = _LC3_E52~NOT;
_LC3_E52~NOT = LCELL( _EQ109);
  _EQ109 =  last3
         #  last0
         #  last1
         # !last2;

-- Node name is ':3747' 
-- Equation name is '_LC8_E52', type is buried 
_LC8_E52 = LCELL( _EQ110);
  _EQ110 = !last0 &  last1 &  last2 & !last3;

-- Node name is ':3756' 
-- Equation name is '_LC1_E38', type is buried 
_LC1_E38 = LCELL( _EQ111);
  _EQ111 = !last0 & !last1 & !last2 &  last3;

-- Node name is ':4034' 
-- Equation name is '_LC2_E40', type is buried 
_LC2_E40 = LCELL( _EQ112);
  _EQ112 =  _LC3_E52 &  rand0
         # !_LC2_E38 & !_LC3_E52 & !_LC8_E52
         #  _LC8_E52 &  rand0;

-- Node name is ':4040' 
-- Equation name is '_LC2_E38', type is buried 
_LC2_E38 = LCELL( _EQ113);
  _EQ113 =  _LC1_E38
         # !rand1;

-- Node name is ':4046' 
-- Equation name is '_LC7_E40', type is buried 
_LC7_E40 = LCELL( _EQ114);
  _EQ114 =  _LC3_E52 & !rand0
         #  _LC2_E38 & !_LC3_E52 & !_LC8_E52
         #  _LC8_E52 & !rand0;

-- Node name is ':4052' 
-- Equation name is '_LC4_E38', type is buried 
_LC4_E38 = LCELL( _EQ115);
  _EQ115 =  _LC1_E38 &  rand0
         #  rand0 & !rand1;

-- Node name is ':4058' 
-- Equation name is '_LC7_E38', type is buried 
_LC7_E38 = LCELL( _EQ116);
  _EQ116 =  _LC3_E52 & !rand0
         # !_LC3_E52 &  _LC4_E38 & !_LC8_E52;

-- Node name is ':4096' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = LCELL( _EQ117);
  _EQ117 =  _LC2_D17
         #  _LC6_D24
         # !_LC8_D11;

-- Node name is ':4102' 
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ118);
  _EQ118 = !_LC2_D17 &  _LC5_D11 & !_LC6_D24
         # !_LC8_D11;

-- Node name is ':4108' 
-- Equation name is '_LC6_D11', type is buried 
_LC6_D11 = LCELL( _EQ119);
  _EQ119 = !_LC2_D9 &  _LC5_D17
         #  _LC3_D21;

-- Node name is ':4115' 
-- Equation name is '_LC3_E40', type is buried 
_LC3_E40 = LCELL( _EQ120);
  _EQ120 =  _LC2_E40 &  _LC3_D21;

-- Node name is '~4116~1' 
-- Equation name is '~4116~1', location is LC8_D11, type is buried.
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ121);
  _EQ121 = !_LC2_D9 & !_LC3_D21;

-- Node name is ':4116' 
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ122);
  _EQ122 =  _LC2_D17 &  _LC8_D11 &  _LC8_E38;

-- Node name is ':4126' 
-- Equation name is '_LC6_E38', type is buried 
_LC6_E38 = LCELL( _EQ123);
  _EQ123 = !_LC3_D21 &  _LC5_E38
         #  _LC2_D9 & !_LC3_D21
         #  _LC3_D21 &  _LC7_E38;

-- Node name is ':4175' 
-- Equation name is '_LC5_D10', type is buried 
_LC5_D10 = LCELL( _EQ124);
  _EQ124 = !state8_0 & !state8_1 & !state8_2 & !state8_3;

-- Node name is ':4198' 
-- Equation name is '_LC7_E52', type is buried 
!_LC7_E52 = _LC7_E52~NOT;
_LC7_E52~NOT = LCELL( _EQ125);
  _EQ125 =  last1
         # !last2
         #  last3
         # !last0;

-- Node name is ':4207' 
-- Equation name is '_LC2_E52', type is buried 
!_LC2_E52 = _LC2_E52~NOT;
_LC2_E52~NOT = LCELL( _EQ126);
  _EQ126 = !last2
         # !last1
         #  last3
         # !last0;

-- Node name is ':4321' 
-- Equation name is '_LC8_E48', type is buried 
_LC8_E48 = LCELL( _EQ127);
  _EQ127 = !_LC2_E52 &  rand0;

-- Node name is ':4356' 
-- Equation name is '_LC2_D43', type is buried 
_LC2_D43 = LCELL( _EQ128);
  _EQ128 =  _LC4_D11 & !_LC5_D10;

-- Node name is ':4362' 
-- Equation name is '_LC7_D43', type is buried 
_LC7_D43 = LCELL( _EQ129);
  _EQ129 =  _LC2_D11 & !_LC5_D10;

-- Node name is ':4368' 
-- Equation name is '_LC1_D20', type is buried 
_LC1_D20 = LCELL( _EQ130);
  _EQ130 = !_LC5_D10 &  _LC6_D11;

-- Node name is ':4374' 
-- Equation name is '_LC6_E40', type is buried 
_LC6_E40 = LCELL( _EQ131);
  _EQ131 =  _LC3_E40 & !_LC5_D10
         #  _LC3_D11 & !_LC5_D10;

-- Node name is ':4378' 
-- Equation name is '_LC1_E40', type is buried 
_LC1_E40 = LCELL( _EQ132);
  _EQ132 =  _LC5_D10
         # !_LC3_D21 &  _LC5_E40
         #  _LC3_D21 &  _LC7_E40;

-- Node name is ':4384' 
-- Equation name is '_LC4_E48', type is buried 
_LC4_E48 = LCELL( _EQ133);
  _EQ133 = !_LC5_D10 &  _LC6_E38
         #  _LC5_D10 &  _LC7_E52
         #  _LC5_D10 &  _LC8_E48;

-- Node name is ':4390' 
-- Equation name is '_LC5_D43', type is buried 
_LC5_D43 = LCELL( _EQ134);
  _EQ134 =  _LC1_D11
         #  _LC5_D10;

-- Node name is ':4392' 
-- Equation name is '_LC1_D11', type is buried 
_LC1_D11 = LCELL( _EQ135);
  _EQ135 = !_LC2_D17 & !_LC3_D21 &  _LC7_D11
         #  _LC2_D9 & !_LC3_D21;

-- Node name is ':7380' 
-- Equation name is '_LC1_D16', type is buried 
_LC1_D16 = LCELL( _EQ136);
  _EQ136 =  _LC4_D24 & !_LC6_E40
         #  _LC4_E40 &  state8_3;

-- Node name is '~7382~1' 
-- Equation name is '~7382~1', location is LC8_E40, type is buried.
-- synthesized logic cell 
_LC8_E40 = LCELL( _EQ137);
  _EQ137 =  _LC3_E40 & !_LC5_D43 & !_LC6_E38
         #  _LC3_D11 & !_LC5_D43 & !_LC6_E38;

-- Node name is '~7382~2' 
-- Equation name is '~7382~2', location is LC4_E40, type is buried.
-- synthesized logic cell 
_LC4_E40 = LCELL( _EQ138);
  _EQ138 = !_LC3_D21 & !_LC5_E40 &  _LC8_E40
         # !_LC5_E40 & !_LC7_E40 &  _LC8_E40
         #  _LC3_D21 & !_LC7_E40 &  _LC8_E40;

-- Node name is ':7383' 
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = LCELL( _EQ139);
  _EQ139 =  _LC1_E40 &  _LC2_D24
         # !_LC1_E40 &  _LC3_D24
         # !_LC1_E40 &  _LC5_D24;

-- Node name is ':7387' 
-- Equation name is '_LC5_D24', type is buried 
_LC5_D24 = LCELL( _EQ140);
  _EQ140 =  _LC1_D11 & !_LC6_E38 &  state1_3
         # !_LC1_D11 & !_LC6_E38 &  state0_3;

-- Node name is ':7388' 
-- Equation name is '_LC3_D24', type is buried 
_LC3_D24 = LCELL( _EQ141);
  _EQ141 =  _LC1_D11 &  _LC6_E38 &  state3_3
         # !_LC1_D11 &  _LC6_E38 &  state2_3;

-- Node name is ':7395' 
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = LCELL( _EQ142);
  _EQ142 =  _LC4_E48 &  _LC6_D21
         #  _LC1_D24 & !_LC4_E48;

-- Node name is ':7398' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = LCELL( _EQ143);
  _EQ143 = !_LC5_D43 &  state4_3
         #  _LC5_D43 &  state5_3;

-- Node name is ':7401' 
-- Equation name is '_LC6_D21', type is buried 
_LC6_D21 = LCELL( _EQ144);
  _EQ144 = !_LC5_D43 &  state6_3
         #  _LC5_D43 &  state7_3;

-- Node name is ':7425' 
-- Equation name is '_LC4_D22', type is buried 
_LC4_D22 = LCELL( _EQ145);
  _EQ145 = !_LC6_E40 &  _LC7_D6
         #  _LC4_E40 &  state8_2;

-- Node name is ':7428' 
-- Equation name is '_LC7_D6', type is buried 
_LC7_D6  = LCELL( _EQ146);
  _EQ146 =  _LC1_E40 &  _LC4_D6
         # !_LC1_E40 &  _LC5_D6
         # !_LC1_E40 &  _LC6_D6;

-- Node name is ':7432' 
-- Equation name is '_LC6_D6', type is buried 
_LC6_D6  = LCELL( _EQ147);
  _EQ147 =  _LC1_D11 & !_LC6_E38 &  state1_2
         # !_LC1_D11 & !_LC6_E38 &  state0_2;

-- Node name is ':7433' 
-- Equation name is '_LC5_D6', type is buried 
_LC5_D6  = LCELL( _EQ148);
  _EQ148 =  _LC1_D11 &  _LC6_E38 &  state3_2
         # !_LC1_D11 &  _LC6_E38 &  state2_2;

-- Node name is ':7440' 
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = LCELL( _EQ149);
  _EQ149 =  _LC1_D6 &  _LC4_E48
         #  _LC2_D6 & !_LC4_E48;

-- Node name is ':7443' 
-- Equation name is '_LC2_D6', type is buried 
_LC2_D6  = LCELL( _EQ150);
  _EQ150 = !_LC5_D43 &  state4_2
         #  _LC5_D43 &  state5_2;

-- Node name is ':7446' 
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = LCELL( _EQ151);
  _EQ151 = !_LC5_D43 &  state6_2
         #  _LC5_D43 &  state7_2;

-- Node name is ':7470' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = LCELL( _EQ152);
  _EQ152 =  _LC5_D26 & !_LC6_E40
         #  _LC4_E40 &  state8_1;

-- Node name is ':7473' 
-- Equation name is '_LC5_D26', type is buried 
_LC5_D26 = LCELL( _EQ153);
  _EQ153 =  _LC1_E40 &  _LC3_D26
         # !_LC1_E40 &  _LC4_D26
         # !_LC1_E40 &  _LC6_D26;

-- Node name is ':7477' 
-- Equation name is '_LC6_D26', type is buried 
_LC6_D26 = LCELL( _EQ154);
  _EQ154 =  _LC1_D11 & !_LC6_E38 &  state1_1
         # !_LC1_D11 & !_LC6_E38 &  state0_1;

-- Node name is ':7478' 
-- Equation name is '_LC4_D26', type is buried 
_LC4_D26 = LCELL( _EQ155);
  _EQ155 =  _LC1_D11 &  _LC6_E38 &  state3_1
         # !_LC1_D11 &  _LC6_E38 &  state2_1;

-- Node name is ':7485' 
-- Equation name is '_LC3_D26', type is buried 
_LC3_D26 = LCELL( _EQ156);
  _EQ156 =  _LC1_D26 &  _LC4_E48
         #  _LC2_D26 & !_LC4_E48;

-- Node name is ':7488' 
-- Equation name is '_LC2_D26', type is buried 
_LC2_D26 = LCELL( _EQ157);
  _EQ157 = !_LC5_D43 &  state4_1
         #  _LC5_D43 &  state5_1;

-- Node name is ':7491' 
-- Equation name is '_LC1_D26', type is buried 
_LC1_D26 = LCELL( _EQ158);
  _EQ158 = !_LC5_D43 &  state6_1
         #  _LC5_D43 &  state7_1;

-- Node name is ':7515' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = LCELL( _EQ159);
  _EQ159 =  _LC3_D8 & !_LC6_E40
         #  _LC4_E40 &  state8_0;

-- Node name is ':7518' 
-- Equation name is '_LC3_D8', type is buried 
_LC3_D8  = LCELL( _EQ160);
  _EQ160 =  _LC1_D8 &  _LC1_E40
         # !_LC1_E40 &  _LC2_D8
         # !_LC1_E40 &  _LC4_D8;

-- Node name is ':7522' 
-- Equation name is '_LC4_D8', type is buried 
_LC4_D8  = LCELL( _EQ161);
  _EQ161 =  _LC1_D11 & !_LC6_E38 &  state1_0
         # !_LC1_D11 & !_LC6_E38 &  state0_0;

-- Node name is ':7523' 
-- Equation name is '_LC2_D8', type is buried 
_LC2_D8  = LCELL( _EQ162);
  _EQ162 =  _LC1_D11 &  _LC6_E38 &  state3_0
         # !_LC1_D11 &  _LC6_E38 &  state2_0;

-- Node name is ':7530' 
-- Equation name is '_LC1_D8', type is buried 
_LC1_D8  = LCELL( _EQ163);
  _EQ163 =  _LC4_E48 &  _LC7_D21
         # !_LC4_E48 &  _LC6_D13;

-- Node name is ':7533' 
-- Equation name is '_LC6_D13', type is buried 
_LC6_D13 = LCELL( _EQ164);
  _EQ164 = !_LC5_D43 &  state4_0
         #  _LC5_D43 &  state5_0;

-- Node name is ':7536' 
-- Equation name is '_LC7_D21', type is buried 
_LC7_D21 = LCELL( _EQ165);
  _EQ165 = !_LC5_D43 &  state6_0
         #  _LC5_D43 &  state7_0;

-- Node name is '~10901~1' 
-- Equation name is '~10901~1', location is LC3_D15, type is buried.
-- synthesized logic cell 
_LC3_D15 = LCELL( _EQ166);
  _EQ166 =  swap1_copy0
         #  swap1_copy1;

-- Node name is '~11803~1' 
-- Equation name is '~11803~1', location is LC8_D18, type is buried.
-- synthesized logic cell 
_LC8_D18 = LCELL( _EQ167);
  _EQ167 =  _LC3_D2 &  _LC4_D24
         #  _LC4_D15 &  state0_3;

-- Node name is '~11809~1' 
-- Equation name is '~11809~1', location is LC7_D18, type is buried.
-- synthesized logic cell 
_LC7_D18 = LCELL( _EQ168);
  _EQ168 =  _LC3_D2 &  _LC7_D6
         #  _LC4_D15 &  state0_2;

-- Node name is '~11815~1' 
-- Equation name is '~11815~1', location is LC8_D2, type is buried.
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ169);
  _EQ169 =  _LC4_D11
         #  _LC5_D10
         #  _LC7_D25
         #  _LC5_D11;

-- Node name is '~11815~2' 
-- Equation name is '~11815~2', location is LC4_D15, type is buried.
-- synthesized logic cell 
_LC4_D15 = LCELL( _EQ170);
  _EQ170 =  _LC8_D2 &  step1
         #  _LC2_D15 & !step1
         #  _LC3_D15 & !step1;

-- Node name is '~11815~3' 
-- Equation name is '~11815~3', location is LC5_D18, type is buried.
-- synthesized logic cell 
_LC5_D18 = LCELL( _EQ171);
  _EQ171 =  _LC3_D2 &  _LC5_D26
         #  _LC4_D15 &  state0_1;

-- Node name is '~11821~1' 
-- Equation name is '~11821~1', location is LC4_D18, type is buried.
-- synthesized logic cell 
_LC4_D18 = LCELL( _EQ172);
  _EQ172 =  _LC4_D15 &  state0_0
         #  _LC8_D21;

-- Node name is '~11827~1' 
-- Equation name is '~11827~1', location is LC5_D25, type is buried.
-- synthesized logic cell 
_LC5_D25 = LCELL( _EQ173);
  _EQ173 =  _LC4_D24 &  _LC5_D2
         #  _LC6_D15 &  state1_3;

-- Node name is '~11833~1' 
-- Equation name is '~11833~1', location is LC4_D25, type is buried.
-- synthesized logic cell 
_LC4_D25 = LCELL( _EQ174);
  _EQ174 =  _LC5_D2 &  _LC7_D6
         #  _LC6_D15 &  state1_2;

-- Node name is '~11839~1' 
-- Equation name is '~11839~1', location is LC7_D15, type is buried.
-- synthesized logic cell 
_LC7_D15 = LCELL( _EQ175);
  _EQ175 =  _LC5_D2 &  _LC5_D26
         #  _LC6_D15 &  state1_1;

-- Node name is '~11845~1' 
-- Equation name is '~11845~1', location is LC6_D15, type is buried.
-- synthesized logic cell 
_LC6_D15 = LCELL( _EQ176);
  _EQ176 =  step1
         # !swap1_copy0
         #  swap1_copy1
         #  _LC2_D15;

-- Node name is '~11845~2' 
-- Equation name is '~11845~2', location is LC3_D25, type is buried.
-- synthesized logic cell 
_LC3_D25 = LCELL( _EQ177);
  _EQ177 =  _LC3_D8 &  _LC5_D2
         #  _LC6_D15 &  state1_0;

-- Node name is '~11851~1' 
-- Equation name is '~11851~1', location is LC1_D17, type is buried.
-- synthesized logic cell 
_LC1_D17 = LCELL( _EQ178);
  _EQ178 =  _LC4_D24 &  _LC6_D2
         #  _LC8_D23 &  state2_3;

-- Node name is '~11857~1' 
-- Equation name is '~11857~1', location is LC1_D23, type is buried.
-- synthesized logic cell 
_LC1_D23 = LCELL( _EQ179);
  _EQ179 =  _LC4_D11
         #  _LC5_D10
         # !_LC5_D11;

-- Node name is '~11857~2' 
-- Equation name is '~11857~2', location is LC2_D15, type is buried.
-- synthesized logic cell 
_LC2_D15 = LCELL( _EQ180);
  _EQ180 =  swap1_copy3
         #  swap1_copy2;

-- Node name is '~11857~3' 
-- Equation name is '~11857~3', location is LC5_D12, type is buried.
-- synthesized logic cell 
_LC5_D12 = LCELL( _EQ181);
  _EQ181 =  swap1_copy3
         #  swap1_copy2
         #  swap1_copy0
         # !swap1_copy1;

-- Node name is '~11857~4' 
-- Equation name is '~11857~4', location is LC8_D23, type is buried.
-- synthesized logic cell 
_LC8_D23 = LCELL( _EQ182);
  _EQ182 =  _LC3_D17 &  step1
         #  _LC1_D23 &  step1
         #  _LC5_D12 & !step1;

-- Node name is '~11857~5' 
-- Equation name is '~11857~5', location is LC2_D13, type is buried.
-- synthesized logic cell 
_LC2_D13 = LCELL( _EQ183);
  _EQ183 =  _LC6_D2 &  _LC7_D6
         #  _LC8_D23 &  state2_2;

-- Node name is '~11863~1' 
-- Equation name is '~11863~1', location is LC4_D2, type is buried.
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ184);
  _EQ184 =  _LC8_D23 &  state2_1
         #  _LC8_D21;

-- Node name is '~11869~1' 
-- Equation name is '~11869~1', location is LC7_D23, type is buried.
-- synthesized logic cell 
_LC7_D23 = LCELL( _EQ185);
  _EQ185 =  _LC8_D23 &  state2_0
         #  _LC8_D21;

-- Node name is '~11875~1' 
-- Equation name is '~11875~1', location is LC3_D5, type is buried.
-- synthesized logic cell 
_LC3_D5  = LCELL( _EQ186);
  _EQ186 =  _LC3_D23 &  state3_3
         #  _LC8_D15 &  state3_3
         #  _LC8_D21;

-- Node name is '~11881~1' 
-- Equation name is '~11881~1', location is LC7_D5, type is buried.
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ187);
  _EQ187 =  _LC4_D23
         #  _LC3_D23 &  state3_2
         #  _LC8_D15 &  state3_2;

-- Node name is '~11887~1' 
-- Equation name is '~11887~1', location is LC6_D5, type is buried.
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ188);
  _EQ188 =  _LC4_D5
         #  _LC3_D23 &  state3_1
         #  _LC8_D15 &  state3_1;

-- Node name is '~11893~1' 
-- Equation name is '~11893~1', location is LC3_D23, type is buried.
-- synthesized logic cell 
_LC3_D23 = LCELL( _EQ189);
  _EQ189 = !_LC7_D25 &  step1
         #  _LC4_D17 &  step1
         #  _LC1_D23 &  step1;

-- Node name is '~11893~2' 
-- Equation name is '~11893~2', location is LC8_D15, type is buried.
-- synthesized logic cell 
_LC8_D15 = LCELL( _EQ190);
  _EQ190 = !step1 & !swap1_copy0
         # !step1 & !swap1_copy1
         #  _LC2_D15 & !step1;

-- Node name is '~11893~3' 
-- Equation name is '~11893~3', location is LC6_D8, type is buried.
-- synthesized logic cell 
_LC6_D8  = LCELL( _EQ191);
  _EQ191 =  _LC5_D8
         #  _LC3_D23 &  state3_0
         #  _LC8_D15 &  state3_0;

-- Node name is '~11899~1' 
-- Equation name is '~11899~1', location is LC7_D24, type is buried.
-- synthesized logic cell 
_LC7_D24 = LCELL( _EQ192);
  _EQ192 =  _LC4_D24 &  _LC6_D3
         #  _LC8_D3 &  state4_3;

-- Node name is '~11905~1' 
-- Equation name is '~11905~1', location is LC1_D13, type is buried.
-- synthesized logic cell 
_LC1_D13 = LCELL( _EQ193);
  _EQ193 =  _LC6_D3 &  _LC7_D6
         #  _LC8_D3 &  state4_2;

-- Node name is '~11911~1' 
-- Equation name is '~11911~1', location is LC7_D13, type is buried.
-- synthesized logic cell 
_LC7_D13 = LCELL( _EQ194);
  _EQ194 =  _LC5_D26 &  _LC6_D3
         #  _LC8_D3 &  state4_1;

-- Node name is '~11917~1' 
-- Equation name is '~11917~1', location is LC4_D43, type is buried.
-- synthesized logic cell 
_LC4_D43 = LCELL( _EQ195);
  _EQ195 =  _LC2_D11
         # !_LC2_D43;

-- Node name is '~11917~2' 
-- Equation name is '~11917~2', location is LC8_D12, type is buried.
-- synthesized logic cell 
_LC8_D12 = LCELL( _EQ196);
  _EQ196 =  swap1_copy0
         #  swap1_copy1
         #  swap1_copy3
         # !swap1_copy2;

-- Node name is '~11917~3' 
-- Equation name is '~11917~3', location is LC8_D3, type is buried.
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ197);
  _EQ197 =  _LC5_D17 &  step1
         #  _LC4_D43 &  step1
         #  _LC8_D12 & !step1;

-- Node name is '~11917~4' 
-- Equation name is '~11917~4', location is LC8_D13, type is buried.
-- synthesized logic cell 
_LC8_D13 = LCELL( _EQ198);
  _EQ198 =  _LC3_D8 &  _LC6_D3
         #  _LC8_D3 &  state4_0;

-- Node name is '~11923~1' 
-- Equation name is '~11923~1', location is LC5_D19, type is buried.
-- synthesized logic cell 
_LC5_D19 = LCELL( _EQ199);
  _EQ199 =  _LC1_D3 &  _LC1_D16
         #  _LC7_D3 &  state5_3;

-- Node name is '~11929~1' 
-- Equation name is '~11929~1', location is LC5_D3, type is buried.
-- synthesized logic cell 
_LC5_D3  = LCELL( _EQ200);
  _EQ200 =  _LC7_D3 &  state5_2
         #  _LC8_D21;

-- Node name is '~11935~1' 
-- Equation name is '~11935~1', location is LC1_D19, type is buried.
-- synthesized logic cell 
_LC1_D19 = LCELL( _EQ201);
  _EQ201 =  _LC1_D3 &  _LC6_D4
         #  _LC7_D3 &  state5_1;

-- Node name is '~11941~1' 
-- Equation name is '~11941~1', location is LC3_D12, type is buried.
-- synthesized logic cell 
_LC3_D12 = LCELL( _EQ202);
  _EQ202 = !swap1_copy0
         #  swap1_copy1
         #  swap1_copy3
         # !swap1_copy2;

-- Node name is '~11941~2' 
-- Equation name is '~11941~2', location is LC7_D3, type is buried.
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ203);
  _EQ203 = !_LC5_D17 &  step1
         #  _LC4_D43 &  step1
         #  _LC3_D12 & !step1;

-- Node name is '~11941~3' 
-- Equation name is '~11941~3', location is LC7_D19, type is buried.
-- synthesized logic cell 
_LC7_D19 = LCELL( _EQ204);
  _EQ204 =  _LC1_D3 &  _LC2_D10
         #  _LC7_D3 &  state5_0;

-- Node name is '~11947~1' 
-- Equation name is '~11947~1', location is LC8_D16, type is buried.
-- synthesized logic cell 
_LC8_D16 = LCELL( _EQ205);
  _EQ205 =  _LC1_D16 &  _LC7_D16
         #  _LC7_D7 &  state6_3;

-- Node name is '~11953~1' 
-- Equation name is '~11953~1', location is LC8_D9, type is buried.
-- synthesized logic cell 
_LC8_D9  = LCELL( _EQ206);
  _EQ206 =  _LC7_D7 &  state6_2
         #  _LC8_D21;

-- Node name is '~11959~1' 
-- Equation name is '~11959~1', location is LC4_D4, type is buried.
-- synthesized logic cell 
_LC4_D4  = LCELL( _EQ207);
  _EQ207 =  _LC7_D7 &  state6_1
         #  _LC8_D21;

-- Node name is '~11965~1' 
-- Equation name is '~11965~1', location is LC3_D7, type is buried.
-- synthesized logic cell 
_LC3_D7  = LCELL( _EQ208);
  _EQ208 = !_LC2_D11
         # !_LC2_D43;

-- Node name is '~11965~2' 
-- Equation name is '~11965~2', location is LC4_D7, type is buried.
-- synthesized logic cell 
_LC4_D7  = LCELL( _EQ209);
  _EQ209 =  swap1_copy3
         # !swap1_copy2
         #  swap1_copy0
         # !swap1_copy1;

-- Node name is '~11965~3' 
-- Equation name is '~11965~3', location is LC7_D7, type is buried.
-- synthesized logic cell 
_LC7_D7  = LCELL( _EQ210);
  _EQ210 =  _LC6_D11 &  step1
         #  _LC3_D7 &  step1
         #  _LC4_D7 & !step1;

-- Node name is '~11965~4' 
-- Equation name is '~11965~4', location is LC5_D7, type is buried.
-- synthesized logic cell 
_LC5_D7  = LCELL( _EQ211);
  _EQ211 =  _LC7_D7 &  state6_0
         #  _LC8_D21;

-- Node name is '~11971~1' 
-- Equation name is '~11971~1', location is LC4_D21, type is buried.
-- synthesized logic cell 
_LC4_D21 = LCELL( _EQ212);
  _EQ212 =  _LC1_D16 &  _LC6_D22
         #  _LC8_D7 &  state7_3;

-- Node name is '~11977~1' 
-- Equation name is '~11977~1', location is LC8_D22, type is buried.
-- synthesized logic cell 
_LC8_D22 = LCELL( _EQ213);
  _EQ213 =  _LC8_D7 &  state7_2
         #  _LC8_D21;

-- Node name is '~11983~1' 
-- Equation name is '~11983~1', location is LC8_D4, type is buried.
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ214);
  _EQ214 =  _LC8_D7 &  state7_1
         #  _LC8_D21;

-- Node name is '~11989~1' 
-- Equation name is '~11989~1', location is LC6_D7, type is buried.
-- synthesized logic cell 
_LC6_D7  = LCELL( _EQ215);
  _EQ215 = !swap1_copy0
         # !swap1_copy1
         #  swap1_copy3
         # !swap1_copy2;

-- Node name is '~11989~2' 
-- Equation name is '~11989~2', location is LC8_D7, type is buried.
-- synthesized logic cell 
_LC8_D7  = LCELL( _EQ216);
  _EQ216 = !_LC6_D11 &  step1
         #  _LC3_D7 &  step1
         #  _LC6_D7 & !step1;

-- Node name is '~11989~3' 
-- Equation name is '~11989~3', location is LC1_D21, type is buried.
-- synthesized logic cell 
_LC1_D21 = LCELL( _EQ217);
  _EQ217 =  _LC2_D10 &  _LC6_D22
         #  _LC8_D7 &  state7_0;

-- Node name is '~11995~1' 
-- Equation name is '~11995~1', location is LC1_D10, type is buried.
-- synthesized logic cell 
_LC1_D10 = LCELL( _EQ218);
  _EQ218 =  _LC2_D24 &  _LC8_D43
         #  _LC4_D12 &  state8_3;

-- Node name is '~11997~1' 
-- Equation name is '~11997~1', location is LC7_D2, type is buried.
-- synthesized logic cell 
_LC7_D2  = LCELL( _EQ219);
  _EQ219 = !_LC4_D11 & !_LC5_D10 &  step1;

-- Node name is '~11997~2' 
-- Equation name is '~11997~2', location is LC4_D5, type is buried.
-- synthesized logic cell 
_LC4_D5  = LCELL( _EQ220);
  _EQ220 =  _LC3_D17 &  _LC5_D11 &  _LC5_D26 &  _LC7_D2;

-- Node name is '~11997~3' 
-- Equation name is '~11997~3', location is LC4_D23, type is buried.
-- synthesized logic cell 
_LC4_D23 = LCELL( _EQ221);
  _EQ221 =  _LC3_D17 &  _LC5_D11 &  _LC7_D2 &  _LC7_D6;

-- Node name is '~11997~4' 
-- Equation name is '~11997~4', location is LC5_D8, type is buried.
-- synthesized logic cell 
_LC5_D8  = LCELL( _EQ222);
  _EQ222 =  _LC3_D8 &  _LC3_D17 &  _LC5_D11 &  _LC7_D2;

-- Node name is '~11997~5' 
-- Equation name is '~11997~5', location is LC6_D43, type is buried.
-- synthesized logic cell 
_LC6_D43 = LCELL( _EQ223);
  _EQ223 =  _LC2_D11 &  _LC4_D11 & !_LC5_D10 &  step1;

-- Node name is '~11997~6' 
-- Equation name is '~11997~6', location is LC6_D3, type is buried.
-- synthesized logic cell 
_LC6_D3  = LCELL( _EQ224);
  _EQ224 =  _LC2_D3 & !_LC5_D17;

-- Node name is '~12001~1' 
-- Equation name is '~12001~1', location is LC5_D22, type is buried.
-- synthesized logic cell 
_LC5_D22 = LCELL( _EQ225);
  _EQ225 =  _LC4_D12 &  state8_2
         #  _LC8_D21;

-- Node name is '~12007~1' 
-- Equation name is '~12007~1', location is LC1_D12, type is buried.
-- synthesized logic cell 
_LC1_D12 = LCELL( _EQ226);
  _EQ226 =  swap1_copy0
         #  swap1_copy1
         # !swap1_copy3
         #  swap1_copy2;

-- Node name is '~12007~2' 
-- Equation name is '~12007~2', location is LC4_D12, type is buried.
-- synthesized logic cell 
_LC4_D12 = LCELL( _EQ227);
  _EQ227 = !_LC5_D10 &  step1
         #  _LC1_D12 & !step1;

-- Node name is '~12007~3' 
-- Equation name is '~12007~3', location is LC7_D26, type is buried.
-- synthesized logic cell 
_LC7_D26 = LCELL( _EQ228);
  _EQ228 =  _LC3_D26 &  _LC8_D43
         #  _LC4_D12 &  state8_1;

-- Node name is '~12013~1' 
-- Equation name is '~12013~1', location is LC8_D10, type is buried.
-- synthesized logic cell 
_LC8_D10 = LCELL( _EQ229);
  _EQ229 =  _LC4_D12 &  state8_0
         #  _LC8_D21;

-- Node name is '~12033~1' 
-- Equation name is '~12033~1', location is LC8_D20, type is buried.
-- synthesized logic cell 
_LC8_D20 = LCELL( _EQ230);
  _EQ230 = !step1
         #  _LC8_D21;

-- Node name is '~12313~1' 
-- Equation name is '~12313~1', location is LC8_D8, type is buried.
-- synthesized logic cell 
!_LC8_D8 = _LC8_D8~NOT;
_LC8_D8~NOT = LCELL( _EQ231);
  _EQ231 = !state3_0 & !state3_1 & !state3_2;

-- Node name is '~12313~2' 
-- Equation name is '~12313~2', location is LC2_D19, type is buried.
-- synthesized logic cell 
!_LC2_D19 = _LC2_D19~NOT;
_LC2_D19~NOT = LCELL( _EQ232);
  _EQ232 = !state5_0 & !state5_1 & !state5_3;

-- Node name is '~12313~3' 
-- Equation name is '~12313~3', location is LC1_D9, type is buried.
-- synthesized logic cell 
_LC1_D9  = LCELL( _EQ233);
  _EQ233 =  state5_2 &  state6_0 &  state7_1 &  state7_2;

-- Node name is '~12313~4' 
-- Equation name is '~12313~4', location is LC3_D9, type is buried.
-- synthesized logic cell 
_LC3_D9  = LCELL( _EQ234);
  _EQ234 =  state2_0 &  state3_3 &  state6_1 &  state6_2;

-- Node name is '~12313~5' 
-- Equation name is '~12313~5', location is LC6_D9, type is buried.
-- synthesized logic cell 
_LC6_D9  = LCELL( _EQ235);
  _EQ235 =  _LC1_D9 &  _LC3_D9 &  state8_0 &  state8_2;

-- Node name is '~12313~6' 
-- Equation name is '~12313~6', location is LC7_D17, type is buried.
-- synthesized logic cell 
_LC7_D17 = LCELL( _EQ236);
  _EQ236 = !_LC2_D19 & !_LC8_D8 & !state2_2 & !state2_3;

-- Node name is '~12313~7' 
-- Equation name is '~12313~7', location is LC8_D25, type is buried.
-- synthesized logic cell 
!_LC8_D25 = _LC8_D25~NOT;
_LC8_D25~NOT = LCELL( _EQ237);
  _EQ237 = !state1_0 & !state1_2 & !state1_3;

-- Node name is '~12313~8' 
-- Equation name is '~12313~8', location is LC4_D9, type is buried.
-- synthesized logic cell 
_LC4_D9  = LCELL( _EQ238);
  _EQ238 =  _LC6_D9 &  _LC6_D24 &  _LC7_D17 & !_LC8_D25;

-- Node name is '~12313~9' 
-- Equation name is '~12313~9', location is LC6_D16, type is buried.
-- synthesized logic cell 
_LC6_D16 = LCELL( _EQ239);
  _EQ239 =  state0_0 &  state1_1 &  state2_1 & !state6_3;

-- Node name is '~12313~10' 
-- Equation name is '~12313~10', location is LC2_D16, type is buried.
-- synthesized logic cell 
_LC2_D16 = LCELL( _EQ240);
  _EQ240 =  _LC4_D16 &  _LC6_D16 & !state8_1 & !state8_3;

-- Node name is ':12313' 
-- Equation name is '_LC8_D21', type is buried 
_LC8_D21 = LCELL( _EQ241);
  _EQ241 =  _LC2_D16 &  _LC4_D9 & !state7_0 & !state7_3;

-- Node name is ':12339' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = LCELL( _EQ242);
  _EQ242 =  _LC4_D24 & !_LC6_E40
         #  _LC4_E40 &  state8_3;

-- Node name is ':12384' 
-- Equation name is '_LC3_D22', type is buried 
_LC3_D22 = LCELL( _EQ243);
  _EQ243 = !_LC6_E40 &  _LC7_D6
         #  _LC4_E40 &  state8_2;

-- Node name is ':12429' 
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = LCELL( _EQ244);
  _EQ244 =  _LC5_D26 & !_LC6_E40
         #  _LC4_E40 &  state8_1;

-- Node name is ':12474' 
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ245);
  _EQ245 =  _LC3_D8 & !_LC6_E40
         #  _LC4_E40 &  state8_0;



Project Information  e:\vhdldesigns\research\8puzzlevhdl-scout1-rev01\p3x3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:04
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:10
   Partitioner                            00:00:01
   Fitter                                 00:00:15
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:35


Memory Allocated
-----------------

Peak memory allocated during compilation  = 54,899K
