// Seed: 169159247
module module_0 (
    output uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    output wand id_9,
    output supply1 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input wor id_13,
    output wor id_14,
    input wire id_15,
    output tri0 id_16,
    input tri id_17,
    input tri id_18
);
  assign id_10 = id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
    , id_10,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    output uwire id_8
);
  always #1 begin
    wait (1);
  end
  module_0(
      id_6,
      id_6,
      id_4,
      id_1,
      id_8,
      id_5,
      id_6,
      id_1,
      id_8,
      id_8,
      id_6,
      id_2,
      id_8,
      id_1,
      id_8,
      id_3,
      id_8,
      id_2,
      id_3
  );
endmodule
