

================================================================
== Vitis HLS Report for 'process_images'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.837 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
        |                                                                      |                                                           |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                    |
        |                               Instance                               |                           Module                          |   min   |         max         |    min    |     max     | min |         max         |                      Type                      |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
        |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198    |process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224    |process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237    |process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8    |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252   |process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10   |        ?|                    ?|          ?|            ?|    0|                    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275  |process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        3|  1152921502459363328|  24.000 ns|  9.2e+09 sec|    1|  1152921502459363328|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1098|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|   11742|   9590|    -|
|Memory           |      104|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    996|    -|
|Register         |        -|    -|     947|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      104|   32|   12689|  11684|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       37|   14|      11|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                       |control_s_axi                                              |        0|   0|   112|   168|    0|
    |mul_30ns_30ns_60_3_1_U101                                             |mul_30ns_30ns_60_3_1                                       |        0|   4|   119|    47|    0|
    |mul_31ns_31ns_61_3_1_U102                                             |mul_31ns_31ns_61_3_1                                       |        0|   4|   142|    48|    0|
    |mul_31ns_31ns_62_3_1_U103                                             |mul_31ns_31ns_62_3_1                                       |        0|   4|   142|    48|    0|
    |mul_31ns_33ns_63_3_1_U105                                             |mul_31ns_33ns_63_3_1                                       |        0|   4|   170|    51|    0|
    |mul_32ns_32ns_64_3_1_U104                                             |mul_32ns_32ns_64_3_1                                       |        0|   4|   166|    49|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198    |process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2    |        0|   0|  2738|  2172|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224    |process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4    |        0|   8|  3627|  3064|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237    |process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8    |        0|   4|  3972|  2897|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252   |process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10   |        0|   0|   265|   503|    0|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275  |process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        0|   0|   289|   543|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                           |        0|  32| 11742|  9590|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_result_U  |conv_result_RAM_AUTO_1R1W  |       32|  0|   0|    0|  65536|    8|     1|       524288|
    |image_U        |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_1_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_2_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_3_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_4_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |image_5_U      |image_RAM_1WNR_AUTO_1R1W   |        8|  0|   0|    0|  11008|    8|     1|        88064|
    |max_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |min_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |avg_result_U   |max_result_RAM_AUTO_1R1W   |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                           |      104|  0|   0|    0| 180736|   80|    10|      1445888|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_451_p2                                                                 |         +|   0|  0|  39|          32|           3|
    |add_ln37_2_fu_480_p2                                                                 |         +|   0|  0|  39|          32|           3|
    |add_ln53_1_fu_543_p2                                                                 |         +|   0|  0|  40|          33|           1|
    |add_ln53_fu_572_p2                                                                   |         +|   0|  0|  40|          33|           1|
    |sub17_fu_430_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub199_fu_673_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub202_fu_680_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_425_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |sub_ln95_1_fu_508_p2                                                                 |         -|   0|  0|  38|           1|          31|
    |sub_ln95_fu_493_p2                                                                   |         -|   0|  0|  39|           1|          32|
    |sub_ln96_1_fu_619_p2                                                                 |         -|   0|  0|  38|           1|          31|
    |sub_ln96_fu_604_p2                                                                   |         -|   0|  0|  39|           1|          32|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_conv_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_avg_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_max_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_min_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_33_fu_367_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_34_fu_538_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_35_fu_567_p2                                                                   |      icmp|   0|  0|  39|          32|           1|
    |empty_36_fu_635_p2                                                                   |      icmp|   0|  0|  38|          31|           1|
    |empty_37_fu_647_p2                                                                   |      icmp|   0|  0|  38|          31|           1|
    |empty_fu_353_p2                                                                      |      icmp|   0|  0|  39|          32|           1|
    |icmp68_fu_474_p2                                                                     |      icmp|   0|  0|  38|          31|           1|
    |icmp_fu_445_p2                                                                       |      icmp|   0|  0|  38|          31|           1|
    |ap_block_state10_on_subcall_done                                                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state13                                                                     |        or|   0|  0|   2|           1|           1|
    |out_h_fu_514_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |out_w_fu_625_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |select_ln37_1_fu_485_p3                                                              |    select|   0|  0|  32|           1|          32|
    |select_ln37_fu_456_p3                                                                |    select|   0|  0|  32|           1|          32|
    |select_ln53_1_fu_588_p3                                                              |    select|   0|  0|  31|           1|          31|
    |select_ln53_fu_559_p3                                                                |    select|   0|  0|  31|           1|          31|
    |smax1_fu_373_p3                                                                      |    select|   0|  0|  31|           1|          31|
    |smax39_fu_640_p3                                                                     |    select|   0|  0|  30|           1|          30|
    |smax40_fu_652_p3                                                                     |    select|   0|  0|  30|           1|          30|
    |smax_fu_359_p3                                                                       |    select|   0|  0|  31|           1|          31|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|1098|         530|         466|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         14|    1|         14|
    |avg_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |avg_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |avg_out_TID_int_regslice       |   9|          2|    1|          2|
    |avg_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |avg_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |avg_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |avg_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |avg_result_address0            |  14|          3|   14|         42|
    |avg_result_ce0                 |  14|          3|    1|          3|
    |avg_result_we0                 |   9|          2|    1|          2|
    |conv_out_TDATA_int_regslice    |   9|          2|    8|         16|
    |conv_out_TDEST_int_regslice    |   9|          2|    1|          2|
    |conv_out_TID_int_regslice      |   9|          2|    1|          2|
    |conv_out_TKEEP_int_regslice    |   9|          2|    1|          2|
    |conv_out_TLAST_int_regslice    |   9|          2|    1|          2|
    |conv_out_TSTRB_int_regslice    |   9|          2|    1|          2|
    |conv_out_TUSER_int_regslice    |   9|          2|    1|          2|
    |conv_result_address0           |  14|          3|   16|         48|
    |conv_result_ce0                |  14|          3|    1|          3|
    |conv_result_we0                |   9|          2|    1|          2|
    |grp_fu_873_ce                  |  20|          4|    1|          4|
    |grp_fu_873_p0                  |  20|          4|   31|        124|
    |grp_fu_873_p1                  |  20|          4|   33|        132|
    |image_1_address0               |  20|          4|   14|         56|
    |image_1_address1               |  14|          3|   14|         42|
    |image_1_ce0                    |  20|          4|    1|          4|
    |image_1_ce1                    |  14|          3|    1|          3|
    |image_1_we0                    |   9|          2|    1|          2|
    |image_2_address0               |  20|          4|   14|         56|
    |image_2_address1               |  14|          3|   14|         42|
    |image_2_ce0                    |  20|          4|    1|          4|
    |image_2_ce1                    |  14|          3|    1|          3|
    |image_2_we0                    |   9|          2|    1|          2|
    |image_3_address0               |  20|          4|   14|         56|
    |image_3_address1               |  14|          3|   14|         42|
    |image_3_ce0                    |  20|          4|    1|          4|
    |image_3_ce1                    |  14|          3|    1|          3|
    |image_3_we0                    |   9|          2|    1|          2|
    |image_4_address0               |  20|          4|   14|         56|
    |image_4_address1               |  14|          3|   14|         42|
    |image_4_ce0                    |  20|          4|    1|          4|
    |image_4_ce1                    |  14|          3|    1|          3|
    |image_4_we0                    |   9|          2|    1|          2|
    |image_5_address0               |  20|          4|   14|         56|
    |image_5_address1               |  14|          3|   14|         42|
    |image_5_ce0                    |  20|          4|    1|          4|
    |image_5_ce1                    |  14|          3|    1|          3|
    |image_5_we0                    |   9|          2|    1|          2|
    |image_address0                 |  20|          4|   14|         56|
    |image_address1                 |  14|          3|   14|         42|
    |image_ce0                      |  20|          4|    1|          4|
    |image_ce1                      |  14|          3|    1|          3|
    |image_we0                      |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |max_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |max_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |max_out_TID_int_regslice       |   9|          2|    1|          2|
    |max_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |max_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |max_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |max_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |max_result_address0            |  14|          3|   14|         42|
    |max_result_ce0                 |  14|          3|    1|          3|
    |max_result_we0                 |   9|          2|    1|          2|
    |min_out_TDATA_int_regslice     |   9|          2|    8|         16|
    |min_out_TDEST_int_regslice     |   9|          2|    1|          2|
    |min_out_TID_int_regslice       |   9|          2|    1|          2|
    |min_out_TKEEP_int_regslice     |   9|          2|    1|          2|
    |min_out_TLAST_int_regslice     |   9|          2|    1|          2|
    |min_out_TSTRB_int_regslice     |   9|          2|    1|          2|
    |min_out_TUSER_int_regslice     |   9|          2|    1|          2|
    |min_result_address0            |  14|          3|   14|         42|
    |min_result_ce0                 |  14|          3|    1|          3|
    |min_result_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 996|        212|  375|       1224|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  13|   0|   13|          0|
    |avg_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |avg_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TID_reg                                                                    |   1|   0|    1|          0|
    |avg_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |avg_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |conv_out_TDATA_reg                                                                 |   8|   0|    8|          0|
    |conv_out_TDEST_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TID_reg                                                                   |   1|   0|    1|          0|
    |conv_out_TKEEP_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TLAST_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TSTRB_reg                                                                 |   1|   0|    1|          0|
    |conv_out_TUSER_reg                                                                 |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237_ap_start_reg    |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252_ap_start_reg   |   1|   0|    1|          0|
    |grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |img_height_read_reg_696                                                            |  32|   0|   32|          0|
    |img_width_read_reg_687                                                             |  32|   0|   32|          0|
    |lshr_ln95_2_reg_718                                                                |  31|   0|   31|          0|
    |lshr_ln96_2_reg_728                                                                |  31|   0|   31|          0|
    |max_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |max_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |max_out_TID_reg                                                                    |   1|   0|    1|          0|
    |max_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |max_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |max_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |max_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |min_out_TDATA_reg                                                                  |   8|   0|    8|          0|
    |min_out_TDEST_reg                                                                  |   1|   0|    1|          0|
    |min_out_TID_reg                                                                    |   1|   0|    1|          0|
    |min_out_TKEEP_reg                                                                  |   1|   0|    1|          0|
    |min_out_TLAST_reg                                                                  |   1|   0|    1|          0|
    |min_out_TSTRB_reg                                                                  |   1|   0|    1|          0|
    |min_out_TUSER_reg                                                                  |   1|   0|    1|          0|
    |mul_ln21_reg_806                                                                   |  64|   0|   64|          0|
    |mul_ln37_reg_833                                                                   |  61|   0|   61|          0|
    |mul_ln3_reg_780                                                                    |  62|   0|   62|          0|
    |mul_ln82_reg_868                                                                   |  60|   0|   60|          0|
    |out_h_reg_769                                                                      |  31|   0|   31|          0|
    |out_w_reg_821                                                                      |  31|   0|   31|          0|
    |select_ln37_1_reg_764                                                              |  32|   0|   32|          0|
    |select_ln37_reg_759                                                                |  32|   0|   32|          0|
    |select_ln53_1_reg_801                                                              |  31|   0|   31|          0|
    |select_ln53_reg_796                                                                |  31|   0|   31|          0|
    |smax1_reg_708                                                                      |  31|   0|   31|          0|
    |smax39_reg_838                                                                     |  30|   0|   30|          0|
    |smax40_reg_843                                                                     |  30|   0|   30|          0|
    |smax_reg_703                                                                       |  31|   0|   31|          0|
    |sub17_reg_750                                                                      |  32|   0|   32|          0|
    |sub199_reg_858                                                                     |  32|   0|   32|          0|
    |sub202_reg_863                                                                     |  32|   0|   32|          0|
    |sub_reg_743                                                                        |  32|   0|   32|          0|
    |tmp_5_reg_713                                                                      |   1|   0|    1|          0|
    |tmp_6_reg_723                                                                      |   1|   0|    1|          0|
    |trunc_ln95_reg_775                                                                 |  30|   0|   30|          0|
    |trunc_ln96_reg_828                                                                 |  30|   0|   30|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 947|   0|  947|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      process_images|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      process_images|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      process_images|  return value|
|in_stream_TDATA        |   in|    8|        axis|  in_stream_V_data_V|       pointer|
|in_stream_TVALID       |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TREADY       |  out|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TDEST        |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TKEEP        |   in|    1|        axis|  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB        |   in|    1|        axis|  in_stream_V_strb_V|       pointer|
|in_stream_TUSER        |   in|    1|        axis|  in_stream_V_user_V|       pointer|
|in_stream_TLAST        |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TID          |   in|    1|        axis|    in_stream_V_id_V|       pointer|
|conv_out_TDATA         |  out|    8|        axis|   conv_out_V_data_V|       pointer|
|conv_out_TVALID        |  out|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TREADY        |   in|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TDEST         |  out|    1|        axis|   conv_out_V_dest_V|       pointer|
|conv_out_TKEEP         |  out|    1|        axis|   conv_out_V_keep_V|       pointer|
|conv_out_TSTRB         |  out|    1|        axis|   conv_out_V_strb_V|       pointer|
|conv_out_TUSER         |  out|    1|        axis|   conv_out_V_user_V|       pointer|
|conv_out_TLAST         |  out|    1|        axis|   conv_out_V_last_V|       pointer|
|conv_out_TID           |  out|    1|        axis|     conv_out_V_id_V|       pointer|
|max_out_TDATA          |  out|    8|        axis|    max_out_V_data_V|       pointer|
|max_out_TVALID         |  out|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TREADY         |   in|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TDEST          |  out|    1|        axis|    max_out_V_dest_V|       pointer|
|max_out_TKEEP          |  out|    1|        axis|    max_out_V_keep_V|       pointer|
|max_out_TSTRB          |  out|    1|        axis|    max_out_V_strb_V|       pointer|
|max_out_TUSER          |  out|    1|        axis|    max_out_V_user_V|       pointer|
|max_out_TLAST          |  out|    1|        axis|    max_out_V_last_V|       pointer|
|max_out_TID            |  out|    1|        axis|      max_out_V_id_V|       pointer|
|min_out_TDATA          |  out|    8|        axis|    min_out_V_data_V|       pointer|
|min_out_TVALID         |  out|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TREADY         |   in|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TDEST          |  out|    1|        axis|    min_out_V_dest_V|       pointer|
|min_out_TKEEP          |  out|    1|        axis|    min_out_V_keep_V|       pointer|
|min_out_TSTRB          |  out|    1|        axis|    min_out_V_strb_V|       pointer|
|min_out_TUSER          |  out|    1|        axis|    min_out_V_user_V|       pointer|
|min_out_TLAST          |  out|    1|        axis|    min_out_V_last_V|       pointer|
|min_out_TID            |  out|    1|        axis|      min_out_V_id_V|       pointer|
|avg_out_TDATA          |  out|    8|        axis|    avg_out_V_data_V|       pointer|
|avg_out_TVALID         |  out|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TREADY         |   in|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TDEST          |  out|    1|        axis|    avg_out_V_dest_V|       pointer|
|avg_out_TKEEP          |  out|    1|        axis|    avg_out_V_keep_V|       pointer|
|avg_out_TSTRB          |  out|    1|        axis|    avg_out_V_strb_V|       pointer|
|avg_out_TUSER          |  out|    1|        axis|    avg_out_V_user_V|       pointer|
|avg_out_TLAST          |  out|    1|        axis|    avg_out_V_last_V|       pointer|
|avg_out_TID            |  out|    1|        axis|      avg_out_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

