
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/pa.fromNetlist.tcl
# create_project -name ETH1CFGEN1 -dir "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/planAhead_run_1" -part xc6slx9csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus spi_mcu/data_shreg<63 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 92184 kilobytes

Parsing EDIF File [./planAhead_run_1/ETH1CFGEN1.data/cache/main_ngc_2f6bd7e8.edif]
Finished Parsing EDIF File [./planAhead_run_1/ETH1CFGEN1.data/cache/main_ngc_2f6bd7e8.edif]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/main.ucf]
Finished Parsing UCF File [/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0812fe7c
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2924.609 ; gain = 173.203
set_property package_pin "" [get_ports [list  CLK]]
set_property package_pin "" [get_ports [list  MCU_GPIO1]]
set_property package_pin "" [get_ports [list  CLK]]
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
startgroup
set_property package_pin T18 [get_ports {test_LED[7]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {test_LED[6]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {test_LED[5]}]]
startgroup
set_property package_pin U18 [get_ports {test_LED[5]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {test_LED[4]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {test_LED[3]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {test_LED[2]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {test_LED[1]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {test_LED[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {test_LED[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[4]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[6]}]]
set_property iostandard LVCMOS33 [get_ports [list {test_LED[7]}]]
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
set_property iostandard LVCMOS33 [get_ports [list CLK]]
startgroup
set_property package_pin T4 [get_ports MCU_GPIO1]
endgroup
set_property iostandard LVCMOS33 [get_ports [list MCU_GPIO1]]
startgroup
set_property package_pin U7 [get_ports MCU_SPI_MISO]
endgroup
startgroup
set_property package_pin V7 [get_ports MCU_SPI_MOSI]
endgroup
startgroup
set_property package_pin R3 [get_ports MCU_SPI_NSS]
endgroup
startgroup
set_property package_pin V4 [get_ports MCU_SPI_SCK]
endgroup
set_property iostandard LVCMOS33 [get_ports [list MCU_SPI_SCK]]
set_property iostandard LVCMOS33 [get_ports [list MCU_SPI_NSS]]
set_property iostandard LVCMOS33 [get_ports [list MCU_SPI_MOSI]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan  8 00:10:33 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
