{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535089341618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535089341624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 24 12:42:21 2018 " "Processing started: Fri Aug 24 12:42:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535089341624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089341624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElevatorSimulation -c ElevatorSimulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElevatorSimulation -c ElevatorSimulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089341624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535089341951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535089341951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator4bits " "Found entity 1: Comparator4bits" {  } { { "Comparator4bits.v" "" { Text "D:/Quartus/ElevatorSimulation/Comparator4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdelay.v 1 1 " "Found 1 design units, including 1 entities, in source file counterdelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterDelay " "Found entity 1: CounterDelay" {  } { { "CounterDelay.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterDelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_flipflop " "Found entity 1: T_flipflop" {  } { { "T_flipflop.v" "" { Text "D:/Quartus/ElevatorSimulation/T_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallcounter1.v 1 1 " "Found 1 design units, including 1 entities, in source file smallcounter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmallCounter1 " "Found entity 1: SmallCounter1" {  } { { "SmallCounter1.v" "" { Text "D:/Quartus/ElevatorSimulation/SmallCounter1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "Register8bit.v" "" { Text "D:/Quartus/ElevatorSimulation/Register8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.v" "" { Text "D:/Quartus/ElevatorSimulation/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2 " "Found entity 1: fulladder2" {  } { { "fulladder2.v" "" { Text "D:/Quartus/ElevatorSimulation/fulladder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayled.v 1 1 " "Found 1 design units, including 1 entities, in source file displayled.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayLED " "Found entity 1: DisplayLED" {  } { { "DisplayLED.v" "" { Text "D:/Quartus/ElevatorSimulation/DisplayLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydirection.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydirection.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDirection " "Found entity 1: DisplayDirection" {  } { { "DisplayDirection.v" "" { Text "D:/Quartus/ElevatorSimulation/DisplayDirection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop_RST " "Found entity 1: D_flipflop_RST" {  } { { "D_flipflop_RST.v" "" { Text "D:/Quartus/ElevatorSimulation/D_flipflop_RST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterstagebin.v 1 1 " "Found 1 design units, including 1 entities, in source file counterstagebin.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterStageBin " "Found entity 1: CounterStageBin" {  } { { "CounterStageBin.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterStageBin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterstage1.v 1 1 " "Found 1 design units, including 1 entities, in source file counterstage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterStage1 " "Found entity 1: CounterStage1" {  } { { "CounterStage1.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterStage1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "D:/Quartus/ElevatorSimulation/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuita.v 1 1 " "Found 1 design units, including 1 entities, in source file circuita.v" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitA " "Found entity 1: CircuitA" {  } { { "CircuitA.v" "" { Text "D:/Quartus/ElevatorSimulation/CircuitA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changetobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file changetobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 changetoBCD " "Found entity 1: changetoBCD" {  } { { "changetoBCD.v" "" { Text "D:/Quartus/ElevatorSimulation/changetoBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changeto7segment .v 1 1 " "Found 1 design units, including 1 entities, in source file changeto7segment .v" { { "Info" "ISGN_ENTITY_NAME" "1 changeTo7Segment " "Found entity 1: changeTo7Segment" {  } { { "changeTo7Segment .v" "" { Text "D:/Quartus/ElevatorSimulation/changeTo7Segment .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7segment " "Found entity 1: BCD_to_7segment" {  } { { "BCD_to_7segment.v" "" { Text "D:/Quartus/ElevatorSimulation/BCD_to_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bits_single.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bits_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4bits_single " "Found entity 1: adder4bits_single" {  } { { "adder4bits_single.v" "" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterstage.v 1 1 " "Found 1 design units, including 1 entities, in source file counterstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterStage " "Found entity 1: CounterStage" {  } { { "CounterStage.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.v 1 1 " "Found 1 design units, including 1 entities, in source file test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test1 " "Found entity 1: Test1" {  } { { "Test1.v" "" { Text "D:/Quartus/ElevatorSimulation/Test1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octal_4_mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file octal_4_mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Octal_4_mux_1 " "Found entity 1: Octal_4_mux_1" {  } { { "Octal_4_mux_1.v" "" { Text "D:/Quartus/ElevatorSimulation/Octal_4_mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2bits " "Found entity 1: counter2bits" {  } { { "counter2bits.v" "" { Text "D:/Quartus/ElevatorSimulation/counter2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octal_1_demux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file octal_1_demux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Octal_1_demux_4 " "Found entity 1: Octal_1_demux_4" {  } { { "Octal_1_demux_4.v" "" { Text "D:/Quartus/ElevatorSimulation/Octal_1_demux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RingCounter.v(5) " "Verilog HDL information at RingCounter.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "RingCounter.v" "" { Text "D:/Quartus/ElevatorSimulation/RingCounter.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1535089352521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "RingCounter.v" "" { Text "D:/Quartus/ElevatorSimulation/RingCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1_demux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file register_1_demux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_1_demux_4 " "Found entity 1: Register_1_demux_4" {  } { { "Register_1_demux_4.v" "" { Text "D:/Quartus/ElevatorSimulation/Register_1_demux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermultiinput.v 1 1 " "Found 1 design units, including 1 entities, in source file registermultiinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterMultiInput " "Found entity 1: RegisterMultiInput" {  } { { "RegisterMultiInput.v" "" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_4_mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file one_4_mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_4_mux_1 " "Found entity 1: one_4_mux_1" {  } { { "one_4_mux_1.v" "" { Text "D:/Quartus/ElevatorSimulation/one_4_mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test2 " "Found entity 1: Test2" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdirection.v 1 1 " "Found 1 design units, including 1 entities, in source file testdirection.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestDirection " "Found entity 1: TestDirection" {  } { { "TestDirection.v" "" { Text "D:/Quartus/ElevatorSimulation/TestDirection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535089352526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089352526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x adder4bits_single.v(9) " "Verilog HDL Implicit Net warning at adder4bits_single.v(9): created implicit net for \"x\"" {  } { { "adder4bits_single.v" "" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select RegisterMultiInput.v(21) " "Verilog HDL Implicit Net warning at RegisterMultiInput.v(21): created implicit net for \"select\"" {  } { { "RegisterMultiInput.v" "" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test2 " "Elaborating entity \"Test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535089352556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterMultiInput RegisterMultiInput:Register " "Elaborating entity \"RegisterMultiInput\" for hierarchy \"RegisterMultiInput:Register\"" {  } { { "Test2.v" "Register" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1_demux_4 RegisterMultiInput:Register\|Register_1_demux_4:demux " "Elaborating entity \"Register_1_demux_4\" for hierarchy \"RegisterMultiInput:Register\|Register_1_demux_4:demux\"" {  } { { "RegisterMultiInput.v" "demux" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter RegisterMultiInput:Register\|Register_1_demux_4:demux\|RingCounter:Counter " "Elaborating entity \"RingCounter\" for hierarchy \"RegisterMultiInput:Register\|Register_1_demux_4:demux\|RingCounter:Counter\"" {  } { { "Register_1_demux_4.v" "Counter" { Text "D:/Quartus/ElevatorSimulation/Register_1_demux_4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop_RST RegisterMultiInput:Register\|Register_1_demux_4:demux\|D_flipflop_RST:D00 " "Elaborating entity \"D_flipflop_RST\" for hierarchy \"RegisterMultiInput:Register\|Register_1_demux_4:demux\|D_flipflop_RST:D00\"" {  } { { "Register_1_demux_4.v" "D00" { Text "D:/Quartus/ElevatorSimulation/Register_1_demux_4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_4_mux_1 RegisterMultiInput:Register\|one_4_mux_1:muxselect " "Elaborating entity \"one_4_mux_1\" for hierarchy \"RegisterMultiInput:Register\|one_4_mux_1:muxselect\"" {  } { { "RegisterMultiInput.v" "muxselect" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352569 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "one_4_mux_1.v(11) " "Verilog HDL Case Statement warning at one_4_mux_1.v(11): case item expression never matches the case expression" {  } { { "one_4_mux_1.v" "" { Text "D:/Quartus/ElevatorSimulation/one_4_mux_1.v" 11 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1535089352569 "|RegisterMultiInput|one_4_mux_1:muxselect"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "one_4_mux_1.v(12) " "Verilog HDL Case Statement warning at one_4_mux_1.v(12): case item expression never matches the case expression" {  } { { "one_4_mux_1.v" "" { Text "D:/Quartus/ElevatorSimulation/one_4_mux_1.v" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1535089352570 "|RegisterMultiInput|one_4_mux_1:muxselect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2bits RegisterMultiInput:Register\|counter2bits:Counter " "Elaborating entity \"counter2bits\" for hierarchy \"RegisterMultiInput:Register\|counter2bits:Counter\"" {  } { { "RegisterMultiInput.v" "Counter" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter2bits.v(6) " "Verilog HDL assignment warning at counter2bits.v(6): truncated value with size 32 to match size of target (2)" {  } { { "counter2bits.v" "" { Text "D:/Quartus/ElevatorSimulation/counter2bits.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535089352571 "|counter2bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Octal_4_mux_1 RegisterMultiInput:Register\|Octal_4_mux_1:mux " "Elaborating entity \"Octal_4_mux_1\" for hierarchy \"RegisterMultiInput:Register\|Octal_4_mux_1:mux\"" {  } { { "RegisterMultiInput.v" "mux" { Text "D:/Quartus/ElevatorSimulation/RegisterMultiInput.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:Comparator " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:Comparator\"" {  } { { "Test2.v" "Comparator" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator4bits Comparator:Comparator\|Comparator4bits:SmallBit " "Elaborating entity \"Comparator4bits\" for hierarchy \"Comparator:Comparator\|Comparator4bits:SmallBit\"" {  } { { "Comparator.v" "SmallBit" { Text "D:/Quartus/ElevatorSimulation/Comparator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA CircuitA:LogicCircuit " "Elaborating entity \"CircuitA\" for hierarchy \"CircuitA:LogicCircuit\"" {  } { { "Test2.v" "LogicCircuit" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterStage CounterStage:CounterStage " "Elaborating entity \"CounterStage\" for hierarchy \"CounterStage:CounterStage\"" {  } { { "Test2.v" "CounterStage" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CounterStage.v(13) " "Verilog HDL assignment warning at CounterStage.v(13): truncated value with size 32 to match size of target (7)" {  } { { "CounterStage.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterStage.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535089352576 "|Test1|CounterStage:CounterStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CounterStage.v(14) " "Verilog HDL assignment warning at CounterStage.v(14): truncated value with size 32 to match size of target (7)" {  } { { "CounterStage.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterStage.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535089352576 "|Test1|CounterStage:CounterStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changetoBCD CounterStage:CounterStage\|changetoBCD:ChangetoBCD " "Elaborating entity \"changetoBCD\" for hierarchy \"CounterStage:CounterStage\|changetoBCD:ChangetoBCD\"" {  } { { "CounterStage.v" "ChangetoBCD" { Text "D:/Quartus/ElevatorSimulation/CounterStage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits_single CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0 " "Elaborating entity \"adder4bits_single\" for hierarchy \"CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0\"" {  } { { "changetoBCD.v" "ADDS0" { Text "D:/Quartus/ElevatorSimulation/changetoBCD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2 CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1 " "Elaborating entity \"fulladder2\" for hierarchy \"CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\"" {  } { { "adder4bits_single.v" "add1" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"CounterStage:CounterStage\|changetoBCD:ChangetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\|halfadder:HA1\"" {  } { { "fulladder2.v" "HA1" { Text "D:/Quartus/ElevatorSimulation/fulladder2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterDelay CounterDelay:CounterDelay " "Elaborating entity \"CounterDelay\" for hierarchy \"CounterDelay:CounterDelay\"" {  } { { "Test2.v" "CounterDelay" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CounterDelay.v(18) " "Verilog HDL assignment warning at CounterDelay.v(18): truncated value with size 32 to match size of target (4)" {  } { { "CounterDelay.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterDelay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1535089352599 "|Test1|CounterDelay:CounterDelay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayLED DisplayLED:Display " "Elaborating entity \"DisplayLED\" for hierarchy \"DisplayLED:Display\"" {  } { { "Test2.v" "Display" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7segment DisplayLED:Display\|BCD_to_7segment:Stage0 " "Elaborating entity \"BCD_to_7segment\" for hierarchy \"DisplayLED:Display\|BCD_to_7segment:Stage0\"" {  } { { "DisplayLED.v" "Stage0" { Text "D:/Quartus/ElevatorSimulation/DisplayLED.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDirection DisplayLED:Display\|DisplayDirection:Direction " "Elaborating entity \"DisplayDirection\" for hierarchy \"DisplayLED:Display\|DisplayDirection:Direction\"" {  } { { "DisplayLED.v" "Direction" { Text "D:/Quartus/ElevatorSimulation/DisplayLED.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089352603 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535089352679 "|Test2|CounterStage:CounterStage|changetoBCD:ChangetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535089352679 "|Test2|CounterStage:CounterStage|changetoBCD:ChangetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/Quartus/ElevatorSimulation/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1535089352681 "|Test2|CounterStage:CounterStage|changetoBCD:ChangetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1535089353490 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CounterDelay.v" "" { Text "D:/Quartus/ElevatorSimulation/CounterDelay.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1535089353499 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1535089353499 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535089354299 "|Test2|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535089354299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535089354381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535089354738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/ElevatorSimulation/output_files/ElevatorSimulation.map.smsg " "Generated suppressed messages file D:/Quartus/ElevatorSimulation/output_files/ElevatorSimulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089354807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535089355056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535089355056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Test2.v" "" { Text "D:/Quartus/ElevatorSimulation/Test2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535089355136 "|Test2|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535089355136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535089355137 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535089355137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535089355137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535089355137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535089355229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 12:42:35 2018 " "Processing ended: Fri Aug 24 12:42:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535089355229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535089355229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535089355229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535089355229 ""}
