[
	{
		"original_line": "      I(vref, vout) <+ V(cout, vref)/rout;", 
		"bug_line": "      I(vref, vout) <+ V(cout, vref)/rout",
		"error_description": "Missing semicolon at the end of the current contribution statement"
	},
	{
		"original_line": "   real gm_nom;", 
		"bug_line": "   real gm_nom",
		"error_description": "Missing semicolon at the end of the variable declaration statement, which violates VerilogA syntax rules requiring semicolons to terminate statements."
	},
	{
		"original_line": "   real r1;", 
		"bug_line": "   reel r1;",
		"error_description": "Misspelled keyword 'reel' instead of 'real' for data type declaration, causing an undefined type syntax error."
	},
	{
		"original_line": "         I(cout, vref) <+ V(cout, vref)/r1;", 
		"bug_line": "         I(cout, vref) <+ V(cout vref)/r1;",
		"error_description": "Missing comma between arguments in V() function call. VerilogA requires commas to separate function arguments, causing a syntax error when omitted."
	},
	{
		"original_line": "parameter real freq_unitygain  = 1.0e6;", 
		"bug_line": "parameter real freq_unitygain  = 1.0e6",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "	 c1 = iin_max/(slew_rate);", 
		"bug_line": "	 c1 = iin_max/(slew_rate)",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "         I(vref, cout) <+ iin_max;", 
		"bug_line": "         I(vref, cout) <+ iin_max",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "        I(cout, vref) <+ gm_nom*(V(vout, vspply_n)-vsoft); ", 
		"bug_line": "        I(cout, vref) <+ gm_nom*(V(vout, vspply_n)-vsoft) ",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "      I(vref, vin_n) <+ ibias;", 
		"bug_line": "      I(vref, vin_n) <+ ibias",
		"error_description": "Missing semicolon at end of statement. VerilogA requires all analog block statements to terminate with semicolons."
	},
	{
		"original_line": "         if (V(vout) > (V(vspply_p) - vsoft))", 
		"bug_line": "         if (V(vout) > (V(vspply_p) - vsoft)",
		"error_description": "Missing closing parenthesis for the entire condition expression, creating mismatched parentheses as the opening '(' at the start of the condition lacks a corresponding closing ')'."
	},
	{
		"original_line": "parameter real rin = 1e6;", 
		"bug_line": "parameter real rin = 1e6",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "   real gm_nom;", 
		"bug_line": "   real gm_nom",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as Verilog-A requires semicolons to terminate declarations."
	},
	{
		"original_line": "      if (vin_val > vmax_in)", 
		"bug_line": "      if (vin_val > vmax_in",
		"error_description": "Missing closing parenthesis for the condition in the if statement"
	},
	{
		"original_line": "   real vin_val;", 
		"bug_line": "   real vin_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "inout vout, vin_p, vin_n;", 
		"bug_line": "inout vout vin_p, vin_n;",
		"error_description": "Missing comma between port identifiers 'vout' and 'vin_p', causing syntax error where multiple identifiers appear without separation in port declaration."
	},
	{
		"original_line": "      I(vref, vin_n) <+ ibias;", 
		"bug_line": "      I(vref, vin_n) <+ ibias",
		"error_description": "Missing semicolon at the end of the statement. Verilog-A requires every analog statement to terminate with a semicolon."
	},
	{
		"original_line": "   real vin_val;", 
		"bug_line": "   real vin_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement. Verilog-A requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "   if (V(vout) > (V(vspply_p) - vsoft))", 
		"bug_line": "   if (V(vout) > (V(vspply_p) - vsoft)",
		"error_description": "Missing closing parenthesis for the if condition, causing an unmatched parenthesis error. The condition lacks the final ')' to properly close the logical expression."
	},
	{
		"original_line": "         I(vref, cout) <+ -iin_max;", 
		"bug_line": "         I(vref, cout) <+ -iin_max",
		"error_description": "Missing semicolon at the end of the statement causes a syntax error as the parser expects a semicolon before the 'else' keyword on the next line."
	},
	{
		"original_line": "   real gm_nom;", 
		"bug_line": "   real gm_nom",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as VerilogA requires explicit statement termination."
	}
]