|Register_File
Read_Data1[0] <= reading1[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[1] <= reading1[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[2] <= reading1[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[3] <= reading1[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[4] <= reading1[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[5] <= reading1[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[6] <= reading1[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[7] <= reading1[7].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[8] <= reading1[8].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[9] <= reading1[9].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[10] <= reading1[10].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[11] <= reading1[11].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[12] <= reading1[12].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[13] <= reading1[13].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[14] <= reading1[14].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[15] <= reading1[15].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[16] <= reading1[16].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[17] <= reading1[17].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[18] <= reading1[18].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[19] <= reading1[19].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[20] <= reading1[20].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[21] <= reading1[21].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[22] <= reading1[22].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[23] <= reading1[23].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[24] <= reading1[24].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[25] <= reading1[25].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[26] <= reading1[26].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[27] <= reading1[27].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[28] <= reading1[28].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[29] <= reading1[29].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[30] <= reading1[30].DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[31] <= reading1[31].DB_MAX_OUTPUT_PORT_TYPE
Read_Reg_Num_1[0] => mux8_1:inst125.Select[0]
Read_Reg_Num_1[0] => mux8_1:inst40.Select[0]
Read_Reg_Num_1[0] => mux8_1:inst41.Select[0]
Read_Reg_Num_1[0] => mux8_1:inst42.Select[0]
Read_Reg_Num_1[1] => mux8_1:inst125.Select[1]
Read_Reg_Num_1[1] => mux8_1:inst40.Select[1]
Read_Reg_Num_1[1] => mux8_1:inst41.Select[1]
Read_Reg_Num_1[1] => mux8_1:inst42.Select[1]
Read_Reg_Num_1[2] => mux8_1:inst125.Select[2]
Read_Reg_Num_1[2] => mux8_1:inst40.Select[2]
Read_Reg_Num_1[2] => mux8_1:inst41.Select[2]
Read_Reg_Num_1[2] => mux8_1:inst42.Select[2]
Read_Reg_Num_1[3] => mux2_1:inst123.Select
Read_Reg_Num_1[3] => mux2_1:inst43.Select
Read_Reg_Num_1[4] => mux2_1:inst44.Select
Clock => reg_32bit:inst33.CLK
Clock => reg_32bit:inst32.CLK
Clock => reg_32bit:inst31.CLK
Clock => reg_32bit:inst30.CLK
Clock => reg_32bit:inst29.CLK
Clock => reg_32bit:inst28.CLK
Clock => reg_32bit:inst27.CLK
Clock => reg_32bit:inst26.CLK
Clock => reg_32bit:inst25.CLK
Clock => reg_32bit:inst24.CLK
Clock => reg_32bit:inst23.CLK
Clock => reg_32bit:inst22.CLK
Clock => reg_32bit:inst21.CLK
Clock => reg_32bit:inst20.CLK
Clock => reg_32bit:inst19.CLK
Clock => reg_32bit:inst18.CLK
Clock => reg_32bit:inst17.CLK
Clock => reg_32bit:inst16.CLK
Clock => reg_32bit:inst15.CLK
Clock => reg_32bit:inst14.CLK
Clock => reg_32bit:inst13.CLK
Clock => reg_32bit:inst12.CLK
Clock => reg_32bit:inst11.CLK
Clock => reg_32bit:inst10.CLK
Clock => reg_32bit:inst9.CLK
Clock => reg_32bit:inst8.CLK
Clock => reg_32bit:inst7.CLK
Clock => reg_32bit:inst6.CLK
Clock => reg_32bit:inst5.CLK
Clock => reg_32bit:inst4.CLK
Clock => reg_32bit:inst3.CLK
Clock => reg_32bit:inst2.CLK
Clear => reg_32bit:inst33.Clear
Clear => reg_32bit:inst32.Clear
Clear => reg_32bit:inst31.Clear
Clear => reg_32bit:inst30.Clear
Clear => reg_32bit:inst29.Clear
Clear => reg_32bit:inst28.Clear
Clear => reg_32bit:inst27.Clear
Clear => reg_32bit:inst26.Clear
Clear => reg_32bit:inst25.Clear
Clear => reg_32bit:inst24.Clear
Clear => reg_32bit:inst23.Clear
Clear => reg_32bit:inst22.Clear
Clear => reg_32bit:inst21.Clear
Clear => reg_32bit:inst20.Clear
Clear => reg_32bit:inst19.Clear
Clear => reg_32bit:inst18.Clear
Clear => reg_32bit:inst17.Clear
Clear => reg_32bit:inst16.Clear
Clear => reg_32bit:inst15.Clear
Clear => reg_32bit:inst14.Clear
Clear => reg_32bit:inst13.Clear
Clear => reg_32bit:inst12.Clear
Clear => reg_32bit:inst11.Clear
Clear => reg_32bit:inst10.Clear
Clear => reg_32bit:inst9.Clear
Clear => reg_32bit:inst8.Clear
Clear => reg_32bit:inst7.Clear
Clear => reg_32bit:inst6.Clear
Clear => reg_32bit:inst5.Clear
Clear => reg_32bit:inst4.Clear
Clear => reg_32bit:inst3.Clear
Clear => reg_32bit:inst2.Clear
Reg_Write => LPM_DECODE:inst.enable
Write_Reg_Num[0] => LPM_DECODE:inst.data[0]
Write_Reg_Num[1] => LPM_DECODE:inst.data[1]
Write_Reg_Num[2] => LPM_DECODE:inst.data[2]
Write_Reg_Num[3] => LPM_DECODE:inst.data[3]
Write_Reg_Num[4] => LPM_DECODE:inst.data[4]
Write_Data[0] => reg_32bit:inst33.D[0]
Write_Data[0] => reg_32bit:inst32.D[0]
Write_Data[0] => reg_32bit:inst31.D[0]
Write_Data[0] => reg_32bit:inst30.D[0]
Write_Data[0] => reg_32bit:inst29.D[0]
Write_Data[0] => reg_32bit:inst28.D[0]
Write_Data[0] => reg_32bit:inst27.D[0]
Write_Data[0] => reg_32bit:inst26.D[0]
Write_Data[0] => reg_32bit:inst25.D[0]
Write_Data[0] => reg_32bit:inst24.D[0]
Write_Data[0] => reg_32bit:inst23.D[0]
Write_Data[0] => reg_32bit:inst22.D[0]
Write_Data[0] => reg_32bit:inst21.D[0]
Write_Data[0] => reg_32bit:inst20.D[0]
Write_Data[0] => reg_32bit:inst19.D[0]
Write_Data[0] => reg_32bit:inst18.D[0]
Write_Data[0] => reg_32bit:inst17.D[0]
Write_Data[0] => reg_32bit:inst16.D[0]
Write_Data[0] => reg_32bit:inst15.D[0]
Write_Data[0] => reg_32bit:inst14.D[0]
Write_Data[0] => reg_32bit:inst13.D[0]
Write_Data[0] => reg_32bit:inst12.D[0]
Write_Data[0] => reg_32bit:inst11.D[0]
Write_Data[0] => reg_32bit:inst10.D[0]
Write_Data[0] => reg_32bit:inst9.D[0]
Write_Data[0] => reg_32bit:inst8.D[0]
Write_Data[0] => reg_32bit:inst7.D[0]
Write_Data[0] => reg_32bit:inst6.D[0]
Write_Data[0] => reg_32bit:inst5.D[0]
Write_Data[0] => reg_32bit:inst4.D[0]
Write_Data[0] => reg_32bit:inst3.D[0]
Write_Data[0] => reg_32bit:inst2.D[0]
Write_Data[1] => reg_32bit:inst33.D[1]
Write_Data[1] => reg_32bit:inst32.D[1]
Write_Data[1] => reg_32bit:inst31.D[1]
Write_Data[1] => reg_32bit:inst30.D[1]
Write_Data[1] => reg_32bit:inst29.D[1]
Write_Data[1] => reg_32bit:inst28.D[1]
Write_Data[1] => reg_32bit:inst27.D[1]
Write_Data[1] => reg_32bit:inst26.D[1]
Write_Data[1] => reg_32bit:inst25.D[1]
Write_Data[1] => reg_32bit:inst24.D[1]
Write_Data[1] => reg_32bit:inst23.D[1]
Write_Data[1] => reg_32bit:inst22.D[1]
Write_Data[1] => reg_32bit:inst21.D[1]
Write_Data[1] => reg_32bit:inst20.D[1]
Write_Data[1] => reg_32bit:inst19.D[1]
Write_Data[1] => reg_32bit:inst18.D[1]
Write_Data[1] => reg_32bit:inst17.D[1]
Write_Data[1] => reg_32bit:inst16.D[1]
Write_Data[1] => reg_32bit:inst15.D[1]
Write_Data[1] => reg_32bit:inst14.D[1]
Write_Data[1] => reg_32bit:inst13.D[1]
Write_Data[1] => reg_32bit:inst12.D[1]
Write_Data[1] => reg_32bit:inst11.D[1]
Write_Data[1] => reg_32bit:inst10.D[1]
Write_Data[1] => reg_32bit:inst9.D[1]
Write_Data[1] => reg_32bit:inst8.D[1]
Write_Data[1] => reg_32bit:inst7.D[1]
Write_Data[1] => reg_32bit:inst6.D[1]
Write_Data[1] => reg_32bit:inst5.D[1]
Write_Data[1] => reg_32bit:inst4.D[1]
Write_Data[1] => reg_32bit:inst3.D[1]
Write_Data[1] => reg_32bit:inst2.D[1]
Write_Data[2] => reg_32bit:inst33.D[2]
Write_Data[2] => reg_32bit:inst32.D[2]
Write_Data[2] => reg_32bit:inst31.D[2]
Write_Data[2] => reg_32bit:inst30.D[2]
Write_Data[2] => reg_32bit:inst29.D[2]
Write_Data[2] => reg_32bit:inst28.D[2]
Write_Data[2] => reg_32bit:inst27.D[2]
Write_Data[2] => reg_32bit:inst26.D[2]
Write_Data[2] => reg_32bit:inst25.D[2]
Write_Data[2] => reg_32bit:inst24.D[2]
Write_Data[2] => reg_32bit:inst23.D[2]
Write_Data[2] => reg_32bit:inst22.D[2]
Write_Data[2] => reg_32bit:inst21.D[2]
Write_Data[2] => reg_32bit:inst20.D[2]
Write_Data[2] => reg_32bit:inst19.D[2]
Write_Data[2] => reg_32bit:inst18.D[2]
Write_Data[2] => reg_32bit:inst17.D[2]
Write_Data[2] => reg_32bit:inst16.D[2]
Write_Data[2] => reg_32bit:inst15.D[2]
Write_Data[2] => reg_32bit:inst14.D[2]
Write_Data[2] => reg_32bit:inst13.D[2]
Write_Data[2] => reg_32bit:inst12.D[2]
Write_Data[2] => reg_32bit:inst11.D[2]
Write_Data[2] => reg_32bit:inst10.D[2]
Write_Data[2] => reg_32bit:inst9.D[2]
Write_Data[2] => reg_32bit:inst8.D[2]
Write_Data[2] => reg_32bit:inst7.D[2]
Write_Data[2] => reg_32bit:inst6.D[2]
Write_Data[2] => reg_32bit:inst5.D[2]
Write_Data[2] => reg_32bit:inst4.D[2]
Write_Data[2] => reg_32bit:inst3.D[2]
Write_Data[2] => reg_32bit:inst2.D[2]
Write_Data[3] => reg_32bit:inst33.D[3]
Write_Data[3] => reg_32bit:inst32.D[3]
Write_Data[3] => reg_32bit:inst31.D[3]
Write_Data[3] => reg_32bit:inst30.D[3]
Write_Data[3] => reg_32bit:inst29.D[3]
Write_Data[3] => reg_32bit:inst28.D[3]
Write_Data[3] => reg_32bit:inst27.D[3]
Write_Data[3] => reg_32bit:inst26.D[3]
Write_Data[3] => reg_32bit:inst25.D[3]
Write_Data[3] => reg_32bit:inst24.D[3]
Write_Data[3] => reg_32bit:inst23.D[3]
Write_Data[3] => reg_32bit:inst22.D[3]
Write_Data[3] => reg_32bit:inst21.D[3]
Write_Data[3] => reg_32bit:inst20.D[3]
Write_Data[3] => reg_32bit:inst19.D[3]
Write_Data[3] => reg_32bit:inst18.D[3]
Write_Data[3] => reg_32bit:inst17.D[3]
Write_Data[3] => reg_32bit:inst16.D[3]
Write_Data[3] => reg_32bit:inst15.D[3]
Write_Data[3] => reg_32bit:inst14.D[3]
Write_Data[3] => reg_32bit:inst13.D[3]
Write_Data[3] => reg_32bit:inst12.D[3]
Write_Data[3] => reg_32bit:inst11.D[3]
Write_Data[3] => reg_32bit:inst10.D[3]
Write_Data[3] => reg_32bit:inst9.D[3]
Write_Data[3] => reg_32bit:inst8.D[3]
Write_Data[3] => reg_32bit:inst7.D[3]
Write_Data[3] => reg_32bit:inst6.D[3]
Write_Data[3] => reg_32bit:inst5.D[3]
Write_Data[3] => reg_32bit:inst4.D[3]
Write_Data[3] => reg_32bit:inst3.D[3]
Write_Data[3] => reg_32bit:inst2.D[3]
Write_Data[4] => reg_32bit:inst33.D[4]
Write_Data[4] => reg_32bit:inst32.D[4]
Write_Data[4] => reg_32bit:inst31.D[4]
Write_Data[4] => reg_32bit:inst30.D[4]
Write_Data[4] => reg_32bit:inst29.D[4]
Write_Data[4] => reg_32bit:inst28.D[4]
Write_Data[4] => reg_32bit:inst27.D[4]
Write_Data[4] => reg_32bit:inst26.D[4]
Write_Data[4] => reg_32bit:inst25.D[4]
Write_Data[4] => reg_32bit:inst24.D[4]
Write_Data[4] => reg_32bit:inst23.D[4]
Write_Data[4] => reg_32bit:inst22.D[4]
Write_Data[4] => reg_32bit:inst21.D[4]
Write_Data[4] => reg_32bit:inst20.D[4]
Write_Data[4] => reg_32bit:inst19.D[4]
Write_Data[4] => reg_32bit:inst18.D[4]
Write_Data[4] => reg_32bit:inst17.D[4]
Write_Data[4] => reg_32bit:inst16.D[4]
Write_Data[4] => reg_32bit:inst15.D[4]
Write_Data[4] => reg_32bit:inst14.D[4]
Write_Data[4] => reg_32bit:inst13.D[4]
Write_Data[4] => reg_32bit:inst12.D[4]
Write_Data[4] => reg_32bit:inst11.D[4]
Write_Data[4] => reg_32bit:inst10.D[4]
Write_Data[4] => reg_32bit:inst9.D[4]
Write_Data[4] => reg_32bit:inst8.D[4]
Write_Data[4] => reg_32bit:inst7.D[4]
Write_Data[4] => reg_32bit:inst6.D[4]
Write_Data[4] => reg_32bit:inst5.D[4]
Write_Data[4] => reg_32bit:inst4.D[4]
Write_Data[4] => reg_32bit:inst3.D[4]
Write_Data[4] => reg_32bit:inst2.D[4]
Write_Data[5] => reg_32bit:inst33.D[5]
Write_Data[5] => reg_32bit:inst32.D[5]
Write_Data[5] => reg_32bit:inst31.D[5]
Write_Data[5] => reg_32bit:inst30.D[5]
Write_Data[5] => reg_32bit:inst29.D[5]
Write_Data[5] => reg_32bit:inst28.D[5]
Write_Data[5] => reg_32bit:inst27.D[5]
Write_Data[5] => reg_32bit:inst26.D[5]
Write_Data[5] => reg_32bit:inst25.D[5]
Write_Data[5] => reg_32bit:inst24.D[5]
Write_Data[5] => reg_32bit:inst23.D[5]
Write_Data[5] => reg_32bit:inst22.D[5]
Write_Data[5] => reg_32bit:inst21.D[5]
Write_Data[5] => reg_32bit:inst20.D[5]
Write_Data[5] => reg_32bit:inst19.D[5]
Write_Data[5] => reg_32bit:inst18.D[5]
Write_Data[5] => reg_32bit:inst17.D[5]
Write_Data[5] => reg_32bit:inst16.D[5]
Write_Data[5] => reg_32bit:inst15.D[5]
Write_Data[5] => reg_32bit:inst14.D[5]
Write_Data[5] => reg_32bit:inst13.D[5]
Write_Data[5] => reg_32bit:inst12.D[5]
Write_Data[5] => reg_32bit:inst11.D[5]
Write_Data[5] => reg_32bit:inst10.D[5]
Write_Data[5] => reg_32bit:inst9.D[5]
Write_Data[5] => reg_32bit:inst8.D[5]
Write_Data[5] => reg_32bit:inst7.D[5]
Write_Data[5] => reg_32bit:inst6.D[5]
Write_Data[5] => reg_32bit:inst5.D[5]
Write_Data[5] => reg_32bit:inst4.D[5]
Write_Data[5] => reg_32bit:inst3.D[5]
Write_Data[5] => reg_32bit:inst2.D[5]
Write_Data[6] => reg_32bit:inst33.D[6]
Write_Data[6] => reg_32bit:inst32.D[6]
Write_Data[6] => reg_32bit:inst31.D[6]
Write_Data[6] => reg_32bit:inst30.D[6]
Write_Data[6] => reg_32bit:inst29.D[6]
Write_Data[6] => reg_32bit:inst28.D[6]
Write_Data[6] => reg_32bit:inst27.D[6]
Write_Data[6] => reg_32bit:inst26.D[6]
Write_Data[6] => reg_32bit:inst25.D[6]
Write_Data[6] => reg_32bit:inst24.D[6]
Write_Data[6] => reg_32bit:inst23.D[6]
Write_Data[6] => reg_32bit:inst22.D[6]
Write_Data[6] => reg_32bit:inst21.D[6]
Write_Data[6] => reg_32bit:inst20.D[6]
Write_Data[6] => reg_32bit:inst19.D[6]
Write_Data[6] => reg_32bit:inst18.D[6]
Write_Data[6] => reg_32bit:inst17.D[6]
Write_Data[6] => reg_32bit:inst16.D[6]
Write_Data[6] => reg_32bit:inst15.D[6]
Write_Data[6] => reg_32bit:inst14.D[6]
Write_Data[6] => reg_32bit:inst13.D[6]
Write_Data[6] => reg_32bit:inst12.D[6]
Write_Data[6] => reg_32bit:inst11.D[6]
Write_Data[6] => reg_32bit:inst10.D[6]
Write_Data[6] => reg_32bit:inst9.D[6]
Write_Data[6] => reg_32bit:inst8.D[6]
Write_Data[6] => reg_32bit:inst7.D[6]
Write_Data[6] => reg_32bit:inst6.D[6]
Write_Data[6] => reg_32bit:inst5.D[6]
Write_Data[6] => reg_32bit:inst4.D[6]
Write_Data[6] => reg_32bit:inst3.D[6]
Write_Data[6] => reg_32bit:inst2.D[6]
Write_Data[7] => reg_32bit:inst33.D[7]
Write_Data[7] => reg_32bit:inst32.D[7]
Write_Data[7] => reg_32bit:inst31.D[7]
Write_Data[7] => reg_32bit:inst30.D[7]
Write_Data[7] => reg_32bit:inst29.D[7]
Write_Data[7] => reg_32bit:inst28.D[7]
Write_Data[7] => reg_32bit:inst27.D[7]
Write_Data[7] => reg_32bit:inst26.D[7]
Write_Data[7] => reg_32bit:inst25.D[7]
Write_Data[7] => reg_32bit:inst24.D[7]
Write_Data[7] => reg_32bit:inst23.D[7]
Write_Data[7] => reg_32bit:inst22.D[7]
Write_Data[7] => reg_32bit:inst21.D[7]
Write_Data[7] => reg_32bit:inst20.D[7]
Write_Data[7] => reg_32bit:inst19.D[7]
Write_Data[7] => reg_32bit:inst18.D[7]
Write_Data[7] => reg_32bit:inst17.D[7]
Write_Data[7] => reg_32bit:inst16.D[7]
Write_Data[7] => reg_32bit:inst15.D[7]
Write_Data[7] => reg_32bit:inst14.D[7]
Write_Data[7] => reg_32bit:inst13.D[7]
Write_Data[7] => reg_32bit:inst12.D[7]
Write_Data[7] => reg_32bit:inst11.D[7]
Write_Data[7] => reg_32bit:inst10.D[7]
Write_Data[7] => reg_32bit:inst9.D[7]
Write_Data[7] => reg_32bit:inst8.D[7]
Write_Data[7] => reg_32bit:inst7.D[7]
Write_Data[7] => reg_32bit:inst6.D[7]
Write_Data[7] => reg_32bit:inst5.D[7]
Write_Data[7] => reg_32bit:inst4.D[7]
Write_Data[7] => reg_32bit:inst3.D[7]
Write_Data[7] => reg_32bit:inst2.D[7]
Write_Data[8] => reg_32bit:inst33.D[8]
Write_Data[8] => reg_32bit:inst32.D[8]
Write_Data[8] => reg_32bit:inst31.D[8]
Write_Data[8] => reg_32bit:inst30.D[8]
Write_Data[8] => reg_32bit:inst29.D[8]
Write_Data[8] => reg_32bit:inst28.D[8]
Write_Data[8] => reg_32bit:inst27.D[8]
Write_Data[8] => reg_32bit:inst26.D[8]
Write_Data[8] => reg_32bit:inst25.D[8]
Write_Data[8] => reg_32bit:inst24.D[8]
Write_Data[8] => reg_32bit:inst23.D[8]
Write_Data[8] => reg_32bit:inst22.D[8]
Write_Data[8] => reg_32bit:inst21.D[8]
Write_Data[8] => reg_32bit:inst20.D[8]
Write_Data[8] => reg_32bit:inst19.D[8]
Write_Data[8] => reg_32bit:inst18.D[8]
Write_Data[8] => reg_32bit:inst17.D[8]
Write_Data[8] => reg_32bit:inst16.D[8]
Write_Data[8] => reg_32bit:inst15.D[8]
Write_Data[8] => reg_32bit:inst14.D[8]
Write_Data[8] => reg_32bit:inst13.D[8]
Write_Data[8] => reg_32bit:inst12.D[8]
Write_Data[8] => reg_32bit:inst11.D[8]
Write_Data[8] => reg_32bit:inst10.D[8]
Write_Data[8] => reg_32bit:inst9.D[8]
Write_Data[8] => reg_32bit:inst8.D[8]
Write_Data[8] => reg_32bit:inst7.D[8]
Write_Data[8] => reg_32bit:inst6.D[8]
Write_Data[8] => reg_32bit:inst5.D[8]
Write_Data[8] => reg_32bit:inst4.D[8]
Write_Data[8] => reg_32bit:inst3.D[8]
Write_Data[8] => reg_32bit:inst2.D[8]
Write_Data[9] => reg_32bit:inst33.D[9]
Write_Data[9] => reg_32bit:inst32.D[9]
Write_Data[9] => reg_32bit:inst31.D[9]
Write_Data[9] => reg_32bit:inst30.D[9]
Write_Data[9] => reg_32bit:inst29.D[9]
Write_Data[9] => reg_32bit:inst28.D[9]
Write_Data[9] => reg_32bit:inst27.D[9]
Write_Data[9] => reg_32bit:inst26.D[9]
Write_Data[9] => reg_32bit:inst25.D[9]
Write_Data[9] => reg_32bit:inst24.D[9]
Write_Data[9] => reg_32bit:inst23.D[9]
Write_Data[9] => reg_32bit:inst22.D[9]
Write_Data[9] => reg_32bit:inst21.D[9]
Write_Data[9] => reg_32bit:inst20.D[9]
Write_Data[9] => reg_32bit:inst19.D[9]
Write_Data[9] => reg_32bit:inst18.D[9]
Write_Data[9] => reg_32bit:inst17.D[9]
Write_Data[9] => reg_32bit:inst16.D[9]
Write_Data[9] => reg_32bit:inst15.D[9]
Write_Data[9] => reg_32bit:inst14.D[9]
Write_Data[9] => reg_32bit:inst13.D[9]
Write_Data[9] => reg_32bit:inst12.D[9]
Write_Data[9] => reg_32bit:inst11.D[9]
Write_Data[9] => reg_32bit:inst10.D[9]
Write_Data[9] => reg_32bit:inst9.D[9]
Write_Data[9] => reg_32bit:inst8.D[9]
Write_Data[9] => reg_32bit:inst7.D[9]
Write_Data[9] => reg_32bit:inst6.D[9]
Write_Data[9] => reg_32bit:inst5.D[9]
Write_Data[9] => reg_32bit:inst4.D[9]
Write_Data[9] => reg_32bit:inst3.D[9]
Write_Data[9] => reg_32bit:inst2.D[9]
Write_Data[10] => reg_32bit:inst33.D[10]
Write_Data[10] => reg_32bit:inst32.D[10]
Write_Data[10] => reg_32bit:inst31.D[10]
Write_Data[10] => reg_32bit:inst30.D[10]
Write_Data[10] => reg_32bit:inst29.D[10]
Write_Data[10] => reg_32bit:inst28.D[10]
Write_Data[10] => reg_32bit:inst27.D[10]
Write_Data[10] => reg_32bit:inst26.D[10]
Write_Data[10] => reg_32bit:inst25.D[10]
Write_Data[10] => reg_32bit:inst24.D[10]
Write_Data[10] => reg_32bit:inst23.D[10]
Write_Data[10] => reg_32bit:inst22.D[10]
Write_Data[10] => reg_32bit:inst21.D[10]
Write_Data[10] => reg_32bit:inst20.D[10]
Write_Data[10] => reg_32bit:inst19.D[10]
Write_Data[10] => reg_32bit:inst18.D[10]
Write_Data[10] => reg_32bit:inst17.D[10]
Write_Data[10] => reg_32bit:inst16.D[10]
Write_Data[10] => reg_32bit:inst15.D[10]
Write_Data[10] => reg_32bit:inst14.D[10]
Write_Data[10] => reg_32bit:inst13.D[10]
Write_Data[10] => reg_32bit:inst12.D[10]
Write_Data[10] => reg_32bit:inst11.D[10]
Write_Data[10] => reg_32bit:inst10.D[10]
Write_Data[10] => reg_32bit:inst9.D[10]
Write_Data[10] => reg_32bit:inst8.D[10]
Write_Data[10] => reg_32bit:inst7.D[10]
Write_Data[10] => reg_32bit:inst6.D[10]
Write_Data[10] => reg_32bit:inst5.D[10]
Write_Data[10] => reg_32bit:inst4.D[10]
Write_Data[10] => reg_32bit:inst3.D[10]
Write_Data[10] => reg_32bit:inst2.D[10]
Write_Data[11] => reg_32bit:inst33.D[11]
Write_Data[11] => reg_32bit:inst32.D[11]
Write_Data[11] => reg_32bit:inst31.D[11]
Write_Data[11] => reg_32bit:inst30.D[11]
Write_Data[11] => reg_32bit:inst29.D[11]
Write_Data[11] => reg_32bit:inst28.D[11]
Write_Data[11] => reg_32bit:inst27.D[11]
Write_Data[11] => reg_32bit:inst26.D[11]
Write_Data[11] => reg_32bit:inst25.D[11]
Write_Data[11] => reg_32bit:inst24.D[11]
Write_Data[11] => reg_32bit:inst23.D[11]
Write_Data[11] => reg_32bit:inst22.D[11]
Write_Data[11] => reg_32bit:inst21.D[11]
Write_Data[11] => reg_32bit:inst20.D[11]
Write_Data[11] => reg_32bit:inst19.D[11]
Write_Data[11] => reg_32bit:inst18.D[11]
Write_Data[11] => reg_32bit:inst17.D[11]
Write_Data[11] => reg_32bit:inst16.D[11]
Write_Data[11] => reg_32bit:inst15.D[11]
Write_Data[11] => reg_32bit:inst14.D[11]
Write_Data[11] => reg_32bit:inst13.D[11]
Write_Data[11] => reg_32bit:inst12.D[11]
Write_Data[11] => reg_32bit:inst11.D[11]
Write_Data[11] => reg_32bit:inst10.D[11]
Write_Data[11] => reg_32bit:inst9.D[11]
Write_Data[11] => reg_32bit:inst8.D[11]
Write_Data[11] => reg_32bit:inst7.D[11]
Write_Data[11] => reg_32bit:inst6.D[11]
Write_Data[11] => reg_32bit:inst5.D[11]
Write_Data[11] => reg_32bit:inst4.D[11]
Write_Data[11] => reg_32bit:inst3.D[11]
Write_Data[11] => reg_32bit:inst2.D[11]
Write_Data[12] => reg_32bit:inst33.D[12]
Write_Data[12] => reg_32bit:inst32.D[12]
Write_Data[12] => reg_32bit:inst31.D[12]
Write_Data[12] => reg_32bit:inst30.D[12]
Write_Data[12] => reg_32bit:inst29.D[12]
Write_Data[12] => reg_32bit:inst28.D[12]
Write_Data[12] => reg_32bit:inst27.D[12]
Write_Data[12] => reg_32bit:inst26.D[12]
Write_Data[12] => reg_32bit:inst25.D[12]
Write_Data[12] => reg_32bit:inst24.D[12]
Write_Data[12] => reg_32bit:inst23.D[12]
Write_Data[12] => reg_32bit:inst22.D[12]
Write_Data[12] => reg_32bit:inst21.D[12]
Write_Data[12] => reg_32bit:inst20.D[12]
Write_Data[12] => reg_32bit:inst19.D[12]
Write_Data[12] => reg_32bit:inst18.D[12]
Write_Data[12] => reg_32bit:inst17.D[12]
Write_Data[12] => reg_32bit:inst16.D[12]
Write_Data[12] => reg_32bit:inst15.D[12]
Write_Data[12] => reg_32bit:inst14.D[12]
Write_Data[12] => reg_32bit:inst13.D[12]
Write_Data[12] => reg_32bit:inst12.D[12]
Write_Data[12] => reg_32bit:inst11.D[12]
Write_Data[12] => reg_32bit:inst10.D[12]
Write_Data[12] => reg_32bit:inst9.D[12]
Write_Data[12] => reg_32bit:inst8.D[12]
Write_Data[12] => reg_32bit:inst7.D[12]
Write_Data[12] => reg_32bit:inst6.D[12]
Write_Data[12] => reg_32bit:inst5.D[12]
Write_Data[12] => reg_32bit:inst4.D[12]
Write_Data[12] => reg_32bit:inst3.D[12]
Write_Data[12] => reg_32bit:inst2.D[12]
Write_Data[13] => reg_32bit:inst33.D[13]
Write_Data[13] => reg_32bit:inst32.D[13]
Write_Data[13] => reg_32bit:inst31.D[13]
Write_Data[13] => reg_32bit:inst30.D[13]
Write_Data[13] => reg_32bit:inst29.D[13]
Write_Data[13] => reg_32bit:inst28.D[13]
Write_Data[13] => reg_32bit:inst27.D[13]
Write_Data[13] => reg_32bit:inst26.D[13]
Write_Data[13] => reg_32bit:inst25.D[13]
Write_Data[13] => reg_32bit:inst24.D[13]
Write_Data[13] => reg_32bit:inst23.D[13]
Write_Data[13] => reg_32bit:inst22.D[13]
Write_Data[13] => reg_32bit:inst21.D[13]
Write_Data[13] => reg_32bit:inst20.D[13]
Write_Data[13] => reg_32bit:inst19.D[13]
Write_Data[13] => reg_32bit:inst18.D[13]
Write_Data[13] => reg_32bit:inst17.D[13]
Write_Data[13] => reg_32bit:inst16.D[13]
Write_Data[13] => reg_32bit:inst15.D[13]
Write_Data[13] => reg_32bit:inst14.D[13]
Write_Data[13] => reg_32bit:inst13.D[13]
Write_Data[13] => reg_32bit:inst12.D[13]
Write_Data[13] => reg_32bit:inst11.D[13]
Write_Data[13] => reg_32bit:inst10.D[13]
Write_Data[13] => reg_32bit:inst9.D[13]
Write_Data[13] => reg_32bit:inst8.D[13]
Write_Data[13] => reg_32bit:inst7.D[13]
Write_Data[13] => reg_32bit:inst6.D[13]
Write_Data[13] => reg_32bit:inst5.D[13]
Write_Data[13] => reg_32bit:inst4.D[13]
Write_Data[13] => reg_32bit:inst3.D[13]
Write_Data[13] => reg_32bit:inst2.D[13]
Write_Data[14] => reg_32bit:inst33.D[14]
Write_Data[14] => reg_32bit:inst32.D[14]
Write_Data[14] => reg_32bit:inst31.D[14]
Write_Data[14] => reg_32bit:inst30.D[14]
Write_Data[14] => reg_32bit:inst29.D[14]
Write_Data[14] => reg_32bit:inst28.D[14]
Write_Data[14] => reg_32bit:inst27.D[14]
Write_Data[14] => reg_32bit:inst26.D[14]
Write_Data[14] => reg_32bit:inst25.D[14]
Write_Data[14] => reg_32bit:inst24.D[14]
Write_Data[14] => reg_32bit:inst23.D[14]
Write_Data[14] => reg_32bit:inst22.D[14]
Write_Data[14] => reg_32bit:inst21.D[14]
Write_Data[14] => reg_32bit:inst20.D[14]
Write_Data[14] => reg_32bit:inst19.D[14]
Write_Data[14] => reg_32bit:inst18.D[14]
Write_Data[14] => reg_32bit:inst17.D[14]
Write_Data[14] => reg_32bit:inst16.D[14]
Write_Data[14] => reg_32bit:inst15.D[14]
Write_Data[14] => reg_32bit:inst14.D[14]
Write_Data[14] => reg_32bit:inst13.D[14]
Write_Data[14] => reg_32bit:inst12.D[14]
Write_Data[14] => reg_32bit:inst11.D[14]
Write_Data[14] => reg_32bit:inst10.D[14]
Write_Data[14] => reg_32bit:inst9.D[14]
Write_Data[14] => reg_32bit:inst8.D[14]
Write_Data[14] => reg_32bit:inst7.D[14]
Write_Data[14] => reg_32bit:inst6.D[14]
Write_Data[14] => reg_32bit:inst5.D[14]
Write_Data[14] => reg_32bit:inst4.D[14]
Write_Data[14] => reg_32bit:inst3.D[14]
Write_Data[14] => reg_32bit:inst2.D[14]
Write_Data[15] => reg_32bit:inst33.D[15]
Write_Data[15] => reg_32bit:inst32.D[15]
Write_Data[15] => reg_32bit:inst31.D[15]
Write_Data[15] => reg_32bit:inst30.D[15]
Write_Data[15] => reg_32bit:inst29.D[15]
Write_Data[15] => reg_32bit:inst28.D[15]
Write_Data[15] => reg_32bit:inst27.D[15]
Write_Data[15] => reg_32bit:inst26.D[15]
Write_Data[15] => reg_32bit:inst25.D[15]
Write_Data[15] => reg_32bit:inst24.D[15]
Write_Data[15] => reg_32bit:inst23.D[15]
Write_Data[15] => reg_32bit:inst22.D[15]
Write_Data[15] => reg_32bit:inst21.D[15]
Write_Data[15] => reg_32bit:inst20.D[15]
Write_Data[15] => reg_32bit:inst19.D[15]
Write_Data[15] => reg_32bit:inst18.D[15]
Write_Data[15] => reg_32bit:inst17.D[15]
Write_Data[15] => reg_32bit:inst16.D[15]
Write_Data[15] => reg_32bit:inst15.D[15]
Write_Data[15] => reg_32bit:inst14.D[15]
Write_Data[15] => reg_32bit:inst13.D[15]
Write_Data[15] => reg_32bit:inst12.D[15]
Write_Data[15] => reg_32bit:inst11.D[15]
Write_Data[15] => reg_32bit:inst10.D[15]
Write_Data[15] => reg_32bit:inst9.D[15]
Write_Data[15] => reg_32bit:inst8.D[15]
Write_Data[15] => reg_32bit:inst7.D[15]
Write_Data[15] => reg_32bit:inst6.D[15]
Write_Data[15] => reg_32bit:inst5.D[15]
Write_Data[15] => reg_32bit:inst4.D[15]
Write_Data[15] => reg_32bit:inst3.D[15]
Write_Data[15] => reg_32bit:inst2.D[15]
Write_Data[16] => reg_32bit:inst33.D[16]
Write_Data[16] => reg_32bit:inst32.D[16]
Write_Data[16] => reg_32bit:inst31.D[16]
Write_Data[16] => reg_32bit:inst30.D[16]
Write_Data[16] => reg_32bit:inst29.D[16]
Write_Data[16] => reg_32bit:inst28.D[16]
Write_Data[16] => reg_32bit:inst27.D[16]
Write_Data[16] => reg_32bit:inst26.D[16]
Write_Data[16] => reg_32bit:inst25.D[16]
Write_Data[16] => reg_32bit:inst24.D[16]
Write_Data[16] => reg_32bit:inst23.D[16]
Write_Data[16] => reg_32bit:inst22.D[16]
Write_Data[16] => reg_32bit:inst21.D[16]
Write_Data[16] => reg_32bit:inst20.D[16]
Write_Data[16] => reg_32bit:inst19.D[16]
Write_Data[16] => reg_32bit:inst18.D[16]
Write_Data[16] => reg_32bit:inst17.D[16]
Write_Data[16] => reg_32bit:inst16.D[16]
Write_Data[16] => reg_32bit:inst15.D[16]
Write_Data[16] => reg_32bit:inst14.D[16]
Write_Data[16] => reg_32bit:inst13.D[16]
Write_Data[16] => reg_32bit:inst12.D[16]
Write_Data[16] => reg_32bit:inst11.D[16]
Write_Data[16] => reg_32bit:inst10.D[16]
Write_Data[16] => reg_32bit:inst9.D[16]
Write_Data[16] => reg_32bit:inst8.D[16]
Write_Data[16] => reg_32bit:inst7.D[16]
Write_Data[16] => reg_32bit:inst6.D[16]
Write_Data[16] => reg_32bit:inst5.D[16]
Write_Data[16] => reg_32bit:inst4.D[16]
Write_Data[16] => reg_32bit:inst3.D[16]
Write_Data[16] => reg_32bit:inst2.D[16]
Write_Data[17] => reg_32bit:inst33.D[17]
Write_Data[17] => reg_32bit:inst32.D[17]
Write_Data[17] => reg_32bit:inst31.D[17]
Write_Data[17] => reg_32bit:inst30.D[17]
Write_Data[17] => reg_32bit:inst29.D[17]
Write_Data[17] => reg_32bit:inst28.D[17]
Write_Data[17] => reg_32bit:inst27.D[17]
Write_Data[17] => reg_32bit:inst26.D[17]
Write_Data[17] => reg_32bit:inst25.D[17]
Write_Data[17] => reg_32bit:inst24.D[17]
Write_Data[17] => reg_32bit:inst23.D[17]
Write_Data[17] => reg_32bit:inst22.D[17]
Write_Data[17] => reg_32bit:inst21.D[17]
Write_Data[17] => reg_32bit:inst20.D[17]
Write_Data[17] => reg_32bit:inst19.D[17]
Write_Data[17] => reg_32bit:inst18.D[17]
Write_Data[17] => reg_32bit:inst17.D[17]
Write_Data[17] => reg_32bit:inst16.D[17]
Write_Data[17] => reg_32bit:inst15.D[17]
Write_Data[17] => reg_32bit:inst14.D[17]
Write_Data[17] => reg_32bit:inst13.D[17]
Write_Data[17] => reg_32bit:inst12.D[17]
Write_Data[17] => reg_32bit:inst11.D[17]
Write_Data[17] => reg_32bit:inst10.D[17]
Write_Data[17] => reg_32bit:inst9.D[17]
Write_Data[17] => reg_32bit:inst8.D[17]
Write_Data[17] => reg_32bit:inst7.D[17]
Write_Data[17] => reg_32bit:inst6.D[17]
Write_Data[17] => reg_32bit:inst5.D[17]
Write_Data[17] => reg_32bit:inst4.D[17]
Write_Data[17] => reg_32bit:inst3.D[17]
Write_Data[17] => reg_32bit:inst2.D[17]
Write_Data[18] => reg_32bit:inst33.D[18]
Write_Data[18] => reg_32bit:inst32.D[18]
Write_Data[18] => reg_32bit:inst31.D[18]
Write_Data[18] => reg_32bit:inst30.D[18]
Write_Data[18] => reg_32bit:inst29.D[18]
Write_Data[18] => reg_32bit:inst28.D[18]
Write_Data[18] => reg_32bit:inst27.D[18]
Write_Data[18] => reg_32bit:inst26.D[18]
Write_Data[18] => reg_32bit:inst25.D[18]
Write_Data[18] => reg_32bit:inst24.D[18]
Write_Data[18] => reg_32bit:inst23.D[18]
Write_Data[18] => reg_32bit:inst22.D[18]
Write_Data[18] => reg_32bit:inst21.D[18]
Write_Data[18] => reg_32bit:inst20.D[18]
Write_Data[18] => reg_32bit:inst19.D[18]
Write_Data[18] => reg_32bit:inst18.D[18]
Write_Data[18] => reg_32bit:inst17.D[18]
Write_Data[18] => reg_32bit:inst16.D[18]
Write_Data[18] => reg_32bit:inst15.D[18]
Write_Data[18] => reg_32bit:inst14.D[18]
Write_Data[18] => reg_32bit:inst13.D[18]
Write_Data[18] => reg_32bit:inst12.D[18]
Write_Data[18] => reg_32bit:inst11.D[18]
Write_Data[18] => reg_32bit:inst10.D[18]
Write_Data[18] => reg_32bit:inst9.D[18]
Write_Data[18] => reg_32bit:inst8.D[18]
Write_Data[18] => reg_32bit:inst7.D[18]
Write_Data[18] => reg_32bit:inst6.D[18]
Write_Data[18] => reg_32bit:inst5.D[18]
Write_Data[18] => reg_32bit:inst4.D[18]
Write_Data[18] => reg_32bit:inst3.D[18]
Write_Data[18] => reg_32bit:inst2.D[18]
Write_Data[19] => reg_32bit:inst33.D[19]
Write_Data[19] => reg_32bit:inst32.D[19]
Write_Data[19] => reg_32bit:inst31.D[19]
Write_Data[19] => reg_32bit:inst30.D[19]
Write_Data[19] => reg_32bit:inst29.D[19]
Write_Data[19] => reg_32bit:inst28.D[19]
Write_Data[19] => reg_32bit:inst27.D[19]
Write_Data[19] => reg_32bit:inst26.D[19]
Write_Data[19] => reg_32bit:inst25.D[19]
Write_Data[19] => reg_32bit:inst24.D[19]
Write_Data[19] => reg_32bit:inst23.D[19]
Write_Data[19] => reg_32bit:inst22.D[19]
Write_Data[19] => reg_32bit:inst21.D[19]
Write_Data[19] => reg_32bit:inst20.D[19]
Write_Data[19] => reg_32bit:inst19.D[19]
Write_Data[19] => reg_32bit:inst18.D[19]
Write_Data[19] => reg_32bit:inst17.D[19]
Write_Data[19] => reg_32bit:inst16.D[19]
Write_Data[19] => reg_32bit:inst15.D[19]
Write_Data[19] => reg_32bit:inst14.D[19]
Write_Data[19] => reg_32bit:inst13.D[19]
Write_Data[19] => reg_32bit:inst12.D[19]
Write_Data[19] => reg_32bit:inst11.D[19]
Write_Data[19] => reg_32bit:inst10.D[19]
Write_Data[19] => reg_32bit:inst9.D[19]
Write_Data[19] => reg_32bit:inst8.D[19]
Write_Data[19] => reg_32bit:inst7.D[19]
Write_Data[19] => reg_32bit:inst6.D[19]
Write_Data[19] => reg_32bit:inst5.D[19]
Write_Data[19] => reg_32bit:inst4.D[19]
Write_Data[19] => reg_32bit:inst3.D[19]
Write_Data[19] => reg_32bit:inst2.D[19]
Write_Data[20] => reg_32bit:inst33.D[20]
Write_Data[20] => reg_32bit:inst32.D[20]
Write_Data[20] => reg_32bit:inst31.D[20]
Write_Data[20] => reg_32bit:inst30.D[20]
Write_Data[20] => reg_32bit:inst29.D[20]
Write_Data[20] => reg_32bit:inst28.D[20]
Write_Data[20] => reg_32bit:inst27.D[20]
Write_Data[20] => reg_32bit:inst26.D[20]
Write_Data[20] => reg_32bit:inst25.D[20]
Write_Data[20] => reg_32bit:inst24.D[20]
Write_Data[20] => reg_32bit:inst23.D[20]
Write_Data[20] => reg_32bit:inst22.D[20]
Write_Data[20] => reg_32bit:inst21.D[20]
Write_Data[20] => reg_32bit:inst20.D[20]
Write_Data[20] => reg_32bit:inst19.D[20]
Write_Data[20] => reg_32bit:inst18.D[20]
Write_Data[20] => reg_32bit:inst17.D[20]
Write_Data[20] => reg_32bit:inst16.D[20]
Write_Data[20] => reg_32bit:inst15.D[20]
Write_Data[20] => reg_32bit:inst14.D[20]
Write_Data[20] => reg_32bit:inst13.D[20]
Write_Data[20] => reg_32bit:inst12.D[20]
Write_Data[20] => reg_32bit:inst11.D[20]
Write_Data[20] => reg_32bit:inst10.D[20]
Write_Data[20] => reg_32bit:inst9.D[20]
Write_Data[20] => reg_32bit:inst8.D[20]
Write_Data[20] => reg_32bit:inst7.D[20]
Write_Data[20] => reg_32bit:inst6.D[20]
Write_Data[20] => reg_32bit:inst5.D[20]
Write_Data[20] => reg_32bit:inst4.D[20]
Write_Data[20] => reg_32bit:inst3.D[20]
Write_Data[20] => reg_32bit:inst2.D[20]
Write_Data[21] => reg_32bit:inst33.D[21]
Write_Data[21] => reg_32bit:inst32.D[21]
Write_Data[21] => reg_32bit:inst31.D[21]
Write_Data[21] => reg_32bit:inst30.D[21]
Write_Data[21] => reg_32bit:inst29.D[21]
Write_Data[21] => reg_32bit:inst28.D[21]
Write_Data[21] => reg_32bit:inst27.D[21]
Write_Data[21] => reg_32bit:inst26.D[21]
Write_Data[21] => reg_32bit:inst25.D[21]
Write_Data[21] => reg_32bit:inst24.D[21]
Write_Data[21] => reg_32bit:inst23.D[21]
Write_Data[21] => reg_32bit:inst22.D[21]
Write_Data[21] => reg_32bit:inst21.D[21]
Write_Data[21] => reg_32bit:inst20.D[21]
Write_Data[21] => reg_32bit:inst19.D[21]
Write_Data[21] => reg_32bit:inst18.D[21]
Write_Data[21] => reg_32bit:inst17.D[21]
Write_Data[21] => reg_32bit:inst16.D[21]
Write_Data[21] => reg_32bit:inst15.D[21]
Write_Data[21] => reg_32bit:inst14.D[21]
Write_Data[21] => reg_32bit:inst13.D[21]
Write_Data[21] => reg_32bit:inst12.D[21]
Write_Data[21] => reg_32bit:inst11.D[21]
Write_Data[21] => reg_32bit:inst10.D[21]
Write_Data[21] => reg_32bit:inst9.D[21]
Write_Data[21] => reg_32bit:inst8.D[21]
Write_Data[21] => reg_32bit:inst7.D[21]
Write_Data[21] => reg_32bit:inst6.D[21]
Write_Data[21] => reg_32bit:inst5.D[21]
Write_Data[21] => reg_32bit:inst4.D[21]
Write_Data[21] => reg_32bit:inst3.D[21]
Write_Data[21] => reg_32bit:inst2.D[21]
Write_Data[22] => reg_32bit:inst33.D[22]
Write_Data[22] => reg_32bit:inst32.D[22]
Write_Data[22] => reg_32bit:inst31.D[22]
Write_Data[22] => reg_32bit:inst30.D[22]
Write_Data[22] => reg_32bit:inst29.D[22]
Write_Data[22] => reg_32bit:inst28.D[22]
Write_Data[22] => reg_32bit:inst27.D[22]
Write_Data[22] => reg_32bit:inst26.D[22]
Write_Data[22] => reg_32bit:inst25.D[22]
Write_Data[22] => reg_32bit:inst24.D[22]
Write_Data[22] => reg_32bit:inst23.D[22]
Write_Data[22] => reg_32bit:inst22.D[22]
Write_Data[22] => reg_32bit:inst21.D[22]
Write_Data[22] => reg_32bit:inst20.D[22]
Write_Data[22] => reg_32bit:inst19.D[22]
Write_Data[22] => reg_32bit:inst18.D[22]
Write_Data[22] => reg_32bit:inst17.D[22]
Write_Data[22] => reg_32bit:inst16.D[22]
Write_Data[22] => reg_32bit:inst15.D[22]
Write_Data[22] => reg_32bit:inst14.D[22]
Write_Data[22] => reg_32bit:inst13.D[22]
Write_Data[22] => reg_32bit:inst12.D[22]
Write_Data[22] => reg_32bit:inst11.D[22]
Write_Data[22] => reg_32bit:inst10.D[22]
Write_Data[22] => reg_32bit:inst9.D[22]
Write_Data[22] => reg_32bit:inst8.D[22]
Write_Data[22] => reg_32bit:inst7.D[22]
Write_Data[22] => reg_32bit:inst6.D[22]
Write_Data[22] => reg_32bit:inst5.D[22]
Write_Data[22] => reg_32bit:inst4.D[22]
Write_Data[22] => reg_32bit:inst3.D[22]
Write_Data[22] => reg_32bit:inst2.D[22]
Write_Data[23] => reg_32bit:inst33.D[23]
Write_Data[23] => reg_32bit:inst32.D[23]
Write_Data[23] => reg_32bit:inst31.D[23]
Write_Data[23] => reg_32bit:inst30.D[23]
Write_Data[23] => reg_32bit:inst29.D[23]
Write_Data[23] => reg_32bit:inst28.D[23]
Write_Data[23] => reg_32bit:inst27.D[23]
Write_Data[23] => reg_32bit:inst26.D[23]
Write_Data[23] => reg_32bit:inst25.D[23]
Write_Data[23] => reg_32bit:inst24.D[23]
Write_Data[23] => reg_32bit:inst23.D[23]
Write_Data[23] => reg_32bit:inst22.D[23]
Write_Data[23] => reg_32bit:inst21.D[23]
Write_Data[23] => reg_32bit:inst20.D[23]
Write_Data[23] => reg_32bit:inst19.D[23]
Write_Data[23] => reg_32bit:inst18.D[23]
Write_Data[23] => reg_32bit:inst17.D[23]
Write_Data[23] => reg_32bit:inst16.D[23]
Write_Data[23] => reg_32bit:inst15.D[23]
Write_Data[23] => reg_32bit:inst14.D[23]
Write_Data[23] => reg_32bit:inst13.D[23]
Write_Data[23] => reg_32bit:inst12.D[23]
Write_Data[23] => reg_32bit:inst11.D[23]
Write_Data[23] => reg_32bit:inst10.D[23]
Write_Data[23] => reg_32bit:inst9.D[23]
Write_Data[23] => reg_32bit:inst8.D[23]
Write_Data[23] => reg_32bit:inst7.D[23]
Write_Data[23] => reg_32bit:inst6.D[23]
Write_Data[23] => reg_32bit:inst5.D[23]
Write_Data[23] => reg_32bit:inst4.D[23]
Write_Data[23] => reg_32bit:inst3.D[23]
Write_Data[23] => reg_32bit:inst2.D[23]
Write_Data[24] => reg_32bit:inst33.D[24]
Write_Data[24] => reg_32bit:inst32.D[24]
Write_Data[24] => reg_32bit:inst31.D[24]
Write_Data[24] => reg_32bit:inst30.D[24]
Write_Data[24] => reg_32bit:inst29.D[24]
Write_Data[24] => reg_32bit:inst28.D[24]
Write_Data[24] => reg_32bit:inst27.D[24]
Write_Data[24] => reg_32bit:inst26.D[24]
Write_Data[24] => reg_32bit:inst25.D[24]
Write_Data[24] => reg_32bit:inst24.D[24]
Write_Data[24] => reg_32bit:inst23.D[24]
Write_Data[24] => reg_32bit:inst22.D[24]
Write_Data[24] => reg_32bit:inst21.D[24]
Write_Data[24] => reg_32bit:inst20.D[24]
Write_Data[24] => reg_32bit:inst19.D[24]
Write_Data[24] => reg_32bit:inst18.D[24]
Write_Data[24] => reg_32bit:inst17.D[24]
Write_Data[24] => reg_32bit:inst16.D[24]
Write_Data[24] => reg_32bit:inst15.D[24]
Write_Data[24] => reg_32bit:inst14.D[24]
Write_Data[24] => reg_32bit:inst13.D[24]
Write_Data[24] => reg_32bit:inst12.D[24]
Write_Data[24] => reg_32bit:inst11.D[24]
Write_Data[24] => reg_32bit:inst10.D[24]
Write_Data[24] => reg_32bit:inst9.D[24]
Write_Data[24] => reg_32bit:inst8.D[24]
Write_Data[24] => reg_32bit:inst7.D[24]
Write_Data[24] => reg_32bit:inst6.D[24]
Write_Data[24] => reg_32bit:inst5.D[24]
Write_Data[24] => reg_32bit:inst4.D[24]
Write_Data[24] => reg_32bit:inst3.D[24]
Write_Data[24] => reg_32bit:inst2.D[24]
Write_Data[25] => reg_32bit:inst33.D[25]
Write_Data[25] => reg_32bit:inst32.D[25]
Write_Data[25] => reg_32bit:inst31.D[25]
Write_Data[25] => reg_32bit:inst30.D[25]
Write_Data[25] => reg_32bit:inst29.D[25]
Write_Data[25] => reg_32bit:inst28.D[25]
Write_Data[25] => reg_32bit:inst27.D[25]
Write_Data[25] => reg_32bit:inst26.D[25]
Write_Data[25] => reg_32bit:inst25.D[25]
Write_Data[25] => reg_32bit:inst24.D[25]
Write_Data[25] => reg_32bit:inst23.D[25]
Write_Data[25] => reg_32bit:inst22.D[25]
Write_Data[25] => reg_32bit:inst21.D[25]
Write_Data[25] => reg_32bit:inst20.D[25]
Write_Data[25] => reg_32bit:inst19.D[25]
Write_Data[25] => reg_32bit:inst18.D[25]
Write_Data[25] => reg_32bit:inst17.D[25]
Write_Data[25] => reg_32bit:inst16.D[25]
Write_Data[25] => reg_32bit:inst15.D[25]
Write_Data[25] => reg_32bit:inst14.D[25]
Write_Data[25] => reg_32bit:inst13.D[25]
Write_Data[25] => reg_32bit:inst12.D[25]
Write_Data[25] => reg_32bit:inst11.D[25]
Write_Data[25] => reg_32bit:inst10.D[25]
Write_Data[25] => reg_32bit:inst9.D[25]
Write_Data[25] => reg_32bit:inst8.D[25]
Write_Data[25] => reg_32bit:inst7.D[25]
Write_Data[25] => reg_32bit:inst6.D[25]
Write_Data[25] => reg_32bit:inst5.D[25]
Write_Data[25] => reg_32bit:inst4.D[25]
Write_Data[25] => reg_32bit:inst3.D[25]
Write_Data[25] => reg_32bit:inst2.D[25]
Write_Data[26] => reg_32bit:inst33.D[26]
Write_Data[26] => reg_32bit:inst32.D[26]
Write_Data[26] => reg_32bit:inst31.D[26]
Write_Data[26] => reg_32bit:inst30.D[26]
Write_Data[26] => reg_32bit:inst29.D[26]
Write_Data[26] => reg_32bit:inst28.D[26]
Write_Data[26] => reg_32bit:inst27.D[26]
Write_Data[26] => reg_32bit:inst26.D[26]
Write_Data[26] => reg_32bit:inst25.D[26]
Write_Data[26] => reg_32bit:inst24.D[26]
Write_Data[26] => reg_32bit:inst23.D[26]
Write_Data[26] => reg_32bit:inst22.D[26]
Write_Data[26] => reg_32bit:inst21.D[26]
Write_Data[26] => reg_32bit:inst20.D[26]
Write_Data[26] => reg_32bit:inst19.D[26]
Write_Data[26] => reg_32bit:inst18.D[26]
Write_Data[26] => reg_32bit:inst17.D[26]
Write_Data[26] => reg_32bit:inst16.D[26]
Write_Data[26] => reg_32bit:inst15.D[26]
Write_Data[26] => reg_32bit:inst14.D[26]
Write_Data[26] => reg_32bit:inst13.D[26]
Write_Data[26] => reg_32bit:inst12.D[26]
Write_Data[26] => reg_32bit:inst11.D[26]
Write_Data[26] => reg_32bit:inst10.D[26]
Write_Data[26] => reg_32bit:inst9.D[26]
Write_Data[26] => reg_32bit:inst8.D[26]
Write_Data[26] => reg_32bit:inst7.D[26]
Write_Data[26] => reg_32bit:inst6.D[26]
Write_Data[26] => reg_32bit:inst5.D[26]
Write_Data[26] => reg_32bit:inst4.D[26]
Write_Data[26] => reg_32bit:inst3.D[26]
Write_Data[26] => reg_32bit:inst2.D[26]
Write_Data[27] => reg_32bit:inst33.D[27]
Write_Data[27] => reg_32bit:inst32.D[27]
Write_Data[27] => reg_32bit:inst31.D[27]
Write_Data[27] => reg_32bit:inst30.D[27]
Write_Data[27] => reg_32bit:inst29.D[27]
Write_Data[27] => reg_32bit:inst28.D[27]
Write_Data[27] => reg_32bit:inst27.D[27]
Write_Data[27] => reg_32bit:inst26.D[27]
Write_Data[27] => reg_32bit:inst25.D[27]
Write_Data[27] => reg_32bit:inst24.D[27]
Write_Data[27] => reg_32bit:inst23.D[27]
Write_Data[27] => reg_32bit:inst22.D[27]
Write_Data[27] => reg_32bit:inst21.D[27]
Write_Data[27] => reg_32bit:inst20.D[27]
Write_Data[27] => reg_32bit:inst19.D[27]
Write_Data[27] => reg_32bit:inst18.D[27]
Write_Data[27] => reg_32bit:inst17.D[27]
Write_Data[27] => reg_32bit:inst16.D[27]
Write_Data[27] => reg_32bit:inst15.D[27]
Write_Data[27] => reg_32bit:inst14.D[27]
Write_Data[27] => reg_32bit:inst13.D[27]
Write_Data[27] => reg_32bit:inst12.D[27]
Write_Data[27] => reg_32bit:inst11.D[27]
Write_Data[27] => reg_32bit:inst10.D[27]
Write_Data[27] => reg_32bit:inst9.D[27]
Write_Data[27] => reg_32bit:inst8.D[27]
Write_Data[27] => reg_32bit:inst7.D[27]
Write_Data[27] => reg_32bit:inst6.D[27]
Write_Data[27] => reg_32bit:inst5.D[27]
Write_Data[27] => reg_32bit:inst4.D[27]
Write_Data[27] => reg_32bit:inst3.D[27]
Write_Data[27] => reg_32bit:inst2.D[27]
Write_Data[28] => reg_32bit:inst33.D[28]
Write_Data[28] => reg_32bit:inst32.D[28]
Write_Data[28] => reg_32bit:inst31.D[28]
Write_Data[28] => reg_32bit:inst30.D[28]
Write_Data[28] => reg_32bit:inst29.D[28]
Write_Data[28] => reg_32bit:inst28.D[28]
Write_Data[28] => reg_32bit:inst27.D[28]
Write_Data[28] => reg_32bit:inst26.D[28]
Write_Data[28] => reg_32bit:inst25.D[28]
Write_Data[28] => reg_32bit:inst24.D[28]
Write_Data[28] => reg_32bit:inst23.D[28]
Write_Data[28] => reg_32bit:inst22.D[28]
Write_Data[28] => reg_32bit:inst21.D[28]
Write_Data[28] => reg_32bit:inst20.D[28]
Write_Data[28] => reg_32bit:inst19.D[28]
Write_Data[28] => reg_32bit:inst18.D[28]
Write_Data[28] => reg_32bit:inst17.D[28]
Write_Data[28] => reg_32bit:inst16.D[28]
Write_Data[28] => reg_32bit:inst15.D[28]
Write_Data[28] => reg_32bit:inst14.D[28]
Write_Data[28] => reg_32bit:inst13.D[28]
Write_Data[28] => reg_32bit:inst12.D[28]
Write_Data[28] => reg_32bit:inst11.D[28]
Write_Data[28] => reg_32bit:inst10.D[28]
Write_Data[28] => reg_32bit:inst9.D[28]
Write_Data[28] => reg_32bit:inst8.D[28]
Write_Data[28] => reg_32bit:inst7.D[28]
Write_Data[28] => reg_32bit:inst6.D[28]
Write_Data[28] => reg_32bit:inst5.D[28]
Write_Data[28] => reg_32bit:inst4.D[28]
Write_Data[28] => reg_32bit:inst3.D[28]
Write_Data[28] => reg_32bit:inst2.D[28]
Write_Data[29] => reg_32bit:inst33.D[29]
Write_Data[29] => reg_32bit:inst32.D[29]
Write_Data[29] => reg_32bit:inst31.D[29]
Write_Data[29] => reg_32bit:inst30.D[29]
Write_Data[29] => reg_32bit:inst29.D[29]
Write_Data[29] => reg_32bit:inst28.D[29]
Write_Data[29] => reg_32bit:inst27.D[29]
Write_Data[29] => reg_32bit:inst26.D[29]
Write_Data[29] => reg_32bit:inst25.D[29]
Write_Data[29] => reg_32bit:inst24.D[29]
Write_Data[29] => reg_32bit:inst23.D[29]
Write_Data[29] => reg_32bit:inst22.D[29]
Write_Data[29] => reg_32bit:inst21.D[29]
Write_Data[29] => reg_32bit:inst20.D[29]
Write_Data[29] => reg_32bit:inst19.D[29]
Write_Data[29] => reg_32bit:inst18.D[29]
Write_Data[29] => reg_32bit:inst17.D[29]
Write_Data[29] => reg_32bit:inst16.D[29]
Write_Data[29] => reg_32bit:inst15.D[29]
Write_Data[29] => reg_32bit:inst14.D[29]
Write_Data[29] => reg_32bit:inst13.D[29]
Write_Data[29] => reg_32bit:inst12.D[29]
Write_Data[29] => reg_32bit:inst11.D[29]
Write_Data[29] => reg_32bit:inst10.D[29]
Write_Data[29] => reg_32bit:inst9.D[29]
Write_Data[29] => reg_32bit:inst8.D[29]
Write_Data[29] => reg_32bit:inst7.D[29]
Write_Data[29] => reg_32bit:inst6.D[29]
Write_Data[29] => reg_32bit:inst5.D[29]
Write_Data[29] => reg_32bit:inst4.D[29]
Write_Data[29] => reg_32bit:inst3.D[29]
Write_Data[29] => reg_32bit:inst2.D[29]
Write_Data[30] => reg_32bit:inst33.D[30]
Write_Data[30] => reg_32bit:inst32.D[30]
Write_Data[30] => reg_32bit:inst31.D[30]
Write_Data[30] => reg_32bit:inst30.D[30]
Write_Data[30] => reg_32bit:inst29.D[30]
Write_Data[30] => reg_32bit:inst28.D[30]
Write_Data[30] => reg_32bit:inst27.D[30]
Write_Data[30] => reg_32bit:inst26.D[30]
Write_Data[30] => reg_32bit:inst25.D[30]
Write_Data[30] => reg_32bit:inst24.D[30]
Write_Data[30] => reg_32bit:inst23.D[30]
Write_Data[30] => reg_32bit:inst22.D[30]
Write_Data[30] => reg_32bit:inst21.D[30]
Write_Data[30] => reg_32bit:inst20.D[30]
Write_Data[30] => reg_32bit:inst19.D[30]
Write_Data[30] => reg_32bit:inst18.D[30]
Write_Data[30] => reg_32bit:inst17.D[30]
Write_Data[30] => reg_32bit:inst16.D[30]
Write_Data[30] => reg_32bit:inst15.D[30]
Write_Data[30] => reg_32bit:inst14.D[30]
Write_Data[30] => reg_32bit:inst13.D[30]
Write_Data[30] => reg_32bit:inst12.D[30]
Write_Data[30] => reg_32bit:inst11.D[30]
Write_Data[30] => reg_32bit:inst10.D[30]
Write_Data[30] => reg_32bit:inst9.D[30]
Write_Data[30] => reg_32bit:inst8.D[30]
Write_Data[30] => reg_32bit:inst7.D[30]
Write_Data[30] => reg_32bit:inst6.D[30]
Write_Data[30] => reg_32bit:inst5.D[30]
Write_Data[30] => reg_32bit:inst4.D[30]
Write_Data[30] => reg_32bit:inst3.D[30]
Write_Data[30] => reg_32bit:inst2.D[30]
Write_Data[31] => reg_32bit:inst33.D[31]
Write_Data[31] => reg_32bit:inst32.D[31]
Write_Data[31] => reg_32bit:inst31.D[31]
Write_Data[31] => reg_32bit:inst30.D[31]
Write_Data[31] => reg_32bit:inst29.D[31]
Write_Data[31] => reg_32bit:inst28.D[31]
Write_Data[31] => reg_32bit:inst27.D[31]
Write_Data[31] => reg_32bit:inst26.D[31]
Write_Data[31] => reg_32bit:inst25.D[31]
Write_Data[31] => reg_32bit:inst24.D[31]
Write_Data[31] => reg_32bit:inst23.D[31]
Write_Data[31] => reg_32bit:inst22.D[31]
Write_Data[31] => reg_32bit:inst21.D[31]
Write_Data[31] => reg_32bit:inst20.D[31]
Write_Data[31] => reg_32bit:inst19.D[31]
Write_Data[31] => reg_32bit:inst18.D[31]
Write_Data[31] => reg_32bit:inst17.D[31]
Write_Data[31] => reg_32bit:inst16.D[31]
Write_Data[31] => reg_32bit:inst15.D[31]
Write_Data[31] => reg_32bit:inst14.D[31]
Write_Data[31] => reg_32bit:inst13.D[31]
Write_Data[31] => reg_32bit:inst12.D[31]
Write_Data[31] => reg_32bit:inst11.D[31]
Write_Data[31] => reg_32bit:inst10.D[31]
Write_Data[31] => reg_32bit:inst9.D[31]
Write_Data[31] => reg_32bit:inst8.D[31]
Write_Data[31] => reg_32bit:inst7.D[31]
Write_Data[31] => reg_32bit:inst6.D[31]
Write_Data[31] => reg_32bit:inst5.D[31]
Write_Data[31] => reg_32bit:inst4.D[31]
Write_Data[31] => reg_32bit:inst3.D[31]
Write_Data[31] => reg_32bit:inst2.D[31]
Read_Data2[0] <= reading2[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[1] <= reading2[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[2] <= reading2[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[3] <= reading2[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[4] <= reading2[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[5] <= reading2[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[6] <= reading2[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[7] <= reading2[7].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[8] <= reading2[8].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[9] <= reading2[9].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[10] <= reading2[10].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[11] <= reading2[11].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[12] <= reading2[12].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[13] <= reading2[13].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[14] <= reading2[14].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[15] <= reading2[15].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[16] <= reading2[16].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[17] <= reading2[17].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[18] <= reading2[18].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[19] <= reading2[19].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[20] <= reading2[20].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[21] <= reading2[21].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[22] <= reading2[22].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[23] <= reading2[23].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[24] <= reading2[24].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[25] <= reading2[25].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[26] <= reading2[26].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[27] <= reading2[27].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[28] <= reading2[28].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[29] <= reading2[29].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[30] <= reading2[30].DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[31] <= reading2[31].DB_MAX_OUTPUT_PORT_TYPE
Read_Reg_Num_2[0] => mux8_1:inst45.Select[0]
Read_Reg_Num_2[0] => mux8_1:inst46.Select[0]
Read_Reg_Num_2[0] => mux8_1:inst47.Select[0]
Read_Reg_Num_2[0] => mux8_1:inst48.Select[0]
Read_Reg_Num_2[1] => mux8_1:inst45.Select[1]
Read_Reg_Num_2[1] => mux8_1:inst46.Select[1]
Read_Reg_Num_2[1] => mux8_1:inst47.Select[1]
Read_Reg_Num_2[1] => mux8_1:inst48.Select[1]
Read_Reg_Num_2[2] => mux8_1:inst45.Select[2]
Read_Reg_Num_2[2] => mux8_1:inst46.Select[2]
Read_Reg_Num_2[2] => mux8_1:inst47.Select[2]
Read_Reg_Num_2[2] => mux8_1:inst48.Select[2]
Read_Reg_Num_2[3] => mux2_1:inst49.Select
Read_Reg_Num_2[3] => mux2_1:inst51.Select
Read_Reg_Num_2[4] => mux2_1:inst52.Select


|Register_File|mux2_1:inst44
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux2_1:inst123
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst125|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst125|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|reg_32bit:inst33
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst33|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst33|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|LPM_DECODE:inst
data[0] => decode_mpf:auto_generated.data[0]
data[1] => decode_mpf:auto_generated.data[1]
data[2] => decode_mpf:auto_generated.data[2]
data[3] => decode_mpf:auto_generated.data[3]
data[4] => decode_mpf:auto_generated.data[4]
enable => decode_mpf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_mpf:auto_generated.eq[0]
eq[1] <= decode_mpf:auto_generated.eq[1]
eq[2] <= decode_mpf:auto_generated.eq[2]
eq[3] <= decode_mpf:auto_generated.eq[3]
eq[4] <= decode_mpf:auto_generated.eq[4]
eq[5] <= decode_mpf:auto_generated.eq[5]
eq[6] <= decode_mpf:auto_generated.eq[6]
eq[7] <= decode_mpf:auto_generated.eq[7]
eq[8] <= decode_mpf:auto_generated.eq[8]
eq[9] <= decode_mpf:auto_generated.eq[9]
eq[10] <= decode_mpf:auto_generated.eq[10]
eq[11] <= decode_mpf:auto_generated.eq[11]
eq[12] <= decode_mpf:auto_generated.eq[12]
eq[13] <= decode_mpf:auto_generated.eq[13]
eq[14] <= decode_mpf:auto_generated.eq[14]
eq[15] <= decode_mpf:auto_generated.eq[15]
eq[16] <= decode_mpf:auto_generated.eq[16]
eq[17] <= decode_mpf:auto_generated.eq[17]
eq[18] <= decode_mpf:auto_generated.eq[18]
eq[19] <= decode_mpf:auto_generated.eq[19]
eq[20] <= decode_mpf:auto_generated.eq[20]
eq[21] <= decode_mpf:auto_generated.eq[21]
eq[22] <= decode_mpf:auto_generated.eq[22]
eq[23] <= decode_mpf:auto_generated.eq[23]
eq[24] <= decode_mpf:auto_generated.eq[24]
eq[25] <= decode_mpf:auto_generated.eq[25]
eq[26] <= decode_mpf:auto_generated.eq[26]
eq[27] <= decode_mpf:auto_generated.eq[27]
eq[28] <= decode_mpf:auto_generated.eq[28]
eq[29] <= decode_mpf:auto_generated.eq[29]
eq[30] <= decode_mpf:auto_generated.eq[30]
eq[31] <= decode_mpf:auto_generated.eq[31]


|Register_File|LPM_DECODE:inst|decode_mpf:auto_generated
data[0] => w_anode114w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode135w[1].IN0
data[0] => w_anode145w[1].IN1
data[0] => w_anode155w[1].IN0
data[0] => w_anode165w[1].IN1
data[0] => w_anode16w[1].IN0
data[0] => w_anode175w[1].IN0
data[0] => w_anode185w[1].IN1
data[0] => w_anode205w[1].IN0
data[0] => w_anode216w[1].IN1
data[0] => w_anode226w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode246w[1].IN0
data[0] => w_anode256w[1].IN1
data[0] => w_anode266w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode296w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode317w[1].IN0
data[0] => w_anode327w[1].IN1
data[0] => w_anode337w[1].IN0
data[0] => w_anode33w[1].IN1
data[0] => w_anode347w[1].IN1
data[0] => w_anode357w[1].IN0
data[0] => w_anode367w[1].IN1
data[0] => w_anode43w[1].IN0
data[0] => w_anode53w[1].IN1
data[0] => w_anode63w[1].IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode93w[1].IN1
data[1] => w_anode114w[2].IN0
data[1] => w_anode125w[2].IN0
data[1] => w_anode135w[2].IN1
data[1] => w_anode145w[2].IN1
data[1] => w_anode155w[2].IN0
data[1] => w_anode165w[2].IN0
data[1] => w_anode16w[2].IN0
data[1] => w_anode175w[2].IN1
data[1] => w_anode185w[2].IN1
data[1] => w_anode205w[2].IN0
data[1] => w_anode216w[2].IN0
data[1] => w_anode226w[2].IN1
data[1] => w_anode236w[2].IN1
data[1] => w_anode246w[2].IN0
data[1] => w_anode256w[2].IN0
data[1] => w_anode266w[2].IN1
data[1] => w_anode276w[2].IN1
data[1] => w_anode296w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN1
data[1] => w_anode337w[2].IN0
data[1] => w_anode33w[2].IN0
data[1] => w_anode347w[2].IN0
data[1] => w_anode357w[2].IN1
data[1] => w_anode367w[2].IN1
data[1] => w_anode43w[2].IN1
data[1] => w_anode53w[2].IN1
data[1] => w_anode63w[2].IN0
data[1] => w_anode73w[2].IN0
data[1] => w_anode83w[2].IN1
data[1] => w_anode93w[2].IN1
data[2] => w_anode114w[3].IN0
data[2] => w_anode125w[3].IN0
data[2] => w_anode135w[3].IN0
data[2] => w_anode145w[3].IN0
data[2] => w_anode155w[3].IN1
data[2] => w_anode165w[3].IN1
data[2] => w_anode16w[3].IN0
data[2] => w_anode175w[3].IN1
data[2] => w_anode185w[3].IN1
data[2] => w_anode205w[3].IN0
data[2] => w_anode216w[3].IN0
data[2] => w_anode226w[3].IN0
data[2] => w_anode236w[3].IN0
data[2] => w_anode246w[3].IN1
data[2] => w_anode256w[3].IN1
data[2] => w_anode266w[3].IN1
data[2] => w_anode276w[3].IN1
data[2] => w_anode296w[3].IN0
data[2] => w_anode307w[3].IN0
data[2] => w_anode317w[3].IN0
data[2] => w_anode327w[3].IN0
data[2] => w_anode337w[3].IN1
data[2] => w_anode33w[3].IN0
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode367w[3].IN1
data[2] => w_anode43w[3].IN0
data[2] => w_anode53w[3].IN0
data[2] => w_anode63w[3].IN1
data[2] => w_anode73w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[3] => w_anode105w[1].IN1
data[3] => w_anode196w[1].IN0
data[3] => w_anode287w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode105w[2].IN0
data[4] => w_anode196w[2].IN1
data[4] => w_anode287w[2].IN1
data[4] => w_anode3w[2].IN0
enable => w_anode105w[1].IN0
enable => w_anode196w[1].IN0
enable => w_anode287w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode16w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode33w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode43w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode114w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode165w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode175w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode185w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode226w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode236w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode246w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode256w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode266w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode276w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst32|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst32|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst31|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst31|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst30|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst30|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst29|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst29|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst28|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst28|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst27|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst27|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst26|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst26|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|mux8_1:inst40
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst40|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst40|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|reg_32bit:inst25
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst25|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst25|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst24|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst24|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst23|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst23|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst22|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst22|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst21|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst21|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst20|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst20|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst19|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst19|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst18|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst18|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|mux2_1:inst43
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst41|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst41|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|reg_32bit:inst17
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst17|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst17|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst16|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst16|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst15|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst15|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst14|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst14|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst13|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst13|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst12|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst12|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst11|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst11|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst10|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst10|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|mux8_1:inst42
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst42|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst42|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|reg_32bit:inst9
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst9|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst9|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst8|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst8|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst7|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst7|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst6|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst6|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst5|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst5|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst4|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst4|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst3|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst3|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2
OUT[0] <= reg_16bit:inst.OUT[0]
OUT[1] <= reg_16bit:inst.OUT[1]
OUT[2] <= reg_16bit:inst.OUT[2]
OUT[3] <= reg_16bit:inst.OUT[3]
OUT[4] <= reg_16bit:inst.OUT[4]
OUT[5] <= reg_16bit:inst.OUT[5]
OUT[6] <= reg_16bit:inst.OUT[6]
OUT[7] <= reg_16bit:inst.OUT[7]
OUT[8] <= reg_16bit:inst.OUT[8]
OUT[9] <= reg_16bit:inst.OUT[9]
OUT[10] <= reg_16bit:inst.OUT[10]
OUT[11] <= reg_16bit:inst.OUT[11]
OUT[12] <= reg_16bit:inst.OUT[12]
OUT[13] <= reg_16bit:inst.OUT[13]
OUT[14] <= reg_16bit:inst.OUT[14]
OUT[15] <= reg_16bit:inst.OUT[15]
OUT[16] <= reg_16bit:inst1.OUT[0]
OUT[17] <= reg_16bit:inst1.OUT[1]
OUT[18] <= reg_16bit:inst1.OUT[2]
OUT[19] <= reg_16bit:inst1.OUT[3]
OUT[20] <= reg_16bit:inst1.OUT[4]
OUT[21] <= reg_16bit:inst1.OUT[5]
OUT[22] <= reg_16bit:inst1.OUT[6]
OUT[23] <= reg_16bit:inst1.OUT[7]
OUT[24] <= reg_16bit:inst1.OUT[8]
OUT[25] <= reg_16bit:inst1.OUT[9]
OUT[26] <= reg_16bit:inst1.OUT[10]
OUT[27] <= reg_16bit:inst1.OUT[11]
OUT[28] <= reg_16bit:inst1.OUT[12]
OUT[29] <= reg_16bit:inst1.OUT[13]
OUT[30] <= reg_16bit:inst1.OUT[14]
OUT[31] <= reg_16bit:inst1.OUT[15]
CLK => reg_16bit:inst.CLK
CLK => reg_16bit:inst1.CLK
Clear => reg_16bit:inst.Clear
Clear => reg_16bit:inst1.Clear
Write => reg_16bit:inst.Write
Write => reg_16bit:inst1.Write
D[0] => reg_16bit:inst.D[0]
D[1] => reg_16bit:inst.D[1]
D[2] => reg_16bit:inst.D[2]
D[3] => reg_16bit:inst.D[3]
D[4] => reg_16bit:inst.D[4]
D[5] => reg_16bit:inst.D[5]
D[6] => reg_16bit:inst.D[6]
D[7] => reg_16bit:inst.D[7]
D[8] => reg_16bit:inst.D[8]
D[9] => reg_16bit:inst.D[9]
D[10] => reg_16bit:inst.D[10]
D[11] => reg_16bit:inst.D[11]
D[12] => reg_16bit:inst.D[12]
D[13] => reg_16bit:inst.D[13]
D[14] => reg_16bit:inst.D[14]
D[15] => reg_16bit:inst.D[15]
D[16] => reg_16bit:inst1.D[0]
D[17] => reg_16bit:inst1.D[1]
D[18] => reg_16bit:inst1.D[2]
D[19] => reg_16bit:inst1.D[3]
D[20] => reg_16bit:inst1.D[4]
D[21] => reg_16bit:inst1.D[5]
D[22] => reg_16bit:inst1.D[6]
D[23] => reg_16bit:inst1.D[7]
D[24] => reg_16bit:inst1.D[8]
D[25] => reg_16bit:inst1.D[9]
D[26] => reg_16bit:inst1.D[10]
D[27] => reg_16bit:inst1.D[11]
D[28] => reg_16bit:inst1.D[12]
D[29] => reg_16bit:inst1.D[13]
D[30] => reg_16bit:inst1.D[14]
D[31] => reg_16bit:inst1.D[15]


|Register_File|reg_32bit:inst2|reg_16bit:inst
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1
OUT[0] <= register_8bit:inst.OUT[0]
OUT[1] <= register_8bit:inst.OUT[1]
OUT[2] <= register_8bit:inst.OUT[2]
OUT[3] <= register_8bit:inst.OUT[3]
OUT[4] <= register_8bit:inst.OUT[4]
OUT[5] <= register_8bit:inst.OUT[5]
OUT[6] <= register_8bit:inst.OUT[6]
OUT[7] <= register_8bit:inst.OUT[7]
OUT[8] <= register_8bit:inst1.OUT[0]
OUT[9] <= register_8bit:inst1.OUT[1]
OUT[10] <= register_8bit:inst1.OUT[2]
OUT[11] <= register_8bit:inst1.OUT[3]
OUT[12] <= register_8bit:inst1.OUT[4]
OUT[13] <= register_8bit:inst1.OUT[5]
OUT[14] <= register_8bit:inst1.OUT[6]
OUT[15] <= register_8bit:inst1.OUT[7]
CLK => register_8bit:inst.CLK
CLK => register_8bit:inst1.CLK
Write => register_8bit:inst.Write
Write => register_8bit:inst1.Write
Clear => register_8bit:inst.Clear
Clear => register_8bit:inst1.Clear
D[0] => register_8bit:inst.D[0]
D[1] => register_8bit:inst.D[1]
D[2] => register_8bit:inst.D[2]
D[3] => register_8bit:inst.D[3]
D[4] => register_8bit:inst.D[4]
D[5] => register_8bit:inst.D[5]
D[6] => register_8bit:inst.D[6]
D[7] => register_8bit:inst.D[7]
D[8] => register_8bit:inst1.D[0]
D[9] => register_8bit:inst1.D[1]
D[10] => register_8bit:inst1.D[2]
D[11] => register_8bit:inst1.D[3]
D[12] => register_8bit:inst1.D[4]
D[13] => register_8bit:inst1.D[5]
D[14] => register_8bit:inst1.D[6]
D[15] => register_8bit:inst1.D[7]


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1
OUT[0] <= register_4bit:inst.OUT[0]
OUT[1] <= register_4bit:inst.OUT[1]
OUT[2] <= register_4bit:inst.OUT[2]
OUT[3] <= register_4bit:inst.OUT[3]
OUT[4] <= register_4bit:inst1.OUT[0]
OUT[5] <= register_4bit:inst1.OUT[1]
OUT[6] <= register_4bit:inst1.OUT[2]
OUT[7] <= register_4bit:inst1.OUT[3]
CLK => register_4bit:inst.clk
CLK => register_4bit:inst1.clk
Clear => register_4bit:inst.Clear
Clear => register_4bit:inst1.Clear
Write => register_4bit:inst.Write
Write => register_4bit:inst1.Write
D[0] => register_4bit:inst.D[0]
D[1] => register_4bit:inst.D[1]
D[2] => register_4bit:inst.D[2]
D[3] => register_4bit:inst.D[3]
D[4] => register_4bit:inst1.D[0]
D[5] => register_4bit:inst1.D[1]
D[6] => register_4bit:inst1.D[2]
D[7] => register_4bit:inst1.D[3]


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1
OUT[0] <= q0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
Write => mydff:inst8.Write
Write => mydff:inst7.Write
Write => mydff:inst6.Write
Write => mydff:inst5.Write
D[0] => mydff:inst5.D
D[1] => mydff:inst6.D
D[2] => mydff:inst7.D
D[3] => mydff:inst8.D
clk => mydff:inst8.CLK
clk => mydff:inst7.CLK
clk => mydff:inst6.CLK
clk => mydff:inst5.CLK
Clear => mydff:inst8.Clear
Clear => mydff:inst7.Clear
Clear => mydff:inst6.Clear
Clear => mydff:inst5.Clear


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst8|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst7|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst6|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.IN0
CLK => inst.IN0
D => mymux4_1:inst5.IN2
Write => mymux4_1:inst5.Select[1]
Clear => mymux4_1:inst5.Select[0]
Q_NOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5
OUT <= my21mux:inst2.OUT
IN0 => my21mux:inst.I0
IN1 => my21mux:inst.I1
Select[0] => my21mux:inst.Select
Select[0] => my21mux:inst1.Select
Select[1] => my21mux:inst2.Select
IN2 => my21mux:inst1.I0
IN3 => my21mux:inst1.I1


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst2
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|reg_32bit:inst2|reg_16bit:inst1|register_8bit:inst1|register_4bit:inst1|mydff:inst5|mymux4_1:inst5|my21mux:inst1
OUT <= O1.DB_MAX_OUTPUT_PORT_TYPE
Select => A2.IN0
Select => inst.IN0
I1 => A2.IN1
I0 => A1.IN0


|Register_File|mux2_1:inst52
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux2_1:inst49
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst45|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst45|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst46|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst46|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux2_1:inst51
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst47|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst47|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48
OUT[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Res[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Res[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Res[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Res[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Res[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Res[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Res[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Res[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Res[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Res[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Res[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Res[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Res[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Res[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Res[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Res[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Res[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Res[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Res[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Res[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Res[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Res[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Res[31].DB_MAX_OUTPUT_PORT_TYPE
Select[0] => mux2_1:inst.Select
Select[0] => mux2_1:inst2.Select
Select[0] => mux2_1:inst3.Select
Select[0] => mux2_1:inst4.Select
Select[1] => mux2_1:inst5.Select
Select[1] => mux2_1:inst6.Select
Select[2] => mux2_1:inst7.Select
IN0[0] => mux2_1:inst.I0[0]
IN0[1] => mux2_1:inst.I0[1]
IN0[2] => mux2_1:inst.I0[2]
IN0[3] => mux2_1:inst.I0[3]
IN0[4] => mux2_1:inst.I0[4]
IN0[5] => mux2_1:inst.I0[5]
IN0[6] => mux2_1:inst.I0[6]
IN0[7] => mux2_1:inst.I0[7]
IN0[8] => mux2_1:inst.I0[8]
IN0[9] => mux2_1:inst.I0[9]
IN0[10] => mux2_1:inst.I0[10]
IN0[11] => mux2_1:inst.I0[11]
IN0[12] => mux2_1:inst.I0[12]
IN0[13] => mux2_1:inst.I0[13]
IN0[14] => mux2_1:inst.I0[14]
IN0[15] => mux2_1:inst.I0[15]
IN0[16] => mux2_1:inst.I0[16]
IN0[17] => mux2_1:inst.I0[17]
IN0[18] => mux2_1:inst.I0[18]
IN0[19] => mux2_1:inst.I0[19]
IN0[20] => mux2_1:inst.I0[20]
IN0[21] => mux2_1:inst.I0[21]
IN0[22] => mux2_1:inst.I0[22]
IN0[23] => mux2_1:inst.I0[23]
IN0[24] => mux2_1:inst.I0[24]
IN0[25] => mux2_1:inst.I0[25]
IN0[26] => mux2_1:inst.I0[26]
IN0[27] => mux2_1:inst.I0[27]
IN0[28] => mux2_1:inst.I0[28]
IN0[29] => mux2_1:inst.I0[29]
IN0[30] => mux2_1:inst.I0[30]
IN0[31] => mux2_1:inst.I0[31]
IN1[0] => mux2_1:inst.I1[0]
IN1[1] => mux2_1:inst.I1[1]
IN1[2] => mux2_1:inst.I1[2]
IN1[3] => mux2_1:inst.I1[3]
IN1[4] => mux2_1:inst.I1[4]
IN1[5] => mux2_1:inst.I1[5]
IN1[6] => mux2_1:inst.I1[6]
IN1[7] => mux2_1:inst.I1[7]
IN1[8] => mux2_1:inst.I1[8]
IN1[9] => mux2_1:inst.I1[9]
IN1[10] => mux2_1:inst.I1[10]
IN1[11] => mux2_1:inst.I1[11]
IN1[12] => mux2_1:inst.I1[12]
IN1[13] => mux2_1:inst.I1[13]
IN1[14] => mux2_1:inst.I1[14]
IN1[15] => mux2_1:inst.I1[15]
IN1[16] => mux2_1:inst.I1[16]
IN1[17] => mux2_1:inst.I1[17]
IN1[18] => mux2_1:inst.I1[18]
IN1[19] => mux2_1:inst.I1[19]
IN1[20] => mux2_1:inst.I1[20]
IN1[21] => mux2_1:inst.I1[21]
IN1[22] => mux2_1:inst.I1[22]
IN1[23] => mux2_1:inst.I1[23]
IN1[24] => mux2_1:inst.I1[24]
IN1[25] => mux2_1:inst.I1[25]
IN1[26] => mux2_1:inst.I1[26]
IN1[27] => mux2_1:inst.I1[27]
IN1[28] => mux2_1:inst.I1[28]
IN1[29] => mux2_1:inst.I1[29]
IN1[30] => mux2_1:inst.I1[30]
IN1[31] => mux2_1:inst.I1[31]
IN2[0] => mux2_1:inst2.I0[0]
IN2[1] => mux2_1:inst2.I0[1]
IN2[2] => mux2_1:inst2.I0[2]
IN2[3] => mux2_1:inst2.I0[3]
IN2[4] => mux2_1:inst2.I0[4]
IN2[5] => mux2_1:inst2.I0[5]
IN2[6] => mux2_1:inst2.I0[6]
IN2[7] => mux2_1:inst2.I0[7]
IN2[8] => mux2_1:inst2.I0[8]
IN2[9] => mux2_1:inst2.I0[9]
IN2[10] => mux2_1:inst2.I0[10]
IN2[11] => mux2_1:inst2.I0[11]
IN2[12] => mux2_1:inst2.I0[12]
IN2[13] => mux2_1:inst2.I0[13]
IN2[14] => mux2_1:inst2.I0[14]
IN2[15] => mux2_1:inst2.I0[15]
IN2[16] => mux2_1:inst2.I0[16]
IN2[17] => mux2_1:inst2.I0[17]
IN2[18] => mux2_1:inst2.I0[18]
IN2[19] => mux2_1:inst2.I0[19]
IN2[20] => mux2_1:inst2.I0[20]
IN2[21] => mux2_1:inst2.I0[21]
IN2[22] => mux2_1:inst2.I0[22]
IN2[23] => mux2_1:inst2.I0[23]
IN2[24] => mux2_1:inst2.I0[24]
IN2[25] => mux2_1:inst2.I0[25]
IN2[26] => mux2_1:inst2.I0[26]
IN2[27] => mux2_1:inst2.I0[27]
IN2[28] => mux2_1:inst2.I0[28]
IN2[29] => mux2_1:inst2.I0[29]
IN2[30] => mux2_1:inst2.I0[30]
IN2[31] => mux2_1:inst2.I0[31]
IN3[0] => mux2_1:inst2.I1[0]
IN3[1] => mux2_1:inst2.I1[1]
IN3[2] => mux2_1:inst2.I1[2]
IN3[3] => mux2_1:inst2.I1[3]
IN3[4] => mux2_1:inst2.I1[4]
IN3[5] => mux2_1:inst2.I1[5]
IN3[6] => mux2_1:inst2.I1[6]
IN3[7] => mux2_1:inst2.I1[7]
IN3[8] => mux2_1:inst2.I1[8]
IN3[9] => mux2_1:inst2.I1[9]
IN3[10] => mux2_1:inst2.I1[10]
IN3[11] => mux2_1:inst2.I1[11]
IN3[12] => mux2_1:inst2.I1[12]
IN3[13] => mux2_1:inst2.I1[13]
IN3[14] => mux2_1:inst2.I1[14]
IN3[15] => mux2_1:inst2.I1[15]
IN3[16] => mux2_1:inst2.I1[16]
IN3[17] => mux2_1:inst2.I1[17]
IN3[18] => mux2_1:inst2.I1[18]
IN3[19] => mux2_1:inst2.I1[19]
IN3[20] => mux2_1:inst2.I1[20]
IN3[21] => mux2_1:inst2.I1[21]
IN3[22] => mux2_1:inst2.I1[22]
IN3[23] => mux2_1:inst2.I1[23]
IN3[24] => mux2_1:inst2.I1[24]
IN3[25] => mux2_1:inst2.I1[25]
IN3[26] => mux2_1:inst2.I1[26]
IN3[27] => mux2_1:inst2.I1[27]
IN3[28] => mux2_1:inst2.I1[28]
IN3[29] => mux2_1:inst2.I1[29]
IN3[30] => mux2_1:inst2.I1[30]
IN3[31] => mux2_1:inst2.I1[31]
IN4[0] => mux2_1:inst3.I0[0]
IN4[1] => mux2_1:inst3.I0[1]
IN4[2] => mux2_1:inst3.I0[2]
IN4[3] => mux2_1:inst3.I0[3]
IN4[4] => mux2_1:inst3.I0[4]
IN4[5] => mux2_1:inst3.I0[5]
IN4[6] => mux2_1:inst3.I0[6]
IN4[7] => mux2_1:inst3.I0[7]
IN4[8] => mux2_1:inst3.I0[8]
IN4[9] => mux2_1:inst3.I0[9]
IN4[10] => mux2_1:inst3.I0[10]
IN4[11] => mux2_1:inst3.I0[11]
IN4[12] => mux2_1:inst3.I0[12]
IN4[13] => mux2_1:inst3.I0[13]
IN4[14] => mux2_1:inst3.I0[14]
IN4[15] => mux2_1:inst3.I0[15]
IN4[16] => mux2_1:inst3.I0[16]
IN4[17] => mux2_1:inst3.I0[17]
IN4[18] => mux2_1:inst3.I0[18]
IN4[19] => mux2_1:inst3.I0[19]
IN4[20] => mux2_1:inst3.I0[20]
IN4[21] => mux2_1:inst3.I0[21]
IN4[22] => mux2_1:inst3.I0[22]
IN4[23] => mux2_1:inst3.I0[23]
IN4[24] => mux2_1:inst3.I0[24]
IN4[25] => mux2_1:inst3.I0[25]
IN4[26] => mux2_1:inst3.I0[26]
IN4[27] => mux2_1:inst3.I0[27]
IN4[28] => mux2_1:inst3.I0[28]
IN4[29] => mux2_1:inst3.I0[29]
IN4[30] => mux2_1:inst3.I0[30]
IN4[31] => mux2_1:inst3.I0[31]
IN5[0] => mux2_1:inst3.I1[0]
IN5[1] => mux2_1:inst3.I1[1]
IN5[2] => mux2_1:inst3.I1[2]
IN5[3] => mux2_1:inst3.I1[3]
IN5[4] => mux2_1:inst3.I1[4]
IN5[5] => mux2_1:inst3.I1[5]
IN5[6] => mux2_1:inst3.I1[6]
IN5[7] => mux2_1:inst3.I1[7]
IN5[8] => mux2_1:inst3.I1[8]
IN5[9] => mux2_1:inst3.I1[9]
IN5[10] => mux2_1:inst3.I1[10]
IN5[11] => mux2_1:inst3.I1[11]
IN5[12] => mux2_1:inst3.I1[12]
IN5[13] => mux2_1:inst3.I1[13]
IN5[14] => mux2_1:inst3.I1[14]
IN5[15] => mux2_1:inst3.I1[15]
IN5[16] => mux2_1:inst3.I1[16]
IN5[17] => mux2_1:inst3.I1[17]
IN5[18] => mux2_1:inst3.I1[18]
IN5[19] => mux2_1:inst3.I1[19]
IN5[20] => mux2_1:inst3.I1[20]
IN5[21] => mux2_1:inst3.I1[21]
IN5[22] => mux2_1:inst3.I1[22]
IN5[23] => mux2_1:inst3.I1[23]
IN5[24] => mux2_1:inst3.I1[24]
IN5[25] => mux2_1:inst3.I1[25]
IN5[26] => mux2_1:inst3.I1[26]
IN5[27] => mux2_1:inst3.I1[27]
IN5[28] => mux2_1:inst3.I1[28]
IN5[29] => mux2_1:inst3.I1[29]
IN5[30] => mux2_1:inst3.I1[30]
IN5[31] => mux2_1:inst3.I1[31]
IN6[0] => mux2_1:inst4.I0[0]
IN6[1] => mux2_1:inst4.I0[1]
IN6[2] => mux2_1:inst4.I0[2]
IN6[3] => mux2_1:inst4.I0[3]
IN6[4] => mux2_1:inst4.I0[4]
IN6[5] => mux2_1:inst4.I0[5]
IN6[6] => mux2_1:inst4.I0[6]
IN6[7] => mux2_1:inst4.I0[7]
IN6[8] => mux2_1:inst4.I0[8]
IN6[9] => mux2_1:inst4.I0[9]
IN6[10] => mux2_1:inst4.I0[10]
IN6[11] => mux2_1:inst4.I0[11]
IN6[12] => mux2_1:inst4.I0[12]
IN6[13] => mux2_1:inst4.I0[13]
IN6[14] => mux2_1:inst4.I0[14]
IN6[15] => mux2_1:inst4.I0[15]
IN6[16] => mux2_1:inst4.I0[16]
IN6[17] => mux2_1:inst4.I0[17]
IN6[18] => mux2_1:inst4.I0[18]
IN6[19] => mux2_1:inst4.I0[19]
IN6[20] => mux2_1:inst4.I0[20]
IN6[21] => mux2_1:inst4.I0[21]
IN6[22] => mux2_1:inst4.I0[22]
IN6[23] => mux2_1:inst4.I0[23]
IN6[24] => mux2_1:inst4.I0[24]
IN6[25] => mux2_1:inst4.I0[25]
IN6[26] => mux2_1:inst4.I0[26]
IN6[27] => mux2_1:inst4.I0[27]
IN6[28] => mux2_1:inst4.I0[28]
IN6[29] => mux2_1:inst4.I0[29]
IN6[30] => mux2_1:inst4.I0[30]
IN6[31] => mux2_1:inst4.I0[31]
IN7[0] => mux2_1:inst4.I1[0]
IN7[1] => mux2_1:inst4.I1[1]
IN7[2] => mux2_1:inst4.I1[2]
IN7[3] => mux2_1:inst4.I1[3]
IN7[4] => mux2_1:inst4.I1[4]
IN7[5] => mux2_1:inst4.I1[5]
IN7[6] => mux2_1:inst4.I1[6]
IN7[7] => mux2_1:inst4.I1[7]
IN7[8] => mux2_1:inst4.I1[8]
IN7[9] => mux2_1:inst4.I1[9]
IN7[10] => mux2_1:inst4.I1[10]
IN7[11] => mux2_1:inst4.I1[11]
IN7[12] => mux2_1:inst4.I1[12]
IN7[13] => mux2_1:inst4.I1[13]
IN7[14] => mux2_1:inst4.I1[14]
IN7[15] => mux2_1:inst4.I1[15]
IN7[16] => mux2_1:inst4.I1[16]
IN7[17] => mux2_1:inst4.I1[17]
IN7[18] => mux2_1:inst4.I1[18]
IN7[19] => mux2_1:inst4.I1[19]
IN7[20] => mux2_1:inst4.I1[20]
IN7[21] => mux2_1:inst4.I1[21]
IN7[22] => mux2_1:inst4.I1[22]
IN7[23] => mux2_1:inst4.I1[23]
IN7[24] => mux2_1:inst4.I1[24]
IN7[25] => mux2_1:inst4.I1[25]
IN7[26] => mux2_1:inst4.I1[26]
IN7[27] => mux2_1:inst4.I1[27]
IN7[28] => mux2_1:inst4.I1[28]
IN7[29] => mux2_1:inst4.I1[29]
IN7[30] => mux2_1:inst4.I1[30]
IN7[31] => mux2_1:inst4.I1[31]


|Register_File|mux8_1:inst48|mux2_1:inst7
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst5
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst2
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst6
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst3
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


|Register_File|mux8_1:inst48|mux2_1:inst4
OUT[0] <= O1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= O1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= O1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= O1[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= O1[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= O1[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= O1[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= O1[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= O1[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= O1[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= O1[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= O1[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= O1[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= O1[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= O1[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= O1[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= O1[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= O1[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= O1[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= O1[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= O1[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= O1[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= O1[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= O1[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= O1[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= O1[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= O1[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= O1[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= O1[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= O1[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= O1[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= O1[31].DB_MAX_OUTPUT_PORT_TYPE
Select => A2[31].IN0
Select => A2[30].IN0
Select => A2[29].IN0
Select => A2[28].IN0
Select => A2[27].IN0
Select => A2[26].IN0
Select => A2[25].IN0
Select => A2[24].IN0
Select => A2[23].IN0
Select => A2[22].IN0
Select => A2[21].IN0
Select => A2[20].IN0
Select => A2[19].IN0
Select => A2[18].IN0
Select => A2[17].IN0
Select => A2[16].IN0
Select => A2[15].IN0
Select => A2[14].IN0
Select => A2[13].IN0
Select => A2[12].IN0
Select => A2[11].IN0
Select => A2[10].IN0
Select => A2[9].IN0
Select => A2[8].IN0
Select => A2[7].IN0
Select => A2[6].IN0
Select => A2[5].IN0
Select => A2[4].IN0
Select => A2[3].IN0
Select => A2[2].IN0
Select => A2[1].IN0
Select => A2[0].IN0
Select => inst.IN0
I1[0] => A2[0].IN1
I1[1] => A2[1].IN1
I1[2] => A2[2].IN1
I1[3] => A2[3].IN1
I1[4] => A2[4].IN1
I1[5] => A2[5].IN1
I1[6] => A2[6].IN1
I1[7] => A2[7].IN1
I1[8] => A2[8].IN1
I1[9] => A2[9].IN1
I1[10] => A2[10].IN1
I1[11] => A2[11].IN1
I1[12] => A2[12].IN1
I1[13] => A2[13].IN1
I1[14] => A2[14].IN1
I1[15] => A2[15].IN1
I1[16] => A2[16].IN1
I1[17] => A2[17].IN1
I1[18] => A2[18].IN1
I1[19] => A2[19].IN1
I1[20] => A2[20].IN1
I1[21] => A2[21].IN1
I1[22] => A2[22].IN1
I1[23] => A2[23].IN1
I1[24] => A2[24].IN1
I1[25] => A2[25].IN1
I1[26] => A2[26].IN1
I1[27] => A2[27].IN1
I1[28] => A2[28].IN1
I1[29] => A2[29].IN1
I1[30] => A2[30].IN1
I1[31] => A2[31].IN1
I0[0] => A1[0].IN0
I0[1] => A1[1].IN0
I0[2] => A1[2].IN0
I0[3] => A1[3].IN0
I0[4] => A1[4].IN0
I0[5] => A1[5].IN0
I0[6] => A1[6].IN0
I0[7] => A1[7].IN0
I0[8] => A1[8].IN0
I0[9] => A1[9].IN0
I0[10] => A1[10].IN0
I0[11] => A1[11].IN0
I0[12] => A1[12].IN0
I0[13] => A1[13].IN0
I0[14] => A1[14].IN0
I0[15] => A1[15].IN0
I0[16] => A1[16].IN0
I0[17] => A1[17].IN0
I0[18] => A1[18].IN0
I0[19] => A1[19].IN0
I0[20] => A1[20].IN0
I0[21] => A1[21].IN0
I0[22] => A1[22].IN0
I0[23] => A1[23].IN0
I0[24] => A1[24].IN0
I0[25] => A1[25].IN0
I0[26] => A1[26].IN0
I0[27] => A1[27].IN0
I0[28] => A1[28].IN0
I0[29] => A1[29].IN0
I0[30] => A1[30].IN0
I0[31] => A1[31].IN0


