{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 10 -x 4510 -y 990 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -170 -y 810 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_1 -pg 1 -lvl 10 -x 4510 -y 200 -defaultsOSRD
preplace port diff_clock_rtl_1 -pg 1 -lvl 0 -x -170 -y 470 -defaultsOSRD
preplace port diff_clock_rtl_2 -pg 1 -lvl 0 -x -170 -y 1190 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 10 -x 4510 -y 1070 -defaultsOSRD
preplace port diff_clock_rtl_3 -pg 1 -lvl 0 -x -170 -y 1350 -defaultsOSRD
preplace port ddr4_rtl_1 -pg 1 -lvl 10 -x 4510 -y 1360 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_2 -pg 1 -lvl 10 -x 4510 -y 1570 -defaultsOSRD
preplace port diff_clock_rtl_4 -pg 1 -lvl 0 -x -170 -y 1280 -defaultsOSRD
preplace port diff_clock_rtl_5 -pg 1 -lvl 0 -x -170 -y 1640 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 10 -x 4510 -y 1010 -defaultsOSRD
preplace port c0_init_calib_complete_0 -pg 1 -lvl 10 -x 4510 -y 1210 -defaultsOSRD
preplace port c0_init_calib_complete_1 -pg 1 -lvl 10 -x 4510 -y 1340 -defaultsOSRD
preplace port sys_rst_n_0 -pg 1 -lvl 0 -x -170 -y 1530 -defaultsOSRD
preplace portBus user_lnk_up_1 -pg 1 -lvl 10 -x 4510 -y 1710 -defaultsOSRD
preplace portBus M2_1_PERSTn -pg 1 -lvl 10 -x 4510 -y 300 -defaultsOSRD
preplace portBus M2_2_PERSTn -pg 1 -lvl 10 -x 4510 -y 760 -defaultsOSRD
preplace portBus M2_1_V33_EN -pg 1 -lvl 10 -x 4510 -y 890 -defaultsOSRD
preplace portBus M2_2_V33_EN -pg 1 -lvl 10 -x 4510 -y 930 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 170 -y 720 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -x 630 -y 810 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 630 -y 470 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 4 -x 1830 -y 810 -defaultsOSRD
preplace inst xdma_1 -pg 1 -lvl 4 -x 1830 -y 270 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 6 -x 2950 -y 590 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -x 3930 -y 450 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 8 -x 3930 -y 100 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1830 -y 550 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 3490 -y 710 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 3 -x 1000 -y 290 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 5 -x 2420 -y 890 -defaultsOSRD
preplace inst axi_interconnect_3 -pg 1 -lvl 5 -x 2420 -y 460 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3930 -y 900 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 8 -x 3930 -y 620 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 9 -x 4320 -y 300 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -x 4320 -y 760 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -x 3930 -y 290 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -x 3930 -y 750 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 8 -x 3930 -y 1140 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 8 -x 3930 -y 1390 -defaultsOSRD
preplace inst rst_ddr4_0_333M -pg 1 -lvl 5 -x 2420 -y 1150 -defaultsOSRD
preplace inst rst_ddr4_1_333M -pg 1 -lvl 5 -x 2420 -y 1470 -defaultsOSRD
preplace inst xdma_2 -pg 1 -lvl 4 -x 1830 -y 1580 -defaultsOSRD
preplace inst util_ds_buf1 -pg 1 -lvl 2 -x 630 -y 1280 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 9 -x 4320 -y 1710 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 2420 -y 1640 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 6 -x 2950 -y 1640 -defaultsOSRD
preplace inst vio_1 -pg 1 -lvl 9 -x 4320 -y 1140 -defaultsOSRD
preplace inst vio_2 -pg 1 -lvl 9 -x 4320 -y 1280 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -x 1830 -y 1230 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 4 -x 1830 -y 1380 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 7 -140 620 NJ 620 NJ 620 1250 420 2090J 280 NJ 280 3260
preplace netloc util_ds_buf_IBUF_OUT 1 2 2 NJ 800 1210
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 2 2 NJ 820 1200
preplace netloc xdma_0_user_lnk_up 1 4 6 2110J 1040 NJ 1040 NJ 1040 3710J 1020 NJ 1020 4470J
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 2 820J 470 1180
preplace netloc util_ds_buf_1_IBUF_DS_ODIV2 1 2 2 NJ 480 1170
preplace netloc xdma_1_axi_aclk 1 2 6 800 30 NJ 30 2200 90 NJ 90 NJ 90 3720J
preplace netloc xdma_1_axi_ctl_aresetn 1 2 6 810 40 NJ 40 2050 60 NJ 60 3310J 100 3730J
preplace netloc xdma_0_interrupt_out 1 3 2 1300 660 2010
preplace netloc xlconcat_0_dout 1 4 2 2140J 640 2610
preplace netloc xdma_1_interrupt_out 1 3 2 1290 60 2010
preplace netloc xdma_0_interrupt_out_msi_vec0to31 1 3 2 1310 110 2040
preplace netloc xdma_0_interrupt_out_msi_vec32to63 1 3 2 1320 120 2030
preplace netloc xdma_1_interrupt_out_msi_vec0to31 1 3 2 1330 430 2010
preplace netloc xdma_1_interrupt_out_msi_vec32to63 1 3 2 1260 50 2020
preplace netloc ARESETN_2 1 2 3 830 100 NJ 100 2080
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 890 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 8 2 NJ 930 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 8 1 4150 310n
preplace netloc util_vector_logic_0_Res 1 9 1 NJ 300
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 8 1 4170 140n
preplace netloc util_vector_logic_1_Res 1 9 1 NJ 760
preplace netloc axi_gpio_1_gpio_io_o 1 7 2 3730 350 4130
preplace netloc util_vector_logic_2_Res 1 8 1 NJ 290
preplace netloc axi_gpio_1_gpio2_io_o 1 7 2 3720 220 4140
preplace netloc util_vector_logic_3_Res 1 8 1 NJ 750
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 4 5 2240 1050 2610J 1030 3270 1010 NJ 1010 4130
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 4 5 2240 1260 NJ 1260 NJ 1260 NJ 1260 4130
preplace netloc rst_ddr4_0_333M_peripheral_aresetn 1 5 3 NJ 1190 3280 1160 NJ
preplace netloc ddr4_1_c0_ddr4_ui_clk_sync_rst 1 4 5 2240 1370 NJ 1370 NJ 1370 3640J 1510 4140
preplace netloc ddr4_1_c0_ddr4_ui_clk 1 4 5 2230 1270 NJ 1270 3320 1270 NJ 1270 4140
preplace netloc rst_ddr4_1_333M_peripheral_aresetn 1 5 3 NJ 1510 3300 1410 NJ
preplace netloc ddr4_0_c0_init_calib_complete 1 8 2 4140 1210 NJ
preplace netloc ddr4_1_c0_init_calib_complete 1 8 2 4170 1350 4470J
preplace netloc util_ds_buf1_IBUF_DS_ODIV2 1 2 2 820 1560 NJ
preplace netloc util_ds_buf1_IBUF_OUT 1 2 2 830 1550 1290J
preplace netloc xdma_2_user_lnk_up 1 4 5 NJ 1580 NJ 1580 NJ 1580 NJ 1580 4140
preplace netloc xdma_1_user_lnk_up 1 4 5 2060 230 NJ 230 NJ 230 NJ 230 4160J
preplace netloc util_vector_logic_4_Res 1 9 1 NJ 1710
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 NJ 1640
preplace netloc vio_0_probe_out0 1 6 2 3290J 1560 3730
preplace netloc sys_rst_n_0_1 1 0 4 NJ 1530 NJ 1530 790J 1580 1240J
preplace netloc axi_gpio_2_gpio_io_o 1 3 2 1330 1140 2010
preplace netloc xdma_2_usr_irq_ack 1 4 1 2010 1390n
preplace netloc xdma_0_axi_ctl_aresetn 1 4 4 2100 270 NJ 270 3310 430 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 8 -150 540 NJ 540 780 490 1240 440 2120 670 2620 720 3320 440 3710
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 7 350J 880 790 880 1150 960 2130 740 NJ 740 3330 450 3690
preplace netloc xdma_2_axi_aclk 1 4 1 2160 520n
preplace netloc xdma_2_axi_aresetn 1 4 1 2170 540n
preplace netloc ARESETN_1 1 4 3 2200 710 NJ 710 3300
preplace netloc xdma_0_axi_aclk 1 4 4 2180 730 NJ 730 3280 410 NJ
preplace netloc ddr4_0_C0_DDR4 1 8 2 4140J 1070 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 7 1 3680 600n
preplace netloc diff_clock_rtl_1_1 1 0 2 NJ 470 NJ
preplace netloc xdma_2_pcie_mgt 1 4 6 2030J 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 6 1 3290 510n
preplace netloc xdma_1_pcie_mgt 1 4 6 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 7 1 3700 700n
preplace netloc xdma_2_M_AXI_LITE 1 4 1 2150 360n
preplace netloc axi_interconnect_1_M02_AXI 1 3 1 1220 300n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 2 5 820 90 NJ 90 2150J 100 NJ 100 3270
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 1280 NJ
preplace netloc axi_interconnect_3_M00_AXI 1 5 1 2620 460n
preplace netloc axi_interconnect_0_M04_AXI 1 7 1 3680 720n
preplace netloc axi_interconnect_0_M00_AXI 1 3 5 1270 70 NJ 70 NJ 70 NJ 70 3660
preplace netloc diff_clock_rtl_2_1 1 0 8 NJ 1190 NJ 1190 NJ 1190 1230J 1150 2040J 1250 NJ 1250 NJ 1250 3700J
preplace netloc axi_interconnect_0_M01_AXI 1 3 5 1280 80 NJ 80 NJ 80 NJ 80 3650
preplace netloc axi_interconnect_0_M05_AXI 1 7 1 3660 740n
preplace netloc xdma_1_M_AXI_B 1 4 1 2150 180n
preplace netloc axi_interconnect_0_M07_AXI 1 7 1 3650 780n
preplace netloc ddr4_1_C0_DDR4 1 8 2 4130J 1360 NJ
preplace netloc diff_clock_rtl_3_1 1 0 8 NJ 1350 NJ 1350 810J 1570 1190J 1730 2220J 1350 NJ 1350 NJ 1350 NJ
preplace netloc axi_interconnect_1_M03_AXI 1 3 1 1190 320n
preplace netloc axi_interconnect_2_M00_AXI 1 5 1 2600 530n
preplace netloc CLK_IN_D_0_2 1 0 5 NJ 1640 NJ 1640 NJ 1640 1150J 1720 2240J
preplace netloc axi_interconnect_0_M06_AXI 1 7 1 3670 760n
preplace netloc xdma_0_pcie_mgt 1 4 6 2070J 0 NJ 0 NJ 0 NJ 0 NJ 0 4470J
preplace netloc axi_interconnect_1_M00_AXI 1 3 1 1150 230n
preplace netloc diff_clock_rtl_0_1 1 0 2 -150J 820 360J
preplace netloc axi_interconnect_1_M01_AXI 1 3 1 1160 250n
preplace netloc xdma_2_M_AXI 1 4 1 2210 820n
preplace netloc xdma_2_M_AXI_BYPASS 1 4 1 2190 800n
preplace netloc xdma_0_M_AXI_B 1 4 1 2110 380n
levelinfo -pg 1 -170 170 630 1000 1830 2420 2950 3490 3930 4320 4510
pagesize -pg 1 -db -bbox -sgen -330 -290 4740 1780
"
}
{
   "da_axi4_cnt":"50",
   "da_board_cnt":"18",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"6",
   "da_xdma_cnt":"2"
}
