INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/ALU/ALU.sim/sim_1/synth/func/xsim/test_banch_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/ALU/ALU.srcs/sim_1/new/test_banch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_banch
