/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [31:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_0z & celloutsig_1_2z[3]);
  assign celloutsig_1_0z = ~(in_data[171] & in_data[123]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z[1] | celloutsig_0_9z[24]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[3] | celloutsig_1_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z[8] | celloutsig_1_6z) & celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_12z) & celloutsig_1_16z);
  assign celloutsig_0_6z = ~((_00_ | in_data[64]) & celloutsig_0_1z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z[4] | celloutsig_0_6z) & celloutsig_0_9z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[14] | celloutsig_1_3z) & in_data[119]);
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_1z[8];
  reg [9:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _14_ <= 10'h000;
    else _14_ <= celloutsig_0_1z;
  assign { _01_[9:7], _00_, _01_[5:0] } = _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 13'h0000;
    else _02_ <= celloutsig_0_9z[29:17];
  assign celloutsig_0_14z = { celloutsig_0_4z[8:7], celloutsig_0_8z } == celloutsig_0_7z[9:7];
  assign celloutsig_0_0z = in_data[41:32] === in_data[53:44];
  assign celloutsig_1_16z = celloutsig_1_1z[10:7] === { celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_8z = { in_data[70:65], celloutsig_0_5z } === in_data[33:27];
  assign celloutsig_0_12z = celloutsig_0_2z === _01_[3:1];
  assign celloutsig_0_22z = in_data[73:49] % { 1'h1, _02_, _01_[9:7], _00_, _01_[5:0], celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[25:16] * { in_data[57:50], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[188:175], celloutsig_1_0z } * in_data[158:144];
  assign { celloutsig_1_7z[6:2], celloutsig_1_7z[0] } = celloutsig_1_5z[1] ? { in_data[154:151], celloutsig_1_6z, celloutsig_1_4z } : { celloutsig_1_1z[6:5], celloutsig_1_2z[4:2], celloutsig_1_2z[2] };
  assign celloutsig_0_7z = celloutsig_0_2z[1] ? { in_data[30:19], celloutsig_0_0z } : { _01_[9], celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[12] ? in_data[19:17] : celloutsig_0_1z[8:6];
  assign celloutsig_1_12z = { celloutsig_1_7z[5:2], celloutsig_1_7z[2], celloutsig_1_0z } != celloutsig_1_5z[5:0];
  assign celloutsig_0_23z = _02_[6:3] != { _01_[2:0], celloutsig_0_17z };
  assign celloutsig_0_4z = - { _01_[2:1], _01_[9:7], _00_, _01_[5:0] };
  assign celloutsig_1_14z = in_data[114:112] | { celloutsig_1_5z[1], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, in_data[89:84] };
  assign celloutsig_1_19z = ^ { in_data[143:142], celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, _01_[9:7], _00_, _01_[5:0], celloutsig_0_5z } >> { in_data[80:62], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_1z[13:4] - { celloutsig_1_1z[9:1], celloutsig_1_4z };
  assign { celloutsig_1_2z[2], celloutsig_1_2z[4:3] } = ~ { celloutsig_1_0z, in_data[143:142] };
  assign _01_[6] = _00_;
  assign celloutsig_1_2z[1:0] = { celloutsig_1_2z[2], celloutsig_1_2z[2] };
  assign celloutsig_1_7z[1] = celloutsig_1_7z[2];
  assign { out_data[128], out_data[96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
