// Seed: 4017842705
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor  id_3,
    input wire id_4
);
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_6 = 32'd49,
    parameter id_7 = 32'd96
) (
    input tri0 _id_0,
    output wor id_1,
    output tri id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input supply0 _id_6,
    input uwire _id_7,
    output logic id_8,
    output supply1 id_9,
    output tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    output logic id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_3,
      id_3,
      id_12
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_11) begin : LABEL_0
    $clog2(95);
    ;
    if (1 == 1) begin : LABEL_1
      id_8 <= id_7;
    end else id_13 = 1 == id_15;
  end
  assign id_15[id_0] = id_6 == 1;
  assign id_4 = -1'b0;
  assign id_2 = (id_15);
  tri0 [id_6 : id_7] id_16 = 1 == 1;
endmodule
