# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/FPGA_Developments/SpaceWire_PassThrough/Development/Testbench/SpaceWire_PassThrough_tb.mpf
# Loading project SpaceWire_PassThrough_tb
# Compile of spwp_spacewire_passthrough_top.vhd was successful.
