{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 11:47:19 2020 " "Info: Processing started: Mon Sep 07 11:47:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BE -c BE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BE -c BE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DIVIDER:clock_div\|subCLK " "Info: Detected ripple clock \"DIVIDER:clock_div\|subCLK\" as buffer" {  } { { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVIDER:clock_div\|subCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register COUNTER:freq_count\|count\[0\] register pwm_out~reg0 138.2 MHz 7.236 ns Internal " "Info: Clock \"clock\" has Internal fmax of 138.2 MHz between source register \"COUNTER:freq_count\|count\[0\]\" and destination register \"pwm_out~reg0\" (period= 7.236 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.582 ns + Longest register register " "Info: + Longest register to register delay is 3.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER:freq_count\|count\[0\] 1 REG LCFF_X36_Y35_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y35_N9; Fanout = 6; REG Node = 'COUNTER:freq_count\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER:freq_count|count[0] } "NODE_NAME" } } { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.414 ns) 1.177 ns LessThan1~1 2 COMB LCCOMB_X33_Y35_N0 1 " "Info: 2: + IC(0.763 ns) + CELL(0.414 ns) = 1.177 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { COUNTER:freq_count|count[0] LessThan1~1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.248 ns LessThan1~3 3 COMB LCCOMB_X33_Y35_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.248 ns; Loc. = LCCOMB_X33_Y35_N2; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~1 LessThan1~3 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.319 ns LessThan1~5 4 COMB LCCOMB_X33_Y35_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.319 ns; Loc. = LCCOMB_X33_Y35_N4; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.390 ns LessThan1~7 5 COMB LCCOMB_X33_Y35_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.390 ns; Loc. = LCCOMB_X33_Y35_N6; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.461 ns LessThan1~9 6 COMB LCCOMB_X33_Y35_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.461 ns; Loc. = LCCOMB_X33_Y35_N8; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.532 ns LessThan1~11 7 COMB LCCOMB_X33_Y35_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.532 ns; Loc. = LCCOMB_X33_Y35_N10; Fanout = 1; COMB Node = 'LessThan1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~9 LessThan1~11 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.603 ns LessThan1~13 8 COMB LCCOMB_X33_Y35_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.603 ns; Loc. = LCCOMB_X33_Y35_N12; Fanout = 1; COMB Node = 'LessThan1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~11 LessThan1~13 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.762 ns LessThan1~15 9 COMB LCCOMB_X33_Y35_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.762 ns; Loc. = LCCOMB_X33_Y35_N14; Fanout = 1; COMB Node = 'LessThan1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~13 LessThan1~15 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.833 ns LessThan1~17 10 COMB LCCOMB_X33_Y35_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.833 ns; Loc. = LCCOMB_X33_Y35_N16; Fanout = 1; COMB Node = 'LessThan1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~15 LessThan1~17 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.904 ns LessThan1~19 11 COMB LCCOMB_X33_Y35_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.904 ns; Loc. = LCCOMB_X33_Y35_N18; Fanout = 1; COMB Node = 'LessThan1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~17 LessThan1~19 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.975 ns LessThan1~21 12 COMB LCCOMB_X33_Y35_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.975 ns; Loc. = LCCOMB_X33_Y35_N20; Fanout = 1; COMB Node = 'LessThan1~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~19 LessThan1~21 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.046 ns LessThan1~23 13 COMB LCCOMB_X33_Y35_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.046 ns; Loc. = LCCOMB_X33_Y35_N22; Fanout = 1; COMB Node = 'LessThan1~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~21 LessThan1~23 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.117 ns LessThan1~25 14 COMB LCCOMB_X33_Y35_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.117 ns; Loc. = LCCOMB_X33_Y35_N24; Fanout = 1; COMB Node = 'LessThan1~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~23 LessThan1~25 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.188 ns LessThan1~27 15 COMB LCCOMB_X33_Y35_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.188 ns; Loc. = LCCOMB_X33_Y35_N26; Fanout = 1; COMB Node = 'LessThan1~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~25 LessThan1~27 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.259 ns LessThan1~29 16 COMB LCCOMB_X33_Y35_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.259 ns; Loc. = LCCOMB_X33_Y35_N28; Fanout = 1; COMB Node = 'LessThan1~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~27 LessThan1~29 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.669 ns LessThan1~30 17 COMB LCCOMB_X33_Y35_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.669 ns; Loc. = LCCOMB_X33_Y35_N30; Fanout = 2; COMB Node = 'LessThan1~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~29 LessThan1~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.393 ns) 3.498 ns pwm_out~2 18 COMB LCCOMB_X32_Y35_N8 1 " "Info: 18: + IC(0.436 ns) + CELL(0.393 ns) = 3.498 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'pwm_out~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { LessThan1~30 pwm_out~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.582 ns pwm_out~reg0 19 REG LCFF_X32_Y35_N9 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 3.582 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 66.53 % ) " "Info: Total cell delay = 2.383 ns ( 66.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.199 ns ( 33.47 % ) " "Info: Total interconnect delay = 1.199 ns ( 33.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { COUNTER:freq_count|count[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~17 LessThan1~19 LessThan1~21 LessThan1~23 LessThan1~25 LessThan1~27 LessThan1~29 LessThan1~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { COUNTER:freq_count|count[0] {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~17 {} LessThan1~19 {} LessThan1~21 {} LessThan1~23 {} LessThan1~25 {} LessThan1~27 {} LessThan1~29 {} LessThan1~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.440 ns - Smallest " "Info: - Smallest clock skew is -3.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.699 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns pwm_out~reg0 3 REG LCFF_X32_Y35_N9 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.139 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.787 ns) 3.013 ns DIVIDER:clock_div\|subCLK 2 REG LCFF_X28_Y18_N7 2 " "Info: 2: + IC(1.227 ns) + CELL(0.787 ns) = 3.013 ns; Loc. = LCFF_X28_Y18_N7; Fanout = 2; REG Node = 'DIVIDER:clock_div\|subCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { clock DIVIDER:clock_div|subCLK } "NODE_NAME" } } { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.581 ns DIVIDER:clock_div\|subCLK~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.581 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'DIVIDER:clock_div\|subCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl } "NODE_NAME" } } { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.139 ns COUNTER:freq_count\|count\[0\] 4 REG LCFF_X36_Y35_N9 6 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.139 ns; Loc. = LCFF_X36_Y35_N9; Fanout = 6; REG Node = 'COUNTER:freq_count\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.84 % ) " "Info: Total cell delay = 2.323 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.816 ns ( 62.16 % ) " "Info: Total interconnect delay = 3.816 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.227ns 1.568ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.227ns 1.568ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { COUNTER:freq_count|count[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~17 LessThan1~19 LessThan1~21 LessThan1~23 LessThan1~25 LessThan1~27 LessThan1~29 LessThan1~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.582 ns" { COUNTER:freq_count|count[0] {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~17 {} LessThan1~19 {} LessThan1~21 {} LessThan1~23 {} LessThan1~25 {} LessThan1~27 {} LessThan1~29 {} LessThan1~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.227ns 1.568ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm_out~reg0 freq\[0\] clock 6.321 ns register " "Info: tsu for register \"pwm_out~reg0\" (data pin = \"freq\[0\]\", clock pin = \"clock\") is 6.321 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.056 ns + Longest pin register " "Info: + Longest pin to register delay is 9.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns freq\[0\] 1 PIN PIN_C16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 2; PIN Node = 'freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.408 ns) + CELL(0.393 ns) 6.651 ns LessThan1~1 2 COMB LCCOMB_X33_Y35_N0 1 " "Info: 2: + IC(5.408 ns) + CELL(0.393 ns) = 6.651 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { freq[0] LessThan1~1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.722 ns LessThan1~3 3 COMB LCCOMB_X33_Y35_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.722 ns; Loc. = LCCOMB_X33_Y35_N2; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~1 LessThan1~3 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.793 ns LessThan1~5 4 COMB LCCOMB_X33_Y35_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.793 ns; Loc. = LCCOMB_X33_Y35_N4; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.864 ns LessThan1~7 5 COMB LCCOMB_X33_Y35_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.864 ns; Loc. = LCCOMB_X33_Y35_N6; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.935 ns LessThan1~9 6 COMB LCCOMB_X33_Y35_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.935 ns; Loc. = LCCOMB_X33_Y35_N8; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.006 ns LessThan1~11 7 COMB LCCOMB_X33_Y35_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.006 ns; Loc. = LCCOMB_X33_Y35_N10; Fanout = 1; COMB Node = 'LessThan1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~9 LessThan1~11 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.077 ns LessThan1~13 8 COMB LCCOMB_X33_Y35_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.077 ns; Loc. = LCCOMB_X33_Y35_N12; Fanout = 1; COMB Node = 'LessThan1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~11 LessThan1~13 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.236 ns LessThan1~15 9 COMB LCCOMB_X33_Y35_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.236 ns; Loc. = LCCOMB_X33_Y35_N14; Fanout = 1; COMB Node = 'LessThan1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~13 LessThan1~15 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.307 ns LessThan1~17 10 COMB LCCOMB_X33_Y35_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.307 ns; Loc. = LCCOMB_X33_Y35_N16; Fanout = 1; COMB Node = 'LessThan1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~15 LessThan1~17 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.378 ns LessThan1~19 11 COMB LCCOMB_X33_Y35_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.378 ns; Loc. = LCCOMB_X33_Y35_N18; Fanout = 1; COMB Node = 'LessThan1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~17 LessThan1~19 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.449 ns LessThan1~21 12 COMB LCCOMB_X33_Y35_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.449 ns; Loc. = LCCOMB_X33_Y35_N20; Fanout = 1; COMB Node = 'LessThan1~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~19 LessThan1~21 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.520 ns LessThan1~23 13 COMB LCCOMB_X33_Y35_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.520 ns; Loc. = LCCOMB_X33_Y35_N22; Fanout = 1; COMB Node = 'LessThan1~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~21 LessThan1~23 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.591 ns LessThan1~25 14 COMB LCCOMB_X33_Y35_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.591 ns; Loc. = LCCOMB_X33_Y35_N24; Fanout = 1; COMB Node = 'LessThan1~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~23 LessThan1~25 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.662 ns LessThan1~27 15 COMB LCCOMB_X33_Y35_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.662 ns; Loc. = LCCOMB_X33_Y35_N26; Fanout = 1; COMB Node = 'LessThan1~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~25 LessThan1~27 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.733 ns LessThan1~29 16 COMB LCCOMB_X33_Y35_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.733 ns; Loc. = LCCOMB_X33_Y35_N28; Fanout = 1; COMB Node = 'LessThan1~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~27 LessThan1~29 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.143 ns LessThan1~30 17 COMB LCCOMB_X33_Y35_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.143 ns; Loc. = LCCOMB_X33_Y35_N30; Fanout = 2; COMB Node = 'LessThan1~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~29 LessThan1~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.393 ns) 8.972 ns pwm_out~2 18 COMB LCCOMB_X32_Y35_N8 1 " "Info: 18: + IC(0.436 ns) + CELL(0.393 ns) = 8.972 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'pwm_out~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { LessThan1~30 pwm_out~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.056 ns pwm_out~reg0 19 REG LCFF_X32_Y35_N9 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 9.056 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.212 ns ( 35.47 % ) " "Info: Total cell delay = 3.212 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.844 ns ( 64.53 % ) " "Info: Total interconnect delay = 5.844 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.056 ns" { freq[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~17 LessThan1~19 LessThan1~21 LessThan1~23 LessThan1~25 LessThan1~27 LessThan1~29 LessThan1~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.056 ns" { freq[0] {} freq[0]~combout {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~17 {} LessThan1~19 {} LessThan1~21 {} LessThan1~23 {} LessThan1~25 {} LessThan1~27 {} LessThan1~29 {} LessThan1~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 5.408ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.850ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.699 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns pwm_out~reg0 3 REG LCFF_X32_Y35_N9 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.056 ns" { freq[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~15 LessThan1~17 LessThan1~19 LessThan1~21 LessThan1~23 LessThan1~25 LessThan1~27 LessThan1~29 LessThan1~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.056 ns" { freq[0] {} freq[0]~combout {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~15 {} LessThan1~17 {} LessThan1~19 {} LessThan1~21 {} LessThan1~23 {} LessThan1~25 {} LessThan1~27 {} LessThan1~29 {} LessThan1~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 5.408ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.850ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock pwm_out pwm_out~reg0 6.842 ns register " "Info: tco from clock \"clock\" to destination pin \"pwm_out\" through register \"pwm_out~reg0\" is 6.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.699 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns pwm_out~reg0 3 REG LCFF_X32_Y35_N9 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.893 ns + Longest register pin " "Info: + Longest register to pin delay is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_out~reg0 1 REG LCFF_X32_Y35_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(2.778 ns) 3.893 ns pwm_out 2 PIN PIN_J14 0 " "Info: 2: + IC(1.115 ns) + CELL(2.778 ns) = 3.893 ns; Loc. = PIN_J14; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 71.36 % ) " "Info: Total cell delay = 2.778 ns ( 71.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 28.64 % ) " "Info: Total interconnect delay = 1.115 ns ( 28.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 1.115ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 1.115ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwm_out~reg0 duty\[15\] clock -0.264 ns register " "Info: th for register \"pwm_out~reg0\" (data pin = \"duty\[15\]\", clock pin = \"clock\") is -0.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.699 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns pwm_out~reg0 3 REG LCFF_X32_Y35_N9 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.229 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[15\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'duty\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[15] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.438 ns) 2.304 ns LessThan0~30 2 COMB LCCOMB_X35_Y35_N30 2 " "Info: 2: + IC(0.887 ns) + CELL(0.438 ns) = 2.304 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 2; COMB Node = 'LessThan0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { duty[15] LessThan0~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.149 ns) 3.145 ns pwm_out~2 3 COMB LCCOMB_X32_Y35_N8 1 " "Info: 3: + IC(0.692 ns) + CELL(0.149 ns) = 3.145 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'pwm_out~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { LessThan0~30 pwm_out~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.229 ns pwm_out~reg0 4 REG LCFF_X32_Y35_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.229 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 51.10 % ) " "Info: Total cell delay = 1.650 ns ( 51.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 48.90 % ) " "Info: Total interconnect delay = 1.579 ns ( 48.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { duty[15] LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { duty[15] {} duty[15]~combout {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.887ns 0.692ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { duty[15] LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { duty[15] {} duty[15]~combout {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.887ns 0.692ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 11:47:19 2020 " "Info: Processing ended: Mon Sep 07 11:47:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
