###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro03)
#  Generated on:      Thu Mar  2 14:14:02 2023
#  Design:            riscv_steel_core
#  Command:           ccopt_design
###############################################################
Path 1: MET (0.805 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.154 (P)          0.337 (P)
          Arrival:=          9.804              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.804
     Launch Clock:-          4.973
        Data Path:-          4.027
            Slack:=          0.805
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.021       -    4.656  
  clock                                         -      -      -     (net)          41      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                   -      A->Q   F     BUX4            5  0.161   0.152       -    4.809  
  CTS_326                                       -      -      -     (net)           5      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                  -      A->Q   F     BUX12          66  0.106   0.164       -    4.973  
  CTS_324                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q   F     DLLQX0          1  0.174   0.289   3.738    8.999  
  csr_file_instance_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X1          1  0.147   0.000       -    8.999  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160   0.021      -    9.671  
  clock                                     -      -      -     (net)          41      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q               -      A->Q   R     BUX4            5  0.161   0.133      -    9.804  
  CTS_326                                   -      -      -     (net)           5      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A      R     AND2X1          5  0.117   0.004      -    9.804  
#---------------------------------------------------------------------------------------------------------------
Path 2: MET (0.929 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.154 (P)          0.337 (P)
          Arrival:=          9.804              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.804
     Launch Clock:-          4.973
        Data Path:-          3.902
            Slack:=          0.929
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.021       -    4.656  
  clock                                         -      -      -     (net)          41      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                   -      A->Q   F     BUX4            5  0.161   0.152       -    4.809  
  CTS_326                                       -      -      -     (net)           5      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                  -      A->Q   F     BUX12          66  0.106   0.164       -    4.973  
  CTS_324                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q   R     DLLQX0          1  0.174   0.252   3.650    8.875  
  csr_file_instance_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B      R     AND2X1          1  0.239   0.000       -    8.875  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160   0.021      -    9.671  
  clock                                     -      -      -     (net)          41      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q               -      A->Q   R     BUX4            5  0.161   0.133      -    9.804  
  CTS_326                                   -      -      -     (net)           5      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A      R     AND2X1          5  0.117   0.003      -    9.804  
#---------------------------------------------------------------------------------------------------------------
Path 3: MET (3.254 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.004 (P)          0.348 (P)
          Arrival:=          9.654              4.984
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          4.984
        Data Path:-          1.416
            Slack:=          3.254
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.175    4.984  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.177   1.416    6.400  
  integer_file_instance_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B      R     AND2X4          1  2.168   0.007    6.400  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST19/g13/A  -      -      R     AND2X4         41  0.160   0.004    9.654  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 4: MET (3.266 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.013 (P)          0.344 (P)
          Arrival:=          9.663              4.980
 
Clock Gating Setup:-         0.000
    Required Time:=          9.663
     Launch Clock:-          4.980
        Data Path:-          1.417
            Slack:=          3.266
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.171    4.980  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.176   1.417    6.397  
  integer_file_instance_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B      R     AND2X4          1  2.172   0.007    6.397  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST15/g13/A  -      -      R     AND2X4         41  0.160   0.013    9.663  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 5: MET (3.273 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.012 (P)          0.345 (P)
          Arrival:=          9.662              4.981
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          4.981
        Data Path:-          1.409
            Slack:=          3.273
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.172    4.981  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.176   1.409    6.389  
  integer_file_instance_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B      R     AND2X4          1  2.155   0.007    6.389  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST23/g13/A  -      -      R     AND2X4         41  0.160   0.012    9.662  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (3.282 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.017 (P)          0.351 (P)
          Arrival:=          9.667              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.667
     Launch Clock:-          4.987
        Data Path:-          1.399
            Slack:=          3.282
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.177   1.399    6.386  
  integer_file_instance_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B      R     AND2X4          1  2.138   0.007    6.386  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST31/g13/A  -      -      R     AND2X4         41  0.161   0.017    9.667  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (3.288 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.004 (P)          0.354 (P)
          Arrival:=          9.654              4.990
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          4.990
        Data Path:-          1.376
            Slack:=          3.288
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                   -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                       -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX8           60  0.106   0.181    4.990  
  CTS_325                                       -      -      -     (net)          60      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.196   1.376    6.366  
  csr_file_instance_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B      R     AND2X4          1  2.084   0.008    6.366  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST1/g12/A  -      -      R     AND2X4         41  0.160   0.004    9.654  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 8: MET (3.322 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.018 (P)          0.342 (P)
          Arrival:=          9.668              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=          9.668
     Launch Clock:-          4.978
        Data Path:-          1.368
            Slack:=          3.322
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.169    4.978  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.176   1.368    6.346  
  integer_file_instance_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B      R     AND2X4          1  2.080   0.007    6.346  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST39/g13/A  -      -      R     AND2X4         41  0.161   0.018    9.668  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 9: MET (3.337 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.320 (P)
          Arrival:=          9.658              4.956
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.956
        Data Path:-          1.365
            Slack:=          3.337
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.167    4.956  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.219   1.365    6.321  
  csr_file_instance_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B      R     AND2X4          1  2.052   0.008    6.321  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST6/g12/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 10: MET (3.427 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.012 (P)          0.321 (P)
          Arrival:=          9.663              4.957
 
Clock Gating Setup:-         0.000
    Required Time:=          9.663
     Launch Clock:-          4.957
        Data Path:-          1.278
            Slack:=          3.427
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.168    4.957  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.219   1.278    6.235  
  csr_file_instance_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B      R     AND2X4          1  1.888   0.007    6.235  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST4/g12/A  -      -      R     AND2X4         41  0.160   0.013    9.663  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 11: MET (3.449 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.319 (P)
          Arrival:=          9.655              4.955
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.955
        Data Path:-          1.251
            Slack:=          3.449
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.166    4.955  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.219   1.251    6.206  
  csr_file_instance_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B      R     AND2X4          1  1.837   0.006    6.206  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST5/g12/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 12: MET (3.462 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.317 (P)
          Arrival:=          9.655              4.952
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.952
        Data Path:-          1.240
            Slack:=          3.462
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.164    4.952  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.217   1.240    6.193  
  csr_file_instance_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B      R     AND2X4          1  1.818   0.006    6.193  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST2/g12/A  -      -      R     AND2X4         41  0.161   0.005    9.655  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 13: MET (3.467 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.004 (P)          0.318 (P)
          Arrival:=          9.654              4.954
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          4.954
        Data Path:-          1.233
            Slack:=          3.467
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.166    4.954  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q  R     DLLQX0          1  0.218   1.233    6.187  
  csr_file_instance_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B      R     AND2X4          1  1.804   0.006    6.187  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160       -    9.650  
  csr_file_instance_RC_CG_HIER_INST3/g12/A  -      -      R     AND2X4         41  0.160   0.004    9.654  
  clock                                     -      -      -     (net)          41      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 14: MET (3.929 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.012 (P)          0.356 (P)
          Arrival:=          9.662              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          4.992
        Data Path:-          0.741
            Slack:=          3.929
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.741    5.733  
  integer_file_instance_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B      R     AND2X4          1  0.938   0.011    5.733  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST12/g13/A  -      -      R     AND2X4         41  0.160   0.012    9.662  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 15: MET (3.939 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.356 (P)
          Arrival:=          9.655              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.992
        Data Path:-          0.724
            Slack:=          3.939
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.724    5.716  
  integer_file_instance_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B      R     AND2X4          1  0.906   0.012    5.716  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST30/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 16: MET (3.941 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.356 (P)
          Arrival:=          9.655              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.992
        Data Path:-          0.722
            Slack:=          3.941
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.722    5.714  
  integer_file_instance_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B      R     AND2X4          1  0.903   0.011    5.714  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST21/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 17: MET (3.942 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.004 (P)          0.356 (P)
          Arrival:=          9.654              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          4.992
        Data Path:-          0.721
            Slack:=          3.942
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.721    5.713  
  integer_file_instance_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B      R     AND2X4          1  0.901   0.011    5.713  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST11/g13/A  -      -      R     AND2X4         41  0.160   0.004    9.654  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (3.947 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.007 (P)          0.356 (P)
          Arrival:=          9.657              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.657
     Launch Clock:-          4.992
        Data Path:-          0.718
            Slack:=          3.947
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.718    5.710  
  integer_file_instance_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B      R     AND2X4          1  0.898   0.013    5.710  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST10/g13/A  -      -      R     AND2X4         41  0.160   0.007    9.657  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (3.951 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.352 (P)
          Arrival:=          9.658              4.988
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.988
        Data Path:-          0.719
            Slack:=          3.951
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.179    4.988  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.719    5.707  
  integer_file_instance_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B      R     AND2X4          1  0.899   0.013    5.707  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST37/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (3.958 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.004 (P)          0.356 (P)
          Arrival:=          9.654              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          4.992
        Data Path:-          0.704
            Slack:=          3.958
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.704    5.696  
  integer_file_instance_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B      R     AND2X4          1  0.871   0.011    5.696  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST33/g13/A  -      -      R     AND2X4         41  0.160   0.004    9.654  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 21: MET (3.969 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.356 (P)
          Arrival:=          9.658              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.992
        Data Path:-          0.697
            Slack:=          3.969
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.697    5.689  
  integer_file_instance_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B      R     AND2X4          1  0.857   0.011    5.689  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST22/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 22: MET (3.970 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.010 (P)          0.356 (P)
          Arrival:=          9.660              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.660
     Launch Clock:-          4.992
        Data Path:-          0.699
            Slack:=          3.970
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.699    5.691  
  integer_file_instance_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B      R     AND2X4          1  0.860   0.011    5.691  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST27/g13/A  -      -      R     AND2X4         41  0.160   0.010    9.660  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (3.977 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.357 (P)
          Arrival:=          9.658              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.992
        Data Path:-          0.689
            Slack:=          3.977
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.184    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.689    5.681  
  integer_file_instance_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B      R     AND2X4          1  0.841   0.011    5.681  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST28/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 24: MET (3.984 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.356 (P)
          Arrival:=          9.658              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.992
        Data Path:-          0.682
            Slack:=          3.984
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.682    5.674  
  integer_file_instance_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B      R     AND2X4          1  0.828   0.010    5.674  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST18/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (3.984 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.015 (P)          0.356 (P)
          Arrival:=          9.666              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.666
     Launch Clock:-          4.992
        Data Path:-          0.690
            Slack:=          3.984
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.690    5.682  
  integer_file_instance_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B      R     AND2X4          1  0.843   0.011    5.682  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST29/g13/A  -      -      R     AND2X4         41  0.161   0.015    9.666  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (3.994 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.018 (P)          0.356 (P)
          Arrival:=          9.668              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.668
     Launch Clock:-          4.992
        Data Path:-          0.682
            Slack:=          3.994
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.682    5.674  
  integer_file_instance_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B      R     AND2X4          1  0.829   0.010    5.674  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST35/g13/A  -      -      R     AND2X4         41  0.161   0.018    9.668  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 27: MET (3.996 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.356 (P)
          Arrival:=          9.655              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.991
        Data Path:-          0.668
            Slack:=          3.996
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.991  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.668    5.659  
  integer_file_instance_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B      R     AND2X4          1  0.802   0.010    5.659  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST32/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 28: MET (3.997 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.007 (P)          0.357 (P)
          Arrival:=          9.658              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.992
        Data Path:-          0.668
            Slack:=          3.997
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.184    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.668    5.661  
  integer_file_instance_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B      R     AND2X2          1  0.803   0.009    5.661  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST25/g13/A  -      -      R     AND2X2         41  0.160   0.007    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (4.008 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.352 (P)
          Arrival:=          9.655              4.988
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.988
        Data Path:-          0.659
            Slack:=          4.008
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.179    4.988  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.659    5.647  
  integer_file_instance_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B      R     AND2X4          1  0.786   0.008    5.647  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST16/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (4.017 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.351 (P)
          Arrival:=          9.658              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.987
        Data Path:-          0.654
            Slack:=          4.017
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.654    5.641  
  integer_file_instance_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B      R     AND2X4          1  0.777   0.011    5.641  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST38/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (4.019 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.007 (P)          0.351 (P)
          Arrival:=          9.658              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.987
        Data Path:-          0.652
            Slack:=          4.019
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.177   0.652    5.639  
  integer_file_instance_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B      R     AND2X4          1  0.774   0.010    5.639  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST34/g13/A  -      -      R     AND2X4         41  0.160   0.007    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 32: MET (4.025 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.356 (P)
          Arrival:=          9.655              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.992
        Data Path:-          0.638
            Slack:=          4.025
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.183    4.992  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.638    5.630  
  integer_file_instance_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B      R     AND2X4          1  0.746   0.009    5.630  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST24/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 33: MET (4.037 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.007 (P)          0.342 (P)
          Arrival:=          9.658              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.978
        Data Path:-          0.643
            Slack:=          4.037
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.169    4.978  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.176   0.644    5.621  
  integer_file_instance_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B      R     AND2X4          1  0.757   0.008    5.621  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST17/g13/A  -      -      R     AND2X4         41  0.160   0.007    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (4.045 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.005 (P)          0.348 (P)
          Arrival:=          9.655              4.984
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          4.984
        Data Path:-          0.626
            Slack:=          4.045
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.175    4.984  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.177   0.626    5.610  
  integer_file_instance_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B      R     AND2X4          1  0.723   0.008    5.610  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST13/g13/A  -      -      R     AND2X4         41  0.160   0.005    9.655  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 35: MET (4.046 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.018 (P)          0.351 (P)
          Arrival:=          9.668              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.668
     Launch Clock:-          4.987
        Data Path:-          0.635
            Slack:=          4.046
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.178   0.635    5.622  
  integer_file_instance_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B      R     AND2X4          1  0.742   0.008    5.622  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST40/g13/A  -      -      R     AND2X4         41  0.161   0.018    9.668  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 36: MET (4.050 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.008 (P)          0.342 (P)
          Arrival:=          9.658              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          4.978
        Data Path:-          0.630
            Slack:=          4.050
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.169    4.978  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.176   0.630    5.608  
  integer_file_instance_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B      R     AND2X4          1  0.735   0.009    5.608  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST14/g13/A  -      -      R     AND2X4         41  0.160   0.008    9.658  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (4.057 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.018 (P)          0.351 (P)
          Arrival:=          9.668              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.668
     Launch Clock:-          4.987
        Data Path:-          0.624
            Slack:=          4.057
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.177   0.624    5.610  
  integer_file_instance_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B      R     AND2X4          1  0.719   0.007    5.610  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST26/g13/A  -      -      R     AND2X4         41  0.161   0.018    9.668  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 38: MET (4.060 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.014 (P)          0.351 (P)
          Arrival:=          9.665              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.665
     Launch Clock:-          4.987
        Data Path:-          0.619
            Slack:=          4.060
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.178    4.987  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.177   0.619    5.605  
  integer_file_instance_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B      R     AND2X4          1  0.710   0.008    5.605  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST20/g13/A  -      -      R     AND2X4         41  0.161   0.014    9.665  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 39: MET (4.063 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.009 (P)          0.342 (P)
          Arrival:=          9.659              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=          9.659
     Launch Clock:-          4.978
        Data Path:-          0.619
            Slack:=          4.063
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      41  0.160   0.021    4.656  
  clock                                              -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                        -      A->Q   F     BUX4            5  0.161   0.152    4.809  
  CTS_326                                            -      -      -     (net)           5      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_39/Q                       -      A->Q   F     BUX12          66  0.106   0.169    4.978  
  CTS_324                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.176   0.619    5.596  
  integer_file_instance_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B      R     AND2X4          1  0.711   0.007    5.596  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      41  0.160       -    9.650  
  integer_file_instance_RC_CG_HIER_INST36/g13/A  -      -      R     AND2X4         41  0.160   0.009    9.659  
  clock                                          -      -      -     (net)          41      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 40: MET (4.337 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.350             -0.364
      Net Latency:+          0.153 (P)          0.325 (P)
          Arrival:=          9.803              4.961
 
Clock Gating Setup:-         0.000
    Required Time:=          9.803
     Launch Clock:-          4.961
        Data Path:-          0.506
            Slack:=          4.337
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      41  0.160   0.019    4.655  
  clock                                         -      -      -     (net)          41      -       -        -  
  CTS_cdb_BUF_clock_G0_L1_3/Q                   -      A->Q   F     BUX3            1  0.161   0.134    4.789  
  CTS_328                                       -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_41/Q                  -      A->Q   F     BUX12         100  0.071   0.172    4.961  
  CTS_327                                       -      -      -     (net)         100      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX0          1  0.217   0.506    5.466  
  csr_file_instance_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B      F     AND2X1          1  0.198   0.000    5.466  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      41  0.160   0.021    9.671  
  clock                                     -      -      -     (net)          41      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q               -      A->Q   R     BUX4            5  0.161   0.132    9.803  
  CTS_326                                   -      -      -     (net)           5      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A      R     AND2X1          5  0.117   0.002    9.803  
#--------------------------------------------------------------------------------------------------------

