{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@182:192@HdlIdDef", "  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@267:277", "  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n"], ["hdl/library/common/up_gt.v@270:280", "  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n  reg             up_es_start = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@99:109", "  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n  reg             up_drp_sel_t_d = 'd0;\n"], ["hdl/library/common/ad_gt_common_1.v@91:101", "  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n\n  // internal wires\n"], ["hdl/library/common/up_gt.v@271:281", "  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n  reg             up_es_start = 'd0;\n  reg             up_es_start_hold = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@176:186", "  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n"], ["hdl/library/common/ad_gt_common_1.v@89:99", "  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n"], ["hdl/library/common/ad_gt_channel_1.v@180:190", "  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@96:106", "  reg             drp_sel_t_m3 = 'd0;\n  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n"], ["hdl/library/common/ad_gt_common_1.v@88:98", "  input   [ 7:0]  up_drp_lanesel;\n  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n"], ["hdl/library/common/up_gt.v@266:276", "  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@101:111", "  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n  reg             up_drp_sel_t_d = 'd0;\n  reg             up_drp_status = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n"], ["hdl/library/common/ad_gt_common_1.v@90:100", "\n  // internal registers\n\n  reg             up_drp_sel_int;\n  reg     [11:0]  up_drp_addr_int;\n  reg             up_drp_wr_int;\n  reg     [15:0]  up_drp_wdata_int;\n  reg     [15:0]  up_drp_rdata;\n  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n\n"], ["hdl/library/common/ad_gt_channel_1.v@179:189", "\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n"], ["hdl/library/common/up_gt.v@269:279", "  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n  reg             up_es_stop_hold = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@98:108", "  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n"], ["hdl/library/common/up_gt.v@331:341", "  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n  reg             up_es_drp_ready = 'd0;\n  reg     [15:0]  up_drp_rdata_int = 'd0;\n  reg             up_drp_ready_int = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n"], ["hdl/library/common/ad_gt_channel_1.v@181:191", "  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n"], ["hdl/library/common/up_drp_cntrl.v@97:107", "  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n"], ["hdl/library/common/up_gt.v@268:278", "  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata_hold = 'd0;\n  reg             up_es_init = 'd0;\n  reg             up_es_stop = 'd0;\n"], ["hdl/library/common/up_gt.v@332:342", "  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n  reg             up_es_drp_ready = 'd0;\n  reg     [15:0]  up_drp_rdata_int = 'd0;\n  reg             up_drp_ready_int = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n"]], "Diff Content": {"Delete": [[187, "  reg     [15:0]  up_drp_wdata_int = 'd0;\n"]], "Add": []}}