library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inst2 is
  port(
    addr : in std_logic_vector(31 downto 0);
    ins  : out std_logic_vector(31 downto 0));
end inst2;

architecture arch_1 of inst2 is
begin
  ins <= "00100000000100000000000000000001" when to_integer(unsigned(addr)) = 0 else
         "00100010000100000000000000000010" when to_integer(unsigned(addr)) = 4 else
         "00001000000000000000000000000100" when to_integer(unsigned(addr)) = 8 else (others => '0');
end arch_1;
