	component pcie_ed_resetIP is
		port (
			ninit_done : out std_logic   -- reset
		);
	end component pcie_ed_resetIP;

