<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="bmesensor" xd:componentRef="bmesensor" xd:initiationInterval="x" xd:clockPeriod="4.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="iic[]" xd:originalName="iic" xd:direction="inout" xd:interfaceRef="m_axi_iic" xd:busTypeRef="aximm" xd:arraySize="4096" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="stat_reg_outValue1" xd:originalName="stat_reg_outValue1" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x10" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="stat_reg_outValue1" xd:originalName="stat_reg_outValue1" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x18" xd:statusOffset="0x1C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="empty_pirq_outValue" xd:originalName="empty_pirq_outValue" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x20" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="empty_pirq_outValue" xd:originalName="empty_pirq_outValue" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x28" xd:statusOffset="0x2C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="full_pirq_outValue" xd:originalName="full_pirq_outValue" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x30" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="full_pirq_outValue" xd:originalName="full_pirq_outValue" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x38" xd:statusOffset="0x3C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="ctrl_reg_outValue1" xd:originalName="ctrl_reg_outValue1" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x40" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="ctrl_reg_outValue1" xd:originalName="ctrl_reg_outValue1" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x48" xd:statusOffset="0x4C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="clearedInterrStatus1" xd:originalName="clearedInterrStatus1" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x50" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="clearedInterrStatus1" xd:originalName="clearedInterrStatus1" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x58" xd:statusOffset="0x5C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="rxFifoDepth1" xd:originalName="rxFifoDepth1" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x60" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="rxFifoDepth1" xd:originalName="rxFifoDepth1" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x68" xd:statusOffset="0x6C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="resetAxiEnabled" xd:originalName="resetAxiEnabled" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x70" xd:statusOffset="0x74" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="ctrl2RegState_enabled" xd:originalName="ctrl2RegState_enabled" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x78" xd:statusOffset="0x7C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="byteCountZero" xd:originalName="byteCountZero" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x80" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="clearedInterruptStatus2" xd:originalName="clearedInterruptStatus2" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x88" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="interrStatus2" xd:originalName="interrStatus2" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x90" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="interrStatus2" xd:originalName="interrStatus2" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x98" xd:statusOffset="0x9C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="disableTxBitDirection" xd:originalName="disableTxBitDirection" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xA0" xd:statusOffset="0xA4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="pressByteCountEnabled" xd:originalName="pressByteCountEnabled" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xA8" xd:statusOffset="0xAC" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="byteTracker" xd:originalName="byteTracker" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xB0" xd:statusOffset="0xB4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="interrStatus3StateEnabled" xd:originalName="interrStatus3StateEnabled" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xB8" xd:statusOffset="0xBC" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="checkInterrReg" xd:originalName="checkInterrReg" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xC0" xd:statusOffset="0xC4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="ctrl_reg_val3" xd:originalName="ctrl_reg_val3" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xC8" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="ctrl_reg_val3" xd:originalName="ctrl_reg_val3" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xD0" xd:statusOffset="0xD4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="lastByteRead" xd:originalName="lastByteRead" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xD8" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="lastByteRead" xd:originalName="lastByteRead" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xE0" xd:statusOffset="0xE4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="rx_fifo" xd:originalName="rx_fifo" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xE8" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="rx_fifo" xd:originalName="rx_fifo" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xF0" xd:statusOffset="0xF4" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="clearLatchedInterr" xd:originalName="clearLatchedInterr" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0xF8" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="clearLatchedInterr" xd:originalName="clearLatchedInterr" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x100" xd:statusOffset="0x104" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="releaseBus" xd:originalName="releaseBus" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x108" xd:statusOffset="0x10C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="receivedSuccess" xd:originalName="receivedSuccess" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x110" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="receivedSuccess" xd:originalName="receivedSuccess" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x118" xd:statusOffset="0x11C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_msb" xd:originalName="pressure_msb" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x120" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_msb" xd:originalName="pressure_msb" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x128" xd:statusOffset="0x12C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_lsb" xd:originalName="pressure_lsb" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x130" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_lsb" xd:originalName="pressure_lsb" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x138" xd:statusOffset="0x13C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_xlsb" xd:originalName="pressure_xlsb" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x140" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="pressure_xlsb" xd:originalName="pressure_xlsb" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x148" xd:statusOffset="0x14C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="stat_reg_val6_state" xd:originalName="stat_reg_val6_state" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x150" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="4876" xd:FF="2726" xd:BRAM="2" xd:DSP="0"/>
</xd:acceleratorMap>
