(edif BROM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 1 6 19 21 53)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure BROM.ngc BROM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB8BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RSTBRST
              (direction INPUT)
            )
            (port ENBRDEN
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port ENAWREN
              (direction INPUT)
            )
            (port CLKAWRCLK
              (direction INPUT)
            )
            (port CLKBRDCLK
              (direction INPUT)
            )
            (port REGCEBREGCE
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port (array (rename WEAWEL "WEAWEL<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEBWEU "WEBWEU<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRAWRADDR "ADDRAWRADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBRDADDR "ADDRBRDADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library BROM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell BROM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<13:0>") 14)
              (direction INPUT))
            (port (array (rename douta "douta<13:0>") 14)
              (direction OUTPUT))
            (designator "6slx45csg324-2")
            (property TYPE (string "BROM") (owner "Xilinx"))
            (property BUS_INFO (string "14:INPUT:addra<13:0>") (owner "Xilinx"))
            (property BUS_INFO (string "14:OUTPUT:douta<13:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "BROM,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "BROM,blk_mem_gen_v7_3,{c_addra_width=14,c_addrb_width=14,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/.Xilinx/MFC_REC/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=BROM.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=13400,c_read_depth_b=13400,c_read_width_a=14,c_read_width_b=14,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=13400,c_write_depth_b=13400,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=14,c_write_width_b=14,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "BROM_BROM") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "AA6F726191DC8B4747D6E24BE899B40D70A79140BB6FD5F9CB5AD838328F9C31") (owner "Xilinx"))
              (property INIT_01 (string "8956A1A4AC8BFF63A635371CD73D7891B2D490B5A578DA65F368376E2683282A") (owner "Xilinx"))
              (property INIT_02 (string "BBF603962EE1B5C5702CDE2089989A3DA478FFD76BC0B9BDDEAFB67D99419656") (owner "Xilinx"))
              (property INIT_03 (string "BE44E39AE503F35063D83F11419A70DB13392D352A82EC052B75CFA01814AAB6") (owner "Xilinx"))
              (property INIT_04 (string "7CF6E85F51CBAD83E45046849F692676585255896795D77E30B7E7A40574EB75") (owner "Xilinx"))
              (property INIT_05 (string "F63DCA8F1310F4DD4EF4F7023C5ED861BC697DDCC517D7F7A89B76A34D266CA2") (owner "Xilinx"))
              (property INIT_06 (string "8225988ECC19DDA9392D90C83DC258CFEEBE4DD164F1BFF231F9AFF92FBFBCB0") (owner "Xilinx"))
              (property INIT_07 (string "63C292896AC6F5984378C9CC966BA2D6708E282CC872E7A15D6D2E25AD30B055") (owner "Xilinx"))
              (property INIT_08 (string "C07E265640A8DE4455F76DA0B38EF6D8237149775DB3E8FE1A31ACDC8C182A8A") (owner "Xilinx"))
              (property INIT_09 (string "06921809410C78DE3CFE2CA595A07E5433E24DB42D3530B0B20B5863BEA77931") (owner "Xilinx"))
              (property INIT_0A (string "75A13C0E24CF483D6521E0A7CA8279442FCAF816C916D6E38EE14848FD744B7F") (owner "Xilinx"))
              (property INIT_0B (string "D80762F74DE8B5DB49E0E7613BF43F841992263CBE15461831064D2C3C6B3391") (owner "Xilinx"))
              (property INIT_0C (string "15AA9E411B8849AC4F050FEB3D000B20E0D597C5560A091141DA59EA1039295D") (owner "Xilinx"))
              (property INIT_0D (string "684BC7EC271BCF18FD0F0D9D045CE1FFD0BAE4DE937D7CB92795440C1A0446C7") (owner "Xilinx"))
              (property INIT_0E (string "11A0108B5363081A95C047017963EC22314C04665CB389326B50111AFE9389D4") (owner "Xilinx"))
              (property INIT_0F (string "70165094CA03F341E09A0CC5387FBC1B4E0A93834BDB1203CC130D7220F9BC44") (owner "Xilinx"))
              (property INIT_10 (string "7A4B86DC3BDDC4E004D467893204EA09563E7CE522866BDDD82CC3AD645E0E8F") (owner "Xilinx"))
              (property INIT_11 (string "7CA0E8B3C785EA61E5DBA1F1F903A8481D77B665DDC6FB12DF02598D3E418D3C") (owner "Xilinx"))
              (property INIT_12 (string "4E36E223BAAACC640303FD3E560B116348FEF0C71E82B451D23BF8AADF679727") (owner "Xilinx"))
              (property INIT_13 (string "0B2F8671FCF8E18447F41A5BBB575435F6602270D2C518AC3DE24098BA90C9A5") (owner "Xilinx"))
              (property INIT_14 (string "D2E89A7FE51AC532DE8DC4B779AFAB63C74880CACEDF0BDB21E4FD0767CD6A5F") (owner "Xilinx"))
              (property INIT_15 (string "4749B2E9B571C64D78B0635A1FA55233B5E95E29ECD1CEB7374629D69BA7425C") (owner "Xilinx"))
              (property INIT_16 (string "1E0959E50F6A198E51327A18EABE37EE3B5FF21071035AC5BCDF61494663ED70") (owner "Xilinx"))
              (property INIT_17 (string "C32356F321E1041CE7049B229C33B86D6F6B5E29952802F7FB0E8D1A07B2DA7E") (owner "Xilinx"))
              (property INIT_18 (string "20F9B036F0E623519982172F6D31EA81C4F538DFE45717ECF4D508296624FB75") (owner "Xilinx"))
              (property INIT_19 (string "B4F32A152FCFBA50044036B292C7C2545D33A8FA9EE13AB541E55B7102C61756") (owner "Xilinx"))
              (property INIT_1A (string "CFD4E507D0F814F4EB30472445D68A760B42AB2B8EE1894F60944ADEA3A2341D") (owner "Xilinx"))
              (property INIT_1B (string "273FA3B396256693C63DA39CCFEC6447085818F3B568C109FF08C9CCD9256CF5") (owner "Xilinx"))
              (property INIT_1C (string "F4983FB2A478ADA140E5607D0569CE0CD49A9463542E162A8F8CA4E0F78DEE8C") (owner "Xilinx"))
              (property INIT_1D (string "8655BE13DC4E802E324068090744FC4331F49E78B723D5CEBA5ED85D18ACD1C7") (owner "Xilinx"))
              (property INIT_1E (string "FCE33E4A231B9520BDE5580CBA7ED1170A1E32D49ED68EB7E705BAFE28DF41C1") (owner "Xilinx"))
              (property INIT_1F (string "34B0F5639A0D2B0D5CD530297023D21BDB1E154C9E389ACC07BF714AEE95C62F") (owner "Xilinx"))
              (property INIT_20 (string "BD22CC7E62ED2B9AE42F762953E098835E51581E7181FA3228482FB1314FBAD4") (owner "Xilinx"))
              (property INIT_21 (string "740B63287771EBE8F148C1A7BAC6D7D5B14E05A3D95C731AEB4B9F7E1CFAB6B0") (owner "Xilinx"))
              (property INIT_22 (string "5542C3239E6B39C45FD4ACFFF180ABFD7EC4A8CF03A476AA96EACEED219463E2") (owner "Xilinx"))
              (property INIT_23 (string "EABF69FB02E562D85221CCF99BC115DDC616AAB1CB7267391A269F5640C7575E") (owner "Xilinx"))
              (property INIT_24 (string "2EC8F200949C9067E576A8BFCEF024AC2BDEDB43F79D79CC125CA66B2073F3AC") (owner "Xilinx"))
              (property INIT_25 (string "1D80C595B8ECD4172773E79A3735226E79A28897473A76A70CEA2E747D3F0A89") (owner "Xilinx"))
              (property INIT_26 (string "0B223160291743B712BA9E1D4F8634BF1F3AC2D8FEF5F5650DBC2E3E81E23720") (owner "Xilinx"))
              (property INIT_27 (string "0F7959025E819C556B1A3FA4815D2F8DE2DC484E0316D0974DBED2EF80DCA216") (owner "Xilinx"))
              (property INIT_28 (string "79D3D657F7FB934D8DE76376609A49084298BAD70641EACD2AC428E6FDF89681") (owner "Xilinx"))
              (property INIT_29 (string "8148862C2DE6A38A2FFC303D96F92F278D7CC0AF2B41CE9B8878454FFF9921C6") (owner "Xilinx"))
              (property INIT_2A (string "1ADFBC7BE304218BBAF94A42AD0B3AC96F878DE50EDFD8BEFC4C62E36AFE1C27") (owner "Xilinx"))
              (property INIT_2B (string "C3DDBF0149B07155C2ACC69E94C16B6A92F794759198DE083ABD94DF6DF64F55") (owner "Xilinx"))
              (property INIT_2C (string "5293CFBE8F521C2693C3D0D029C89C9F08D1DB1F6C8A960C5A6D04A6BA6512C5") (owner "Xilinx"))
              (property INIT_2D (string "23B8719FEB7C52E136E4E8E38543546C60B73E9AB213BFED440F7634EDCCE33D") (owner "Xilinx"))
              (property INIT_2E (string "5A6C5D91509D3F362DD565ABF6E4A77744EC3F52A9CFD81C2E09889ADF012DFF") (owner "Xilinx"))
              (property INIT_2F (string "EF97802C2A26E2E967142597FD9F964A69AA8CB520E640A41090992EFC4D1284") (owner "Xilinx"))
              (property INIT_30 (string "0C0E99E172DE7F94B4D7C586E801AE1ACC03CCF093D2FD8A38E1EA633636FC22") (owner "Xilinx"))
              (property INIT_31 (string "F9A6B55D5B4A0B0C521D8D219A93FF93E6D75ABE04C1E6BF6CC182B3B228A30D") (owner "Xilinx"))
              (property INIT_32 (string "60FC3E95C286C244BA75BF5B459D513F096CA88D6E4797AAF2D7E7EA604723D0") (owner "Xilinx"))
              (property INIT_33 (string "E93ADAF11788439C7C2A6DDEEE87EAF988D4FFC6CBE1BAFC76739B62473BE242") (owner "Xilinx"))
              (property INIT_34 (string "000000000000000000000000000000000000000000A9779BD2079018F4F73253") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux15")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "75FD757520A82020") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "75FD757520A82020") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "75FD757520A82020") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "75FD757520A82020") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_6_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_6_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_6_o<2>1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_7_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_7_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_6_o<2>1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_3_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_3_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_3_o<2>1") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_4_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_4_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_3_o<2>1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_2_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_2_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_2_o<2>1") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_1_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_1_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_GND_16_o_equal_2_o<2>1") (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux42")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux43")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux43") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux32")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux33 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux33")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux43") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux22")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux23")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux23") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux142")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux143 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux143")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux23") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux132")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux133 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux133")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux133") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux122")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux123 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux123")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux133") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux112")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux113 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux113")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux113") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux102")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux103 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux103")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux113") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux53")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux53_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux53_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "AEC46FCC65B8B27EBBBD3B71ED426F5295D3B00F63E1B9C6BAA0BE6DA399AB0A") (owner "Xilinx"))
              (property INIT_01 (string "DC3787118A19708AA040776FACB087ABB440FE5101F419A27F63A350464DEEC4") (owner "Xilinx"))
              (property INIT_02 (string "49276C60AD5440AA6C0B65CEBE844101FDDA6A35D7DADC1E372DC9684573262D") (owner "Xilinx"))
              (property INIT_03 (string "98B91F4ECBDC886BEA0F8AD2297D7FEF0EA4553FC5D77BA8F2D223A5B06F621B") (owner "Xilinx"))
              (property INIT_04 (string "6F3242BCF479864D1396FC970A51FA90A611D1A1B5D1B15C7165CE61A32E9077") (owner "Xilinx"))
              (property INIT_05 (string "EA6502DC7BCA2DF7653DC8CABD2CBE43B55E6DBCAEB015B0F94750A10D3AAD22") (owner "Xilinx"))
              (property INIT_06 (string "9730C68FE9885833EE92D5A32AAD359AF06468165380230BC2AFC7DFE13605E1") (owner "Xilinx"))
              (property INIT_07 (string "DF911641E8B4D6ED3C90F25FC3685B35019F1E9DC09DE4724962A7FE8364F084") (owner "Xilinx"))
              (property INIT_08 (string "AC3F84961E282230780585C62844D1613442CB73C9BF7843905FD886C4BFD2BB") (owner "Xilinx"))
              (property INIT_09 (string "E5A5797D338D5027F9D092276C146945D65FF140B42B852E4A2077FD766EE350") (owner "Xilinx"))
              (property INIT_0A (string "CF7E6C23DDF32069F4299EE814F69BFB7C67D8663916673BC14E19DC29350213") (owner "Xilinx"))
              (property INIT_0B (string "A12C492EE5B7E9AF16928ED1EE7D87C985719A8297E5024C1B588AC6DD68D965") (owner "Xilinx"))
              (property INIT_0C (string "9773237D694847112305E7EFFBE995ADFD9CD0B10B94403720EF7D6109091C78") (owner "Xilinx"))
              (property INIT_0D (string "A546812A3FC7EFB92D30500EC683F914879DB8394ACEFF627E98A159EDF075F2") (owner "Xilinx"))
              (property INIT_0E (string "DCDEA4E0080CDAE37776A55A1A25C3AACCCC2C16D24BA0439A3DE5B3B815289D") (owner "Xilinx"))
              (property INIT_0F (string "CBA64C2A861EF84D4B8E8C31E1A0FE8501872308CADC202724B25285DCE14093") (owner "Xilinx"))
              (property INIT_10 (string "BEE8A8E116DDC178D1F99762C6A931257F50C3E68558504DCC87FF3322FA2FCC") (owner "Xilinx"))
              (property INIT_11 (string "50C514C229A0B9D55DEF2A536344548C8E116C65E2D5926656D6CE8FD00B7F32") (owner "Xilinx"))
              (property INIT_12 (string "84DFB5845A847D62593BF9EDA7C47C6991047964535F928136683F07513A0AC8") (owner "Xilinx"))
              (property INIT_13 (string "A40BF4E71E60FEF3E41D7C07E00C1965712F7063706539475E4988B0738FA0E6") (owner "Xilinx"))
              (property INIT_14 (string "5E83A785F2DEC85C30EDAD354FDAE39FF7E5F349FDADFC961058F145CE534E61") (owner "Xilinx"))
              (property INIT_15 (string "46675B6F57E140845028612DFB3F0E632E5981D02EAD9222CE8AA230673C2758") (owner "Xilinx"))
              (property INIT_16 (string "45871CFB98CE040B0632DB22FA988DB583D7616E67576B535E2BFDE37FBA2634") (owner "Xilinx"))
              (property INIT_17 (string "A04FE24B93EBABCCAB67F9766469B09A6977DEA1CD83042D83B307BFD8593C3B") (owner "Xilinx"))
              (property INIT_18 (string "20A45C86C4BF49D363532FFD8F170C20DEF145A97C5F009631FA65BBFFA70A6F") (owner "Xilinx"))
              (property INIT_19 (string "0EA1BEA60C9AA5F104E8E4E47E5A588C3C08BDE7480BD9CFD2E118A2A02DC0F1") (owner "Xilinx"))
              (property INIT_1A (string "4F1E4DB1073F5E8428781DD179E4B372363518BB4154F3E02DD9F9F2A47CAEB4") (owner "Xilinx"))
              (property INIT_1B (string "C77EA38EFFE07CF4430788EDA0C2EAA8FB181F90A2D235BD4F6F66A8D9E6F126") (owner "Xilinx"))
              (property INIT_1C (string "C6974230C36002118CD9598961CB152AD644C80FBF8B8365AC7A877EBB4630B4") (owner "Xilinx"))
              (property INIT_1D (string "C8E6B7E8450E16E4BCF4B1EF4CAC8C3E40F71A212BDB0724948652A07E18D428") (owner "Xilinx"))
              (property INIT_1E (string "7AF26AF5B24A2089A62CCD0F885312657E947D74C8926CEE922226B3403B69FA") (owner "Xilinx"))
              (property INIT_1F (string "F663B4BC9ABF3A86C9CA4F5DF344B0228E1A4FFBF65AA478A756411A8884DC02") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "7362E4A4541C57B056C0F881FA767FD0F5A1AA4A104D0C2792E5A074170C3CB0") (owner "Xilinx"))
              (property INIT_01 (string "59A1840B364383C2A3B8F067DA6A27970D3553ABA645DC8684E1C063D1BE744B") (owner "Xilinx"))
              (property INIT_02 (string "BA2F7155F52D88E97F6261E2E1B7BCE7E843778D1EA3D366BD8AD41BD85D31BD") (owner "Xilinx"))
              (property INIT_03 (string "1611881ED3AE7802FA57D15895C510D354B25F8C4533EC4880C98B9F0619CA29") (owner "Xilinx"))
              (property INIT_04 (string "3A7E3B4AB2620ED1FBFEE4738B02FDA714D1ACF4C4DBE0FE616C8C1A30BB030A") (owner "Xilinx"))
              (property INIT_05 (string "BA7BE75E34AF147ED9417FA60499FE2797D10D27DBF1BB16632C67C8230EA400") (owner "Xilinx"))
              (property INIT_06 (string "829F0A35573281D57600EA6CBAC85F6754CC9BF5774FA3CFD61FCE94D7BB2A1E") (owner "Xilinx"))
              (property INIT_07 (string "4DB4571DCF65C285DE1226E58C6DFC8AE629081CEBD3826934345E10BA376D41") (owner "Xilinx"))
              (property INIT_08 (string "A98F6752CE2B16862539DB6CB033115DED7CF51982388DEDC51C1852804777DE") (owner "Xilinx"))
              (property INIT_09 (string "798749C21357056F41B20E3D7A1F4ECF2EEE0545535B9DB7488CA5D66BC1EF3B") (owner "Xilinx"))
              (property INIT_0A (string "2FF7015C5DAD0B97BB52482AEC76679B02BC9B8FD26B5C28F38F517E29586F75") (owner "Xilinx"))
              (property INIT_0B (string "342B82544F82E33E75ED9BC726EB435AB676302E655FCB049358CE1B4846F7A3") (owner "Xilinx"))
              (property INIT_0C (string "73F864FA69A2802BC168FCD588E0EC7B71FC57E9FEC15F61BAD2507C65203756") (owner "Xilinx"))
              (property INIT_0D (string "9F4BC4A5A28D06C610EFA623DD69B9556C6F5246693191B7531369862C9E92CB") (owner "Xilinx"))
              (property INIT_0E (string "0755A55E8030A3C8C6EFD5C64043C7C63E4FCC7A7B378B4209C0B103F6386ADE") (owner "Xilinx"))
              (property INIT_0F (string "DD5CB4F3D64167DCF0DC8DDEAD8A4A191E560CE2D93AA2E3B5AC17AF4FD20624") (owner "Xilinx"))
              (property INIT_10 (string "3C2DB2DD2F974446204473CA09A7BD09CCED98C73BF0E6E3F0A6F007C3AF4FD2") (owner "Xilinx"))
              (property INIT_11 (string "DBE53DED33C492F726B4DA872A623F5DB78AE4D50B9DCA48850D710952823918") (owner "Xilinx"))
              (property INIT_12 (string "8103AC2903C77EADD50732DFE1064DD39A1D2064FA116EF6CE87FAEC13FEDCFA") (owner "Xilinx"))
              (property INIT_13 (string "5820890679716A8A3B08069E74A42AFE4696E05A5EF51879F089C3336E4599F3") (owner "Xilinx"))
              (property INIT_14 (string "215CB0A11F8A1E91078D24A62C3D275CD87CDDB673B6F75CD8F337ACD80FD347") (owner "Xilinx"))
              (property INIT_15 (string "6A0C011966B47120364BE02C239F54571238C05AAAAC92ABB35E06D870A438F8") (owner "Xilinx"))
              (property INIT_16 (string "E9E14091CBC7E39CF05B52C7A3FA4DA6907BAC6531E73492F368AB73EAE35755") (owner "Xilinx"))
              (property INIT_17 (string "81F14BB86B7BB22AD4695452C2A5A65F7F08B4C5FF568C4080C747EC8ECC44CE") (owner "Xilinx"))
              (property INIT_18 (string "5B07F7A947C2F7F888FAF8F3193110123BCCC9EE6EBA8BD4B014CEB679D041DB") (owner "Xilinx"))
              (property INIT_19 (string "94E7FED818E761AEA5EBA6DA6805D3C4BA55B1054C45B98FEBAA0A8B70B7B8E9") (owner "Xilinx"))
              (property INIT_1A (string "A7498B054D14165D1C0710513D3B0388C7EFAA15D59D7BB8945782E71B333FDD") (owner "Xilinx"))
              (property INIT_1B (string "2FD76971A98D663BAB516B691B37F36B0997D16AB1416A82EC95DCDC6A700217") (owner "Xilinx"))
              (property INIT_1C (string "63720C6570AD46B091003202B71B3A17D968E4DF43BBA1739619B99816547249") (owner "Xilinx"))
              (property INIT_1D (string "E0729B3C59422B28B0C8C3E63A67972939EF891FB48BCE3E202C71D6B8CAF36D") (owner "Xilinx"))
              (property INIT_1E (string "5C2FC77474E81D6A6E78ED806BBF97818DF424A58AD39F8B5B0EFAE4CE9376FD") (owner "Xilinx"))
              (property INIT_1F (string "9AA8703621937CE4E3D40D4EC8A887BF5E41AD689F80493B3C7A8E81110ACF3B") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "A237B98F613C419C9345B1BF2FA0E6D24CEB5C2E84D3E1CF2A0EAD2E23683659") (owner "Xilinx"))
              (property INIT_01 (string "E5220BC8AD90DF58AE29986A25B14AEBE1E133BFA00BCC7ADB6D74A9E3DAD629") (owner "Xilinx"))
              (property INIT_02 (string "43723031D46BC94C17A7F2F0F76D1F35B9D2E5FDEF8805ADADCE82A478C2A025") (owner "Xilinx"))
              (property INIT_03 (string "B8756C843E72FFB4E7852CCD25FCBA90A2EB3F4AEABCC547C97FE18B85F8BE38") (owner "Xilinx"))
              (property INIT_04 (string "2704898E37435703C392040C99DFF03693DFEBD6AC61E35412B311BFBDFEC512") (owner "Xilinx"))
              (property INIT_05 (string "06BFE2CA5DDB3C1DB3152CBE5BE1FAC03A4F3FCBC6B8091D6498A73F9BDD6425") (owner "Xilinx"))
              (property INIT_06 (string "D689B1088EFAB02278A0C3A31FF8031E8878BE4978E515049CC983E11B92411C") (owner "Xilinx"))
              (property INIT_07 (string "61FE4C120B8133AA5248F4F3FAEAB3C2D5C8069F196160AEDB8DDE7932157C74") (owner "Xilinx"))
              (property INIT_08 (string "01D843605041275ED554D95135D5CAF9F3DDE6BC6F34C45A3954B3159438F9E9") (owner "Xilinx"))
              (property INIT_09 (string "86863E2D7AA371E1F3F23A68DE331AB0D8C723BD3E0F708036F9EBA7DC76CD42") (owner "Xilinx"))
              (property INIT_0A (string "749F8320E7A5E7C8E494B2D9E6BB25E6BAB08BA2150D7906DE5ADBA6BCAB3D88") (owner "Xilinx"))
              (property INIT_0B (string "D8D8F204853FE56C3FD14454EF90307CA3A61644497C1C170FB825370DA45B06") (owner "Xilinx"))
              (property INIT_0C (string "B593634DE05599FF74B1D3494B45B0B202515DCC8FD30478B6D9F66A271E30F0") (owner "Xilinx"))
              (property INIT_0D (string "148E4CBCE66604E90404FD25650F7448696D775FFF689D96E91205F528A57783") (owner "Xilinx"))
              (property INIT_0E (string "85C1CBF20B32F4701BD46F0C3908DCE5196A60DA538C85BF68E51BB68054192B") (owner "Xilinx"))
              (property INIT_0F (string "7962A7DC204CF4B11F5DD6108848D20D2F12E84C65F82EE824381C9B21465903") (owner "Xilinx"))
              (property INIT_10 (string "43EB3F8778A49619F51C90FD697D5E47E86F5CB304A024C0DEFDFEE59217CA5F") (owner "Xilinx"))
              (property INIT_11 (string "A565C4BEC40775748747ECC520628716EE1B0A1ACF7F46D433947E888FB0BEB7") (owner "Xilinx"))
              (property INIT_12 (string "AD1497E880F6237B75C4F40DC0D48D780BD43C3E1D9174288C921C45D7BCDE1E") (owner "Xilinx"))
              (property INIT_13 (string "5D2A4AE7638269CE0007DC03480E209F659898BE339545CF7324543D57FCA866") (owner "Xilinx"))
              (property INIT_14 (string "45142887900B6280C72B9E0481793B428A012FCC5EEA10A865B28B8F677717BA") (owner "Xilinx"))
              (property INIT_15 (string "CC8F47F2FFF0E1D9D5A7D562AB11D0D0D6E9D1EE33A86D15BBE8011733038D3E") (owner "Xilinx"))
              (property INIT_16 (string "27B5F4BFF48645371686560FAAD633E495A0B847DFF58A71FFF2EC4A24DDE2E6") (owner "Xilinx"))
              (property INIT_17 (string "D97CB60E411068B556D2E0FB4ABF88473846EEE4733205AF5A23F3E9CA421C44") (owner "Xilinx"))
              (property INIT_18 (string "2CB0045BEBB3336763642A096E59B90807887AAC9567EE26F496C973C0D9D6CA") (owner "Xilinx"))
              (property INIT_19 (string "6900CEF3C68E7A8D97DAA3E14B7FC6EDD564C2D8DEDB14C3D7F68E383137BB7D") (owner "Xilinx"))
              (property INIT_1A (string "1F18EBDC94F1B747E4B050A52290BA61372094E7733E345A41D204CC3985FC21") (owner "Xilinx"))
              (property INIT_1B (string "7622811612604257C30D5C6C84C4687C2F70099A95450219980D906CB136385B") (owner "Xilinx"))
              (property INIT_1C (string "FD28F300D22C2B572363E1AD6FB1C10234B00C81CF0D873506FD2F9F4C7DA672") (owner "Xilinx"))
              (property INIT_1D (string "9D40626A38F1E526E275E0033574A4E235DA05DBC8CC5996E2F0E0326C7EE10F") (owner "Xilinx"))
              (property INIT_1E (string "7FB939533B1813A8119D7DB04C3F53DF6A37E890FC78C33277BDB6D72EE69839") (owner "Xilinx"))
              (property INIT_1F (string "927929B671041580DE802F3F1FE976887DB7252F57CBB9AC3E0901FB046D5D03") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "01715C257A1BEDD5650D66DE27C413E7AFFA0809DCC3839A8E9A5C6AB1FBE783") (owner "Xilinx"))
              (property INIT_01 (string "B922FB0654A449DCAD4BE16313D03D9B7E53382B87B82EF5C79974134537E2BD") (owner "Xilinx"))
              (property INIT_02 (string "532144FB81588BD1E718611950AC18F3CD0BA3CC9B1F666E6184A758B57A3BE2") (owner "Xilinx"))
              (property INIT_03 (string "F6EF7089A70D9B78895087D7B12BE8E19697B01349F93D00D4D7A73FA320F3C2") (owner "Xilinx"))
              (property INIT_04 (string "7CCCCAD9FCFFFE9C134A99D4F87C64926B8B1AF1F72DC4684DB963D3F286363E") (owner "Xilinx"))
              (property INIT_05 (string "F3B7C1010A62B4E42B88050FA6F094665CCF992DC36F054DD2E3394A5E61320F") (owner "Xilinx"))
              (property INIT_06 (string "66CF4B85BEE55D405D9C7F7DF4B0015C007EB01409DAF58C1F749AA190B5B531") (owner "Xilinx"))
              (property INIT_07 (string "28E752EA6E5832E2E97F5ED5B418DA34AC4E129C622EA6FE7577CDF0704B520B") (owner "Xilinx"))
              (property INIT_08 (string "28C4ABDE200E58432D499B14EF954E70210E9865C25AB94286E16E2E22B37E5A") (owner "Xilinx"))
              (property INIT_09 (string "2B974594465A7141D707EE249E0CC8DDB39587BEF0BED97A04F4140AC8A67C39") (owner "Xilinx"))
              (property INIT_0A (string "F2430879E5D7BE464AC175B0636AFBDDB3D1F8891FA75D8D1BDA0365BAC270DE") (owner "Xilinx"))
              (property INIT_0B (string "B63719D118F5231EB5D682330CB75262D9BE43CC8964C4B6EDDB39C876384B88") (owner "Xilinx"))
              (property INIT_0C (string "70004F9016EEDAC5F993406C4ED91C8C74AF0AF7565EBBBA568B22DBAA070556") (owner "Xilinx"))
              (property INIT_0D (string "2583F51C088349C644C5E101C012E00608F3230E15303D82293FD49E931409D5") (owner "Xilinx"))
              (property INIT_0E (string "C6EC7999B02E833FFF49CBC5B5057247F3ADB94504EF941D4CC04F55363B19B9") (owner "Xilinx"))
              (property INIT_0F (string "A36F2340960D172CE46A515B49CBAF3DE73B6E2BA6F09C769C5E1DB0DACD8AB5") (owner "Xilinx"))
              (property INIT_10 (string "2B04B8402A4F65F36EE140F54809CE3CE4E8B0BC3556D86CFFDFDF8E1A42D956") (owner "Xilinx"))
              (property INIT_11 (string "1242D3E19E7878D1BBC2964C6BAD5B99B3EAC03788F461526B6CFBA3E849DA57") (owner "Xilinx"))
              (property INIT_12 (string "FB980526FF124204CCCD0D8EBE0938B1D76EA549A97924A109A7D4BF79F5A92B") (owner "Xilinx"))
              (property INIT_13 (string "F22F98E9F53FAD2464AF789F063B0313DD84C759730CFE0FE1292B8F54B55E61") (owner "Xilinx"))
              (property INIT_14 (string "5092F1A9F86A7BA6E20927F7151C2CF8E6A2DE8CE36D4A8E2C72875D15AEBB78") (owner "Xilinx"))
              (property INIT_15 (string "BA17344EE692334D2E34074AC3348B093FC0AB3CF334D9FF1DAAE743DDF50DA8") (owner "Xilinx"))
              (property INIT_16 (string "D899409D44EF415B589EC688C46663E9137E110434E73B313C067E505410FC0F") (owner "Xilinx"))
              (property INIT_17 (string "FF3428E7D675712E55F760C94AFCA40E0EE393305DAA65F6C270919D8C6778E1") (owner "Xilinx"))
              (property INIT_18 (string "3C4B5E7F730656CB321DCC0206E9E8E879206A86B1A58988CC53108B3D8D46C1") (owner "Xilinx"))
              (property INIT_19 (string "A2246B91BD4D1426EC6ADFD490385C6DC0115297951581897B39CFC33F005608") (owner "Xilinx"))
              (property INIT_1A (string "344B457CD83EE1AED5AFC92457F13902B9D392661BD9E94E778212859F21761E") (owner "Xilinx"))
              (property INIT_1B (string "CDD126728A167885C7B37D16769C19871F917DE52A7AD93A6A1A22A1C7AC9491") (owner "Xilinx"))
              (property INIT_1C (string "83B4E672338058B7D6A858F0ECB67ADFCCF699433C4768ED3F26FBAC20D554C7") (owner "Xilinx"))
              (property INIT_1D (string "D5E3609721BE4D5377D0F222270DB1D54085760F32027ECCDBD8BC48324C54F6") (owner "Xilinx"))
              (property INIT_1E (string "B519913FEC47867986CCC8E60DFEFB39ED6B117B490443A079C148B17752020A") (owner "Xilinx"))
              (property INIT_1F (string "08066A18476D29802A696FC5D22BC6139C4961D1AE7A90930D02361353FC6851") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41_INV_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "27C5DADA1796B88ACE706D2012E3CADECA6B902A3237F3A016B24D84AC134479") (owner "Xilinx"))
              (property INITP_01 (string "9CB9C49B72B197BAE3E35EAE1D0D93AAB97BAE289AA707698A4FE5BE7F4BC019") (owner "Xilinx"))
              (property INITP_02 (string "30440BC8D771C9870A0E0B174E6F87B48A1EC59ACE4653756D32CFF13B34DF79") (owner "Xilinx"))
              (property INITP_03 (string "2DB7EB8CA9E97BEC9F7EE6EADFD77994BAB313BC4F508BF350D804902C50CDB9") (owner "Xilinx"))
              (property INITP_04 (string "000000000000000000000000000000000000000000D5228F534A72E9EDFFD2EE") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "F423E804FFA5210F110F02BC0105F5CB0AEE230E25D40A1B11E5F1F0F71F14DF") (owner "Xilinx"))
              (property INIT_01 (string "0B270DFD05F5D51EF01FFCE10917FA2806D80F15F2E24AEAF5080A1214FD1B0A") (owner "Xilinx"))
              (property INIT_02 (string "1C08E2EE1230DB010D1CECDD0BD6E0F5F7E7F3EA0D06F6CFE92FED0E072D0404") (owner "Xilinx"))
              (property INIT_03 (string "E3F6060FCE16E20909E5F81AFB0AE5FCDE300DFA0D040C380F0EFC09FE11F222") (owner "Xilinx"))
              (property INIT_04 (string "022905BA1526F80AECD5D7080A17C4F9FFDB0128D517DE0CD3FE08F1FAC8FF30") (owner "Xilinx"))
              (property INIT_05 (string "F1CD0500EDF4E50711F7E5EB001C152502FDEE20E4ED0BFB0408E70110020603") (owner "Xilinx"))
              (property INIT_06 (string "021D02F318E2E9D1F3051DED04C1E434F807ECEDE90D1502F90D2B2BD703D340") (owner "Xilinx"))
              (property INIT_07 (string "0C26EC0D02E1EBEBE7DE012009F911F6FDF806E8E807FD1DE1E819F6D50AE03A") (owner "Xilinx"))
              (property INIT_08 (string "11D5EDF7EFFCEED443F21620E21AA5E7B8F310080D1A011F1C341FFFEB112FEA") (owner "Xilinx"))
              (property INIT_09 (string "E9071B0BFF0BDA0C09C4222DC5CAE2EFEEDDF21E0FFC17F6F91EF4FDCFF7F010") (owner "Xilinx"))
              (property INIT_0A (string "E71D05FBEE09E31EF52BEF1722FAEEEA0F30180A31E5E0D706D0F01DF8080EFD") (owner "Xilinx"))
              (property INIT_0B (string "E70AFFE0FB6639FC13F8DFF6EC33ECFCE20FD616F2DEDB06040CFE09FD141102") (owner "Xilinx"))
              (property INIT_0C (string "2A0C38FFF2FD10F73810203CF2F005DCFF1507F91901D1D6FB33F813FA13ED1C") (owner "Xilinx"))
              (property INIT_0D (string "F8ECED26091CDECFEFE8F22F3601E4F102E804FBD7F9EA22ED18DC05FBF5F502") (owner "Xilinx"))
              (property INIT_0E (string "1EE9FBFD3A12FC20DC22FAFC08120FF4F3240FF714FCDAF5FE11BAE9F744E701") (owner "Xilinx"))
              (property INIT_0F (string "F11911ECF9EC0E0FF40FFBF8F90522D8FDEA29200AE80100C90604EFEE1ED4E8") (owner "Xilinx"))
              (property INIT_10 (string "0113F9FDF900FFFE2C0FFDDE2FFB152ED5F912F3FFD4E7F510FBE4D9E6190EE6") (owner "Xilinx"))
              (property INIT_11 (string "0BF5FD24FDDA0AE81513FFDC2303E302F5C70304D3FFF6F5E2F8EFE4031949F5") (owner "Xilinx"))
              (property INIT_12 (string "EAFC0603F1D5D71117FE04110BF9DE0503F30DDD1119C2FD41EBECE915D809E6") (owner "Xilinx"))
              (property INIT_13 (string "FC02281EDB10EA2C210102F0F8DDDA2FF9F41E0518FD18FAED1112D5EC1BF403") (owner "Xilinx"))
              (property INIT_14 (string "09CD1805E6E0F6091FF9B512F7EDF7F0DD121A1814EFFEF3FF10D8EB03EC1115") (owner "Xilinx"))
              (property INIT_15 (string "1C371B24F523E40D00021B06F6FAEC18160B0A06E502FEFE06202CFE23FBEBCC") (owner "Xilinx"))
              (property INIT_16 (string "DFFF0BAB01FCF4FA29DEC9EF041E04E1FBE10F04CA120ADEC705030D06F1EAF3") (owner "Xilinx"))
              (property INIT_17 (string "1F15F8ED2617033D0AF809070EEE043436021412F414FFECEAE71C0FE802090C") (owner "Xilinx"))
              (property INIT_18 (string "1B02F405E6F5112017F10DE5030D0117F3F81232F3F312F7C904F1D7F2012BF5") (owner "Xilinx"))
              (property INIT_19 (string "18F832EE14091220E4E815CAF303070A17281E0401EF341BE21600EA0A021613") (owner "Xilinx"))
              (property INIT_1A (string "1DEB1523F9FADEFC24FC2FF71C160803D71C1E04EC01C9F5FAE4EEF60531DCE8") (owner "Xilinx"))
              (property INIT_1B (string "CA1DD1BEFF03F412E000F9ED0E1AE5FF010C1FF40D23FBE6F203FAEDF0E2093B") (owner "Xilinx"))
              (property INIT_1C (string "CAE684E2BCB7F183E6DD5BD61EACC4EE10FAFDF8D70407C2F1070FE60DED3803") (owner "Xilinx"))
              (property INIT_1D (string "BE451DA0BD9DAB6940C76BA6EB8E9F60D3B4AF482DDDE86F856FBD51E267B921") (owner "Xilinx"))
              (property INIT_1E (string "AE4F9F28931D5CD791A8BD66AF1A03AD14B092DCBA0D8EA88AA5B60888A83B3A") (owner "Xilinx"))
              (property INIT_1F (string "012DF605F7D904FCD513CDF701CFD7F3ECE8F519ED02F3DEF2243C0BE3F61906") (owner "Xilinx"))
              (property INIT_20 (string "C8F6E613EDD61BF3FABCF9DEF0C7F4E3F3E905F00702FC11D8BCF443F8E7F805") (owner "Xilinx"))
              (property INIT_21 (string "0DF815BF180EF4E72ADB0C0EEC12FD082FEAFFF50C07F303FCEEDA13EC1D0BE6") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000E5C419E811DB07CF0524E1060F14F235F71B001CFDF3D0FB") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "7764D0192E9EEB2A3F296BFB2C9E78C42CAAAF16246A61FA275B1D1307DF3394") (owner "Xilinx"))
              (property INITP_01 (string "D9720F06C4BAD55322B46FC61A354BC4F710E406CB60302CCB1C39F4BFA06E52") (owner "Xilinx"))
              (property INITP_02 (string "BBFCD80E4CD929AB4ED995140D1F754992C5D270D9756CC4F6E1A4019996368F") (owner "Xilinx"))
              (property INITP_03 (string "47EFDC4AC5C983F4662EA7FA484D4B44F48AE8E5CEC82DDFD8785E2A865A93EF") (owner "Xilinx"))
              (property INITP_04 (string "F7F46638D5FAAD20B610D66307A27C4E4023A35AC30B924F2C61FC87638B9149") (owner "Xilinx"))
              (property INITP_05 (string "66A6D99E24033719E747404C58CBBAB51347541E3D6C8539A769D68F92780274") (owner "Xilinx"))
              (property INITP_06 (string "0924BE6DED66FCB7CA6366858C49C9192BEF8D78E74559FA03EEC419C2CE47FB") (owner "Xilinx"))
              (property INITP_07 (string "0857DEEBEB8BFFB503DD32F7A90DC090F1E6B84964A5C342C9A5D0C1E7BC038A") (owner "Xilinx"))
              (property INIT_00 (string "0B10010E06D3E4DCEFFB06F4D7F5E6F51415FEE81128DDDEE0050AFA20D33B03") (owner "Xilinx"))
              (property INIT_01 (string "050DE70B19EEFDDC0FFA05D4F317D5D20B190CE2EAF40BD9032B1EE61009F5EC") (owner "Xilinx"))
              (property INIT_02 (string "182CF00510FA061A10E0FE1AD319CC0015F8F82E031523D6DDEAF0BDF303E405") (owner "Xilinx"))
              (property INIT_03 (string "2903E128DDFF1F06E216F508D816EE08DD07CB16FAEBEBE8130D33F10CEFEA0A") (owner "Xilinx"))
              (property INIT_04 (string "3425ED20F7F5010EDD1714F0ECF9F63700E9F1FFF82B270FDAE7040E06F60C0C") (owner "Xilinx"))
              (property INIT_05 (string "1005EFF6FAEDDFED150CEB2FE1191DE506F1D630E906C8CBE3D2FACFD306EAC0") (owner "Xilinx"))
              (property INIT_06 (string "0F0CFD0DFFF7FB09FC1601E4DFE2EB15E0E2D506FF00D7EB1508FF10FA1BFB24") (owner "Xilinx"))
              (property INIT_07 (string "0CF5ECD409F5E5F208DBF91E09E30C0BCEF10FC6021F09280A0D16E1E01805FC") (owner "Xilinx"))
              (property INIT_08 (string "FD23E0FBEAE7D3E8F90CDE0F1932060D03E1E72DF8FFD31213F72DDD1D22EB03") (owner "Xilinx"))
              (property INIT_09 (string "F7F9170CFC15F0B418282DFCFFDC10050701ADD3D72120EFDFF2F2EC05E53A05") (owner "Xilinx"))
              (property INIT_0A (string "FFF4030AB329E0FD17DCE8161100060F0247F3F50E080F280706D914FBF6150B") (owner "Xilinx"))
              (property INIT_0B (string "E7F1D6ED0CB6EFE8090902FD12330009ECE1F80107C32810130B010109ECFF10") (owner "Xilinx"))
              (property INIT_0C (string "002713D9FD07DD22051CD5F51CEC05FB1EE81A00F502EFE4FFFD0C0511EA1A05") (owner "Xilinx"))
              (property INIT_0D (string "1B0CED170C21FA32E912C6E35BEE1F232DEBF61AECE6DFFDF5E82E1D09FEF625") (owner "Xilinx"))
              (property INIT_0E (string "ECF2010B07F31B38D801E1E2F10DCA0DF7F318F016D31FD91AF818E31530F4EE") (owner "Xilinx"))
              (property INIT_0F (string "FFF01AE3F62410EE1AF5E4FB1527EE130D120902FBDEF8C0110D001802D5F328") (owner "Xilinx"))
              (property INIT_10 (string "ED0800EEF91214E9D71705E228EEE6042C0EE7EF0AD8F718FF0D1209FCE2DBE8") (owner "Xilinx"))
              (property INIT_11 (string "DDFAE9E510DFF803E9D9EA15090827C8C90EE90230F632270F002310091702EF") (owner "Xilinx"))
              (property INIT_12 (string "F6F309CDE01108F311DBFADE0BFF20D919E5DB32FCEE1006F5E1140D2EEF111E") (owner "Xilinx"))
              (property INIT_13 (string "F40B01ED0C07F026F5F8130D0EFC15E8F2FC19E30B19E50C02E5EDE30F190E33") (owner "Xilinx"))
              (property INIT_14 (string "11020C37EFC810DF0A2306E9EFFFF2F41AF9FFD801ED01FB18F31216F12C4DF5") (owner "Xilinx"))
              (property INIT_15 (string "1AFC1A15EDF0E600D1E719EDF70C12ECF3382CD00FF60ADF08181EEF09E01A02") (owner "Xilinx"))
              (property INIT_16 (string "43FC3327EFF20311D2EE29FCF60119D01506F20AFF0805F2F32FEF3AF812EAFF") (owner "Xilinx"))
              (property INIT_17 (string "EC1CF4ECD406F4E6FFEDF9FCF9E00100FCE91FFEF4070F110E0B0D07E4F7E802") (owner "Xilinx"))
              (property INIT_18 (string "E5090B0410F0ED0612F008FCED16E409DE0222F31C34F5F3F3E3EB2DF7D0EBDF") (owner "Xilinx"))
              (property INIT_19 (string "C9B11DE0EF121C1902F8EBD9E111240A15FF24D9DFFADC0F2534EB00FC19F231") (owner "Xilinx"))
              (property INIT_1A (string "FCF92909F4F6FC0DEBD51A08E00A1427022AFB15F3EA13DCFEE214DFFEFEFCDE") (owner "Xilinx"))
              (property INIT_1B (string "D4F6F6E222D50408EF111C21CB29D507E9FBF508E6190F4ADDF5E30B15F024FA") (owner "Xilinx"))
              (property INIT_1C (string "0FF9040FF60647140ED83205EDF00FB720FB0706F308F5EF16E8272A05DD110E") (owner "Xilinx"))
              (property INIT_1D (string "23FAFF200BE4F70F0335E533E6FCF00FED1FEE3921CFEED9FEEDF5EFF912DD06") (owner "Xilinx"))
              (property INIT_1E (string "DBFC1C0D05F40AE5CFF1091DD90103E8CF0A0F280108D4F9F2D6F4F529F03835") (owner "Xilinx"))
              (property INIT_1F (string "0DF00C3305FCFFF7F3F1FA18E8D6E4EEEEDD38E7F6F4261E15CD0431E61CEB2B") (owner "Xilinx"))
              (property INIT_20 (string "0BE0D6150E10EFF7EF173502EC2CE1FFFD170FDF090002E92DD80000EE2709E6") (owner "Xilinx"))
              (property INIT_21 (string "1D1BFF0FF4EE240309F6F01540100CFCEAFAECECEFF80408F90312181AF4F4F1") (owner "Xilinx"))
              (property INIT_22 (string "C6FB02131F1FFAF1250C1722EB07F2E2FA0510E1070DF70608D71027FFE7BEEF") (owner "Xilinx"))
              (property INIT_23 (string "09F611121117190B1407E80E0E2CFFDBDC02DA0F0A02E0CD22C70EFFC10AFA1B") (owner "Xilinx"))
              (property INIT_24 (string "11240D292CD5D8EDF139FD130127F01604F6EBFCD6ED0C1502E7110AE8F7D204") (owner "Xilinx"))
              (property INIT_25 (string "ED1DE8EF00D6A81B070505FD070A262EEBEB02F711FFF3030ED8EA010F07FADB") (owner "Xilinx"))
              (property INIT_26 (string "F6F902B307FF2CFAF5F4C8D2F419E113FC15D116BDE122FB0323E20108241B04") (owner "Xilinx"))
              (property INIT_27 (string "FCDFF8DF20E5F7F1CFF6D7F90CF0110810F5E34D01B5F31A2C08F2DBF91D2411") (owner "Xilinx"))
              (property INIT_28 (string "F3151FD61314D71114FAE6E0C60F270E24281B080321CA290AEACBFD10E90401") (owner "Xilinx"))
              (property INIT_29 (string "FC01E30E1DF9CBED08FEFE09E90C2FB9ECFA23F533E6EB33E1161E05D8BEF6F7") (owner "Xilinx"))
              (property INIT_2A (string "0101EEC6E5E003F319FCE83AEEEA1A05CB14240F21E61DFD0E2AE9C7EB030CE5") (owner "Xilinx"))
              (property INIT_2B (string "140B17F02403F2F435D9210107F4E1EF0CEB2BE908DA0F03030016D5EDF9FC02") (owner "Xilinx"))
              (property INIT_2C (string "03F001DCF8003535FAFD040BC60ED4E6F92AEDD2F014F01BFD1EDCE709FF0ECC") (owner "Xilinx"))
              (property INIT_2D (string "CFEBFE2503F4E2EC01D9060408D5E4F811F9262A081E0A0303DB0705F7FA331E") (owner "Xilinx"))
              (property INIT_2E (string "000FD3290BEE1D0E061225040F14EBEA2321F3E00DFAECEE1E0B04F0ED2306CA") (owner "Xilinx"))
              (property INIT_2F (string "05FDFB3418F5FC05E003DA060ADEFD18C3E614E6FD2923E2E0081BE5FDF5D301") (owner "Xilinx"))
              (property INIT_30 (string "F8CA02070008F82EFAFE1021EBFDEE052AED1D0515FBE7E1EFE3E3FCF41FEAD5") (owner "Xilinx"))
              (property INIT_31 (string "17090F110D10ECE2EBF5EA17EEBBE014EDF9160F13F20F1509050AD6EC1640E5") (owner "Xilinx"))
              (property INIT_32 (string "F3FDFE1E03CCEAFE31F8031B11F01AE225EA15DDEE150DF1EAF7F5F6F824DA0E") (owner "Xilinx"))
              (property INIT_33 (string "0123C717FA1BF0E4EAF1F409E5FBD6FDF11D1B10F8FA23F308DCE5E7B10A2110") (owner "Xilinx"))
              (property INIT_34 (string "C30A161BD9F0260403D80100EA0F14BEFFFF161CF4020FE0102105E3C10B0BEE") (owner "Xilinx"))
              (property INIT_35 (string "D3CF1F18F316F00515F3D9111318E3F806E1D52122DFFE1CF31E0A0710DB09F1") (owner "Xilinx"))
              (property INIT_36 (string "FAF9FD16CDCE13F912F6CD0A21FAF017CED0F9C8F1F31A01EF10FBBA0EFFE1F3") (owner "Xilinx"))
              (property INIT_37 (string "372A1B2AFA0523D5140CF80A1FFA0716E702FEF6E7DCF91606F6E014F4FE20EC") (owner "Xilinx"))
              (property INIT_38 (string "EAE6E0001CD3F8EDE32CDBE5E6DD092C0E1716070412D9EBF30F2901F910F809") (owner "Xilinx"))
              (property INIT_39 (string "D6FD100EFF0B34EDFB24F83324E725F5E8F60AF412070D0BFEF9100E190411FE") (owner "Xilinx"))
              (property INIT_3A (string "44F5F5090DF40B0BEA1DFE0415CF15F2F5F316140606D8EA03ED0E24080AD812") (owner "Xilinx"))
              (property INIT_3B (string "F1F7DFFE00040BFDE2DDF81656ECF127DE27C2DEEE2A1C0C04E70E01F81E02DC") (owner "Xilinx"))
              (property INIT_3C (string "FB05AE06E00D17EF00201815FFE904EBFAEF04190A22211DDB412EF20A112A21") (owner "Xilinx"))
              (property INIT_3D (string "15172E1F1103F3C3F1E32FECF4DC06E0030EEBE7103EF403D5F7EECA0AF4F0D4") (owner "Xilinx"))
              (property INIT_3E (string "FFE7EB1BF908DDC1FA1E1015EF12EBF9FBF9F5F5FEEFF8DFB223E6F312F603CF") (owner "Xilinx"))
              (property INIT_3F (string "06072720D41A1B200AF62ADC0EFAF5FEE8D63ED2FFFCE31BD6F5CF15FC1CFCEA") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "4DF0961FCFE82471ACDC91B6D47F87E546B95CFF85DB843CDF52B3BBF8A1EB18") (owner "Xilinx"))
              (property INITP_01 (string "AA7858571B29E7F82450CD5B85FBA07DE9CB10F9674046D6B49863EE347F724F") (owner "Xilinx"))
              (property INITP_02 (string "FA9AD340D70740876A7A86F56F5234124B8BFDE8FE4FEA023D043CBEC2AAF899") (owner "Xilinx"))
              (property INITP_03 (string "38F393A66653750A8C28CAD3F0D35951FA47CE457F426467893EDF4A61DE5E1D") (owner "Xilinx"))
              (property INITP_04 (string "4C42B5B954D65E7A0AFCE1BD222BB6C1C4003BE13CFB22D6CB81B302A3277009") (owner "Xilinx"))
              (property INITP_05 (string "FA37F204754972A0A1C401FBB83CBCAE625329641ECFA85B3F06CB2E31D1EF16") (owner "Xilinx"))
              (property INITP_06 (string "4EC819480D9EA54ED457AB4ACDF49811BD3D3B5D30A77169AFC3495775B84933") (owner "Xilinx"))
              (property INITP_07 (string "7E2CFAB5F4B1DD365DD9DDDD71B2915BE4C08904207BC2EFEE8825E546CE3A19") (owner "Xilinx"))
              (property INIT_00 (string "F1F4EBF5F60E0813E401FA21121714FFFDF5F707FA08FDF30D0C1FEAFF2D1306") (owner "Xilinx"))
              (property INIT_01 (string "FDF562F3F6F5FFF507FC20EE2301C20CEC2BFCD30215F9EFD126DAFFD507FFF7") (owner "Xilinx"))
              (property INIT_02 (string "EB11290D01F616EDFEFA10FAEE19D8E4F70F001000FB01200C30FBD7F5D71305") (owner "Xilinx"))
              (property INIT_03 (string "0BF9090E12F6FE06F805F1EBE00D0BF60BEF10F6FDEF0B07FEF1C8FADAEEF9E9") (owner "Xilinx"))
              (property INIT_04 (string "F7F612F203F4050311E9E1EFE2FBFCF6E70005080AFEDEF8DBD6F61010FE0CF4") (owner "Xilinx"))
              (property INIT_05 (string "FC05F30EEFF92604FDF51CE3FAF8140EEF0102F814122BE2F305E9E80FF9E306") (owner "Xilinx"))
              (property INIT_06 (string "DEFD2703FFF4EEF2F7F0FA01F40E00060607F90108D70D1520E1F5E9210E07EF") (owner "Xilinx"))
              (property INIT_07 (string "0EF90800D7F700F4F9F8FAFE0E100C1DDC052FFF1BE2E1031C1C2FF1F8F4EDF7") (owner "Xilinx"))
              (property INIT_08 (string "0518FEE13AF817040DEDFDDAF2FAFCF206F2EDF30918F01908E30004C0EFE2F5") (owner "Xilinx"))
              (property INIT_09 (string "E707F0F90CF61B02EE0E0DFAEF00050613EAFA010709DDFCF8F5F302FFE7D212") (owner "Xilinx"))
              (property INIT_0A (string "1CF8FB0002F5ECF107C80709052510050BD90D0F10FFE708FCED3BE110F1FE0A") (owner "Xilinx"))
              (property INIT_0B (string "F5ECF602F10106ECD9EC0D1DF404EDFE002004E510063109E2ADDDE5B30702ED") (owner "Xilinx"))
              (property INIT_0C (string "FD09170D11FA14EFDFF4E8E6EF0AF7F3E304FF070115090607F2DFE6F1F303FD") (owner "Xilinx"))
              (property INIT_0D (string "1005F61C0DE102180FED1EFD03090D0CF5FA050FFCEF19EF0AEB29F1FD39EEEA") (owner "Xilinx"))
              (property INIT_0E (string "0C2D05F1FE09F5F70806F729EC1E1BFFEBE8D71308E4F9EEF1D2D8FBDE00180E") (owner "Xilinx"))
              (property INIT_0F (string "FF0FE70BF719D70506EDD3EEE42C0E030DD120E0FA09043502FF15FB02DAFEF6") (owner "Xilinx"))
              (property INIT_10 (string "FAEB090C0516E422F20CEA12D60EF803FDCDF9DBFB1F0E00E42433FBF01E1CE4") (owner "Xilinx"))
              (property INIT_11 (string "041CD9DBDAF206EA100D220416E2171B030CE4FEE4FA1B03D442E8F8F0FAFC04") (owner "Xilinx"))
              (property INIT_12 (string "FEEFF6FBECE7E51523F51E21F6EBE5F9E8DEFC08C60AED1B17271D2B5C05EB06") (owner "Xilinx"))
              (property INIT_13 (string "28FF160EF12DF1F3F1370E07F20AFDF9F1FDE9D8F4FD0DEEDCF9FE0ADE1A0C06") (owner "Xilinx"))
              (property INIT_14 (string "20FAD920DDFCDBF51BFE0DFE2C09EB020221D1F909E1080C121732E60434F800") (owner "Xilinx"))
              (property INIT_15 (string "18E6EF06FA07F6190AFEFAFAE306F305F902071121E3E806F7ECF6ED14E704DC") (owner "Xilinx"))
              (property INIT_16 (string "E3EF01E716EEEEF80B08060E16E9F9F43CFE0306220E050BFF07270103F5FFF0") (owner "Xilinx"))
              (property INIT_17 (string "E9E2FAF8D50EE70BFB1B04F4F113EB10EBC803AE0710BDD819F6080F1501020E") (owner "Xilinx"))
              (property INIT_18 (string "09F5EB2109170CFFC1CC0CFDECF3E70302FE03E7DBD3FD010F0A24F8FDF502DD") (owner "Xilinx"))
              (property INIT_19 (string "F50C0706DD1520F91B06E8FCABEBDF13FDF703DFFAEAF3E600F91730F01BDC00") (owner "Xilinx"))
              (property INIT_1A (string "0EE2D2EFE7D5FCC81EF32A0B1606E10A0FD5EF3721F5001C16AAF0200AFDEEE0") (owner "Xilinx"))
              (property INIT_1B (string "FEFDF0CFF90DF80803F8291616FECEFDF3FC0B1CF1F0F207109706010AF109FB") (owner "Xilinx"))
              (property INIT_1C (string "F6FAF2EE140E3D01E8E509E71605FFE11DD903FCED1303C505E504F8191B04F2") (owner "Xilinx"))
              (property INIT_1D (string "F9221D10BBF715150B05CF0EF8000510DFF71910F506F80CD9DE0ADF3F0AF8E6") (owner "Xilinx"))
              (property INIT_1E (string "00C5ED2517F6DE1708F60DC60A08F4F542F0EEEC14F014BD25072006D507EF34") (owner "Xilinx"))
              (property INIT_1F (string "2414FBE4F5001307FCE2F9F91111EAEAF70017F33A05DAFDF216F0111EE0E505") (owner "Xilinx"))
              (property INIT_20 (string "FA20F20B3C09F3ED0618ED1E06DCF3F424F8FAEA071216000C211F08FC0500EE") (owner "Xilinx"))
              (property INIT_21 (string "F3F83812F906EFE7E818441B331800FDED14CDF20619D7E91A05040D0925F70E") (owner "Xilinx"))
              (property INIT_22 (string "0D13F0F4EDFF0119F8E2E6FDF117EEF2070BF621100DF400F9FB13FD02FCF003") (owner "Xilinx"))
              (property INIT_23 (string "F2F711230AE44E070E150C15070C040B1301FEF1F604FEDDFEEAF4070F122BEC") (owner "Xilinx"))
              (property INIT_24 (string "1F0CDE0E0A04E3092406FA12EC2ACEFFF728F2F00CE3FD1DF8F40C0C082804E2") (owner "Xilinx"))
              (property INIT_25 (string "112C1231E21EF008FFDCF4DBF1CF1C27E1EFCF0702050EF5F516D7F0EBFC1DE5") (owner "Xilinx"))
              (property INIT_26 (string "03EF03F500E71F12C9E703F30DFBEA1600F312F8ECEAEB0510E1F3F5E619EC07") (owner "Xilinx"))
              (property INIT_27 (string "23E6640AEFFF110552D322241020FC00F741EDE600F02AEBF201F1E5EF1E13F7") (owner "Xilinx"))
              (property INIT_28 (string "0417F1E81D2E05EAB8F305DF061F1CF6FEF7F605F1EEFDF8225D14F104EBE704") (owner "Xilinx"))
              (property INIT_29 (string "1913F2EBFBE0FCDE060A001114FEE105D7F21F09F509CCDC1B52EA02EAFCFF0D") (owner "Xilinx"))
              (property INIT_2A (string "123202DDECE7CF00F1F71306F9D2C2F6E30FF419FF02030D19E208FDFE04EEE6") (owner "Xilinx"))
              (property INIT_2B (string "07ECD4031805D30919BD20FE2405F7F40515CC04E1171BF920D2E2120DDA0A17") (owner "Xilinx"))
              (property INIT_2C (string "FD00E9E6D51806070313D9F7E5FF1610F147FBF4E1F8080CE615D912F1DBE016") (owner "Xilinx"))
              (property INIT_2D (string "E701D306091D07FDE5FB1B0B06FD0C0B0516081B051D17E4FDF6CCC9FC11E6FD") (owner "Xilinx"))
              (property INIT_2E (string "10F4F4DC21F61AE301D62513FA0704F210F5F7FD060BF217F02BED1B1C010802") (owner "Xilinx"))
              (property INIT_2F (string "EAEDFEF6FC2AEF0B040EEDD72AE4F1D4EEDAE9EC0404FD0E102A0B3100F70B04") (owner "Xilinx"))
              (property INIT_30 (string "05DDEADE06F02CFDEB10FDCAD92A0C1228EA2320F7181BFB2612FCE00B07F7FB") (owner "Xilinx"))
              (property INIT_31 (string "FB0EF004FDC2A6EDEBE7310D0C19DBFE0BEF1002F20602CF26EC06F710F6FCF0") (owner "Xilinx"))
              (property INIT_32 (string "1903B9DF1B320E08ED02E31B0CEDF6BB14FFFBCD141602E03DEEED22FD0953FD") (owner "Xilinx"))
              (property INIT_33 (string "F60AE9EBDDEB39EB050AF2F4F7EB01FE0A0CE6F5E543FBCD0FE916FFDFF601F8") (owner "Xilinx"))
              (property INIT_34 (string "F7DB4505F3F417F6EFFBF8FD36EB1305CB2D15D3DD0C041F0C071FE9082D2EF2") (owner "Xilinx"))
              (property INIT_35 (string "EAED59FF03ED0D0003F409FC07E2F9ECF509D12AFE13F5D234E93A2EEF3FEF12") (owner "Xilinx"))
              (property INIT_36 (string "10260E1BE8FD20EEF91904E1FEF1EC0CF217E40135D417F610E2193EE2EBEE04") (owner "Xilinx"))
              (property INIT_37 (string "1DCC1107E2A5E601F7FE260AFE25100E17010AE6D50112FE17EA1B1DF70D390D") (owner "Xilinx"))
              (property INIT_38 (string "02E1171F00D5FC00EEF51216E6F0E80D1709F3ECF312F438392D04EFF71725E2") (owner "Xilinx"))
              (property INIT_39 (string "E4D7D52CEED8F502D10E2E0BF414071B001EE5051DD205F1EAEAF70F09D90DFB") (owner "Xilinx"))
              (property INIT_3A (string "3D0FF1091229090505C5E2FFF125F2FCF8EB26203116FE08DCDAF91EEAD6FBD8") (owner "Xilinx"))
              (property INIT_3B (string "FEF5F71510CC251CB7E4091521021428FA01190DF12335F10419070200ED1313") (owner "Xilinx"))
              (property INIT_3C (string "02E2F5EC0D1234E9D507F4F11416F619DA0D0DEC0B0C04EA06F006E8EB13DFE8") (owner "Xilinx"))
              (property INIT_3D (string "02EA11F5CCFB00DEE7E712EDFF1018D9F7E523FBECBE0AF1ECDE19D6F8EC0ADC") (owner "Xilinx"))
              (property INIT_3E (string "DCF0E7D513D83B3FFF44E1FA370826D0F9F913FBF6F906DF2114F6F606EBF912") (owner "Xilinx"))
              (property INIT_3F (string "22F4D2F6FCE8E00D0409F023F5FD132EE8E1F5FEEF0BC40FF117F0F005C90EFA") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "4247DE086B396CF6AA0D24C70FE7178961962F4FF1E779F6DD2BCA2BDF87DB8D") (owner "Xilinx"))
              (property INITP_01 (string "5FA59338F39165190C4B9070DBB431A1B61FD30298D234D7DF2ECEF7E4268E85") (owner "Xilinx"))
              (property INITP_02 (string "4B523FB5BF49E995A93C524C5C82BFFA0BFDBB376648FF8EAC1391B8D78C461B") (owner "Xilinx"))
              (property INITP_03 (string "B6879E40D7E27C9DBC6DC68762FAEC5C6FDAF3F6B99FC84C51518FAC99317709") (owner "Xilinx"))
              (property INITP_04 (string "BD387FA267F79F5D1152296B9F97A975CCE55688B6927FFA67EAD6F1D119F9D4") (owner "Xilinx"))
              (property INITP_05 (string "89DE72FD51F95741C6D8C8C5D7514C258B88EA66273AD9F05BAB76D63B9650AD") (owner "Xilinx"))
              (property INITP_06 (string "BCAEE387D6517624E43C4CE8727EE64E1DA8C0D6B95BE085E112674CBCF6F29D") (owner "Xilinx"))
              (property INITP_07 (string "3763DFF5A6AD77FC9D724F7BAE750FB48CF9F8F96326D71DB8FE10F48F6C28EB") (owner "Xilinx"))
              (property INIT_00 (string "EFF60AEEEACBFAB3F207050004F0EBF5F2D70EEBD910F2E7F711091AFDEE12F7") (owner "Xilinx"))
              (property INIT_01 (string "F7FF03B6F2C00EEA190DF913F122D0F7E1EE0845FE05F9021618F90DF60BF2EE") (owner "Xilinx"))
              (property INIT_02 (string "E6FEF8ED08102DF0FCADE61712EBF3E903FDF6FADE101AAAEFDED1F006CDFE10") (owner "Xilinx"))
              (property INIT_03 (string "0DFFEE0F000804F6E93315F905F6F7020340E309DAFAEEBD01E3101EF4D8DDDB") (owner "Xilinx"))
              (property INIT_04 (string "0F0B0F0FF2FAE4D4F6E6E61019D9EDC8030B0BC817F1EDF2F3000C10EB1705DB") (owner "Xilinx"))
              (property INIT_05 (string "D818EE0DE402EC0224231A01F3E104E80B17F1481BE7010DFFD3100F09EBF8D1") (owner "Xilinx"))
              (property INIT_06 (string "10EDC614E60CECD7030FC7F8C92906F123F0FB10F9F81B0BE3DAE2E70EEFF60E") (owner "Xilinx"))
              (property INIT_07 (string "14F40B080110FC100DF7151104F0F2FBEDCB11DBF1DCDF370103090DED1A0D04") (owner "Xilinx"))
              (property INIT_08 (string "E7F0E70A10EC190A040EEC0002E4DD01E110350EF6E1D234E004030729CD21DF") (owner "Xilinx"))
              (property INIT_09 (string "D1FE25FAF8F4FDFA121DDB02FDD7EB22FBF5210CAFF6E805F1F8E7ED11E0E5E8") (owner "Xilinx"))
              (property INIT_0A (string "F33005F4FE140612FBF60CEA0808DA050816FCDD0BF10917E8E00BE40FF7F1FD") (owner "Xilinx"))
              (property INIT_0B (string "FB04FAF40CEAFE1A16210DCBEEE3EAE6EBF938F70E05F1F9520E0A261221FE06") (owner "Xilinx"))
              (property INIT_0C (string "C2FF17EDE60CDEBCEA21DBF816FE051A1C06D2F3201D01F8BE10FD010D0102EC") (owner "Xilinx"))
              (property INIT_0D (string "13004504EFFF0C050BCB0716E00EF9FCF00807FF0B07271F13E2FDF90395100B") (owner "Xilinx"))
              (property INIT_0E (string "FFF9DFDD351AFAF2DA072CFB1A1B0FEA18E6F31405EA2DEF181803FEF41904EF") (owner "Xilinx"))
              (property INIT_0F (string "11EC17F1E5EFE5E3EC17E50631F016FBEC1407E30514DFE9262BEAE5F606020C") (owner "Xilinx"))
              (property INIT_10 (string "D5E104D905ECF4D6FD040914E1F9040A04FD14010BD9F906141314FCEB02DAE1") (owner "Xilinx"))
              (property INIT_11 (string "FD16F20EEFD9071003010FF20F0DFCDADA1312F60B1B31C1FB2DD8D0E407211F") (owner "Xilinx"))
              (property INIT_12 (string "21C3FC180AEFF70916E70A22ED150806EFD5D4EFDEC9FFD9EB000214FDE2EB17") (owner "Xilinx"))
              (property INIT_13 (string "0A1A090BD510F2F8F5F2D8F1E7F60AF3DC0DE5F2FE0CFFDA1112D8E31FECC8F3") (owner "Xilinx"))
              (property INIT_14 (string "0BFE02EEF6FF271CEE14020A0F03EA08E718FBFBF0F6F8D7E1F8D6FCCF19F41A") (owner "Xilinx"))
              (property INIT_15 (string "E710E205FE032AF30633F3F9F2E9111808F24CF01212EE041BCC0C0DF4F32F17") (owner "Xilinx"))
              (property INIT_16 (string "F005C7E4F7FAE1F317F9111AF70712FFFAFDF105EE180DF1F62316D714EE04DB") (owner "Xilinx"))
              (property INIT_17 (string "0FFC0910F302F6FC06F625F70604FB0A1207F7EAFAE3F9DDF00BDBCD0DFB06F9") (owner "Xilinx"))
              (property INIT_18 (string "FA132CF5E72343F32003EBE2282725FF18F0F0DA04F6E8D518091D15F30A0AE1") (owner "Xilinx"))
              (property INIT_19 (string "34F624F9291618D80BEC08F2040809E9F8141109EEFEFCEEF003FE05E6F20403") (owner "Xilinx"))
              (property INIT_1A (string "E821F1F9F4060FCAED0006E0FDDACEECFFE70A05CB021F1528F41401FAF7150A") (owner "Xilinx"))
              (property INIT_1B (string "04E0F908F8DAE7F1FBEB0DF1F539EE16FAF7F4F50811DBCDF1F1FEDA12EDF701") (owner "Xilinx"))
              (property INIT_1C (string "38E9F101061BEC1BD8E9F0FFF900F009DAC5EE0CEAF2062F0DE81BF4E5CB1302") (owner "Xilinx"))
              (property INIT_1D (string "DE09FDE2E7E3063F03F8E906ECFD04F5E7DC002D08EAF539FA0416080FDCDFFB") (owner "Xilinx"))
              (property INIT_1E (string "FEDF04DC22FFE3EDE9D8E1042017D60311F3E2EEE8F60215DF0014F3EEF202F5") (owner "Xilinx"))
              (property INIT_1F (string "E804F5FD08E4FE02F602031909F1EAF7E7050FFFE3DBFE000CF004080A012906") (owner "Xilinx"))
              (property INIT_20 (string "F2FE15EC000E13F315081AF5FE0108E3FFFFEDEEF10D36F5F1E105FB1DED0E18") (owner "Xilinx"))
              (property INIT_21 (string "1FEDFB0902E6F1FFE8FBD903EA05F620EAFD15F30BFBF511F8FCFFE30B1426DC") (owner "Xilinx"))
              (property INIT_22 (string "EE33E1E009DAE60FF30601F00411FA071AECF0ECF3F0F0F0FCF7EDECD405E808") (owner "Xilinx"))
              (property INIT_23 (string "ECE2132BFEED0100E5FBF31005FD0EFE09F900FF0DEDBF07F02B0D13FA240002") (owner "Xilinx"))
              (property INIT_24 (string "F90D0CEDDCF2F7F7ED0B0AFA32F9F1FDC408F40AF4081EFB16D2E1EA04F019DD") (owner "Xilinx"))
              (property INIT_25 (string "0A1307D30A0E3FFD01C106FE090BF2060204E92ED40102F443E5FD21F600EEF0") (owner "Xilinx"))
              (property INIT_26 (string "15F7E61D1FF3F8E3F1EFE4F53EF6F6E1C6010EF7D4E8ECF208FC03FFE5F115E7") (owner "Xilinx"))
              (property INIT_27 (string "EB07FFFCF1ED28BB0822F8FCF303030504F5EEC1F1F9FBEDF409EE140409F006") (owner "Xilinx"))
              (property INIT_28 (string "0911FCD6FE0ADFE9E32007DC0EF0FE1715F70FFF07060D06E013FB24FBDC07D1") (owner "Xilinx"))
              (property INIT_29 (string "03F801D3EF1FE8F9ED02EE18F80EF9F623FCE3F71CFADA0FDCDA24F104FCEF0E") (owner "Xilinx"))
              (property INIT_2A (string "0217EA0E0EFFFCF10608FFF0FB1EF704F0FF17F9FC1C3BFFFEF5F2E7150C121E") (owner "Xilinx"))
              (property INIT_2B (string "F11D0700D90BEFEEE30C0711F0211C07FDFBE704FD08EB140CEFCE0A0AECED07") (owner "Xilinx"))
              (property INIT_2C (string "E3FD01FB04F9DAF612FC01FE071014F335F00913FEF800600A00ED050DC722FF") (owner "Xilinx"))
              (property INIT_2D (string "FFEF170800F8FD13E0FB1EE7FE27101CFFDF0913CB073E19E9EB1E060EFC01EE") (owner "Xilinx"))
              (property INIT_2E (string "16F11AFF1D0622DFFCFDD4E7F62015F51BEC11EF0CFCF2F350A1090C051512FD") (owner "Xilinx"))
              (property INIT_2F (string "F10D0D1DFF0607D7F5F901EBFCE5F8080CC3F8F33401F418DFF3DCF2CBE812ED") (owner "Xilinx"))
              (property INIT_30 (string "F018FAE3CBF93100F5F9F6FF24FDFB05F2DBFCF71D09C545EC061AF8F9F732E6") (owner "Xilinx"))
              (property INIT_31 (string "F2F4E00C160707EC05021FD91311E8070CE8F70C0EEEE0EF04DD0D18FEE80B17") (owner "Xilinx"))
              (property INIT_32 (string "E803F4F6F40811FF14FA21FCF90BF7FFF6F9E50403331D05B711011A27E007DF") (owner "Xilinx"))
              (property INIT_33 (string "0A0E09DAF9F700ECF929DA0AE30A0F20CFF419060D260716EDDE0AFE01F6FD00") (owner "Xilinx"))
              (property INIT_34 (string "06F3DBED1718DE0E25D3F3EEF9DFD626DDFDE92618F9B90403F90A0CFEE6EF03") (owner "Xilinx"))
              (property INIT_35 (string "EAEAEF0413FA0C201306F7F1F8EA340B09FE0C19E8F90817EBF4D803FE011404") (owner "Xilinx"))
              (property INIT_36 (string "EBE20FD705F9F41107DE05F64B1018E116F5FFEE0CE2FF101601FD090AF40159") (owner "Xilinx"))
              (property INIT_37 (string "FD2EFFF2F0FC130AEB05D304F8EFFC15F6FDF6120012E3FAF90504250DF3DEFE") (owner "Xilinx"))
              (property INIT_38 (string "FF08250FF2BAFAF30BF1CA0AE3F4071F0F23EE20FE01030AE7EFEA07F619FFF8") (owner "Xilinx"))
              (property INIT_39 (string "F005FBDFAF0E0A19E4F3FAF3F4FEEB2C08030EE80311170DEFEAD3D616E70407") (owner "Xilinx"))
              (property INIT_3A (string "3CF3FE06060FEAD90036F8030BF8FA1BECF22EF916FBFFF205061AA8ECE11AFA") (owner "Xilinx"))
              (property INIT_3B (string "EB000B26F4D91603E7FDF1FEDD2002F5DAF4F5E2FE0A1C02EDFCDDECF60912DD") (owner "Xilinx"))
              (property INIT_3C (string "F206F81AD2DFF33E07FBE5F504FD08C408160907E1E1ECEEE71CCAD711F60A07") (owner "Xilinx"))
              (property INIT_3D (string "EC0A17D9C6DD01DB04DFA8E41C10D21313FC042BF9F6DFF116DDD4E6FE01E9D1") (owner "Xilinx"))
              (property INIT_3E (string "FD0DD2040CEBFD16E030E908FFDC05F523F4FDF719F2F9FAE4EAD8FCEBE90813") (owner "Xilinx"))
              (property INIT_3F (string "000BFAFC2BEBF6F311FBF20D0D0EE1EDCCF508EFFDE2F0FDE2EAE4E40AF70FF7") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "5AA5B743F03C000FE0DE973EF850F5010470DE1801E69E2EF627B3F0C0FC0FE1") (owner "Xilinx"))
              (property INITP_01 (string "FCB11C01EC0FF84D91D97D97D8E8676616316109CC57FDF8EE0A2303BC66ED0A") (owner "Xilinx"))
              (property INITP_02 (string "77387FDE527683C9AA8AA6AAEAAC419398189CCFCEECC4E0037A9FEDFF1BFFE0") (owner "Xilinx"))
              (property INITP_03 (string "48852BE3B7993B94BD67A466CD1B95739476BB4FB9C6045009D7BD75D2ED718B") (owner "Xilinx"))
              (property INITP_04 (string "D4F86DCC4687E0E53EF665EC05B853C8C0EE5759E17ADB6C86E91D28DBE3A803") (owner "Xilinx"))
              (property INITP_05 (string "6C7D8632ADB65778FEC917A332DCFDB01CA8631574796BB0850FDA97C115444D") (owner "Xilinx"))
              (property INITP_06 (string "4D5C463FD1D52CFB5F5A2EF8F4B77A6F9648843911F0D63700F0993FB2D0E393") (owner "Xilinx"))
              (property INITP_07 (string "536226645D8B5FB326308472297B94BB4FEBA99853345EDF6CFAFEF5833EF7D2") (owner "Xilinx"))
              (property INIT_00 (string "FFFC0B090706080CF4DBE7EAFDF6040B0209050AF9E5E4DEFAF7FF04010601FE") (owner "Xilinx"))
              (property INIT_01 (string "FCFAF7F705FDF90F0005F90705F3F9DCE115ECE20303F8F4FDF8FBF70E242916") (owner "Xilinx"))
              (property INIT_02 (string "0605140C000402FDFDFEFF0801FAFE0FFF0000FEF9FDFF060903FC06FEFCFD03") (owner "Xilinx"))
              (property INIT_03 (string "0301030100FE000104FCFEE002020201FDFD00FCFBFDF908000201FCFD00020E") (owner "Xilinx"))
              (property INIT_04 (string "FCFCF4F8F60B016903FF00FD04030807FEF6FFD404FC01FD04020708080008D0") (owner "Xilinx"))
              (property INIT_05 (string "E6F2FF1F05070804FFFF00ECDDE4F82CFF0402FC01F6E8F50A0AF6E9F7FFFB02") (owner "Xilinx"))
              (property INIT_06 (string "FBF7F6FC040A0C171E0FFEE7FCFA01020202030A04060B0A01040706FEFCFDEF") (owner "Xilinx"))
              (property INIT_07 (string "02F60EF6F305F400FF02FD0001F60DFCF408FBFE01FFFDFF05FF02060602FAFD") (owner "Xilinx"))
              (property INIT_08 (string "FE01F5DDFBFE010200FFFE0305FFFE08FFFDFF00FDFC03FA00010004FF01FD01") (owner "Xilinx"))
              (property INIT_09 (string "FDFEFF01FDFEFC0302050A0CFF00FE020100FE030005FFEB010300020005FCFA") (owner "Xilinx"))
              (property INIT_0A (string "FCFE0105F1F3020C01FB00FB05FDFFF8F6F5FDFAFCFF00FDFCFEFCFBFF060666") (owner "Xilinx"))
              (property INIT_0B (string "0A0C01E105FAF8060801FCF4071201EE00FEFB03020304F90204080AF80304FB") (owner "Xilinx"))
              (property INIT_0C (string "EEFA01FFF9111005FCFEF111FC000D0807FCFF110DF2EFE101F9FE0405FFF704") (owner "Xilinx"))
              (property INIT_0D (string "FC0203FE010501FDF9F803FCF90506FA00FDFFFDF9FB03FDFA0406FB02FDFEF8") (owner "Xilinx"))
              (property INIT_0E (string "F5F6F304FCFD040C19190702F6E9E9DFFFFBFEFFFE040D0904F90508FDFC00FE") (owner "Xilinx"))
              (property INIT_0F (string "FFFEFCFDFDFE0307FF05FDF8020000FF000303FDFDFF030500030305060603F7") (owner "Xilinx"))
              (property INIT_10 (string "F6F5F7F7F6FBF8FD050001FEF901FFF2FAF0E5E5FDFBFDFFFEFBF9070A070912") (owner "Xilinx"))
              (property INIT_11 (string "2B103A030003FFFF01FCFFF7FA09FA13FD0201FBF4F7F6F2EFFFF807FBFE00FD") (owner "Xilinx"))
              (property INIT_12 (string "F9FB010AFEF3FE0DFFFBF10DF8F70305FBF2041518DD0421FCF6FB0516111E3C") (owner "Xilinx"))
              (property INIT_13 (string "FC0004FEFF060701000101FEFB000307F80002FCFDFF0504F9FB040AFCFBF7FB") (owner "Xilinx"))
              (property INIT_14 (string "FEF7F705F708F50AF60BF604FFFF020900FD0304040201FFF70C0BFA0006FEFC") (owner "Xilinx"))
              (property INIT_15 (string "FA07FB01FC06FA07FC020105F80CF904F408F60001F9FD00F310F10DF011F503") (owner "Xilinx"))
              (property INIT_16 (string "09EA00E40103F70D11F1FEF603ECE109E50D001E2207FAFFF2FA1302F80341F5") (owner "Xilinx"))
              (property INIT_17 (string "0EFBDEDC08FECFFA0609F8F3FE09021809D3FDEFF8FAF6F4EEFA26F3FAE7FC03") (owner "Xilinx"))
              (property INIT_18 (string "DEE90BFE2603EA02E9F0EA09EDF20FED07F5EEF90C0830FDF80C3E19DF18FFFA") (owner "Xilinx"))
              (property INIT_19 (string "0C270915CD1E0BF0FDE702DD01E9EEEFD818E0F9E9F61DE903E4ABFA0DFF00F8") (owner "Xilinx"))
              (property INIT_1A (string "FD02C7EDF4022BFDFDE013050DFCF628010D070D16D5190C03E61EE6361A0901") (owner "Xilinx"))
              (property INIT_1B (string "DE050AFF12E3010921F3DDEF16EBDF01E301FEEAF802FDE207F50C19EAF2ECFF") (owner "Xilinx"))
              (property INIT_1C (string "D7F50D0FF3F712F0110B0BFBFB02DBFAFE1D0CFE01DD31EE04F6E9EC1008E7F0") (owner "Xilinx"))
              (property INIT_1D (string "EF31FBF9EDFB14E611E4C81000FEFAF4FE0BDF0B1BFE0E3311DCF7020AF4DC16") (owner "Xilinx"))
              (property INIT_1E (string "F80AFBF92BFDF6FCF7243AE9FB1B11FA1004FFFCEF19E2E6FB3B12F902FC0517") (owner "Xilinx"))
              (property INIT_1F (string "09F20907FB0A0904F20C002303F51ADD2A0BD730DB2CE4E9EFEEEA130B0CF4DE") (owner "Xilinx"))
              (property INIT_20 (string "DFF703FDEF24F7FFF9CBED160B0EF8FFEF0ED90BF3000816050B210A0B03E6EA") (owner "Xilinx"))
              (property INIT_21 (string "F701010504F8B813FDE6DB07FF0820FA091309F9FDF518EC0703FD08DA691616") (owner "Xilinx"))
              (property INIT_22 (string "FAF2FA00210407EB01D8BDFAF006FC1DF9F40BF0FC1BEDDE29EFED02E6BC0904") (owner "Xilinx"))
              (property INIT_23 (string "D8EC110F011F0D1EEEF1D40BFEF4FC0F11E309E330C9F7DE14D401DDFA0006FD") (owner "Xilinx"))
              (property INIT_24 (string "0C0D0F0638F921F8F00BF9FADA211A0704D121A3080ADCBDF3E51509F7071507") (owner "Xilinx"))
              (property INIT_25 (string "1A0FFFEBFDF4E319ECD2D7EF09F8F9052FF6F9052CFC10DAEBECD902E5EC1C18") (owner "Xilinx"))
              (property INIT_26 (string "0CDD070A00DBF511F932220703F4F5F1FCEFF935102B032EE3D8E60340F709DD") (owner "Xilinx"))
              (property INIT_27 (string "E8F209F615F02A02EAEAF3E7FB0F15030CF8B10EF3F12CFBD9D01005FBFD0801") (owner "Xilinx"))
              (property INIT_28 (string "EEFA120D03050FCD170104FA05E402F40BF5150109F0011320F5150FDDD60FFD") (owner "Xilinx"))
              (property INIT_29 (string "EE1012021CFA1CE60021000DFBFBE7FED8D61BF8FC03D301CF0306F10CF9F8E6") (owner "Xilinx"))
              (property INIT_2A (string "32F3F0F519FC1E0B0EE9F6FEEE0709F105F9E61DFA0FEAF3DF14F4D80203100A") (owner "Xilinx"))
              (property INIT_2B (string "161826E3F0FB0110E30AE90AFD22120C02ECEC131507E5FD0C062CDC11D806F3") (owner "Xilinx"))
              (property INIT_2C (string "0C0BF7FA131EDE02FBFF04FAFBF50609EDEEF0C5EAFD11DFD914F5F7180C0A0D") (owner "Xilinx"))
              (property INIT_2D (string "E6F2FFF5EBE6DF02F0E61C25E80A1EE90F0C0DF82EEAFCEDED1AFF17170EF5F8") (owner "Xilinx"))
              (property INIT_2E (string "FE05F90CD3F408DBED28F7E706F6D21405DC04CD1ADAD0C30DC0F6F2FA0E1429") (owner "Xilinx"))
              (property INIT_2F (string "0CEBFA03F6D50B0204D3F4EFFBF906FEED0D0F0207F5EA0E0A00F7E3110CFB08") (owner "Xilinx"))
              (property INIT_30 (string "ED00FDE20411E014E8EF25F32A290800FBE6FF080106F8DDFB0A18F80003FBF4") (owner "Xilinx"))
              (property INIT_31 (string "040C0E160B130501D5DEF0F500142408FA2C00E6F8091EB50800D7F3D7DEFAF0") (owner "Xilinx"))
              (property INIT_32 (string "1F0107F8062423B6FDF9C3F400032705EEEF0FF102FAFF0A1307EBFE12EAEFF5") (owner "Xilinx"))
              (property INIT_33 (string "F42F19E702F6FB010CF50303F4121709F613131805DA2711071AF5E2EA0813EA") (owner "Xilinx"))
              (property INIT_34 (string "AFFEDFFE03FD220CF60DD7F803FCF0D50AEAE3F8F708ED1B1DE0E510EEF9F2E6") (owner "Xilinx"))
              (property INIT_35 (string "1AEB18F2FCE4DFFE23D52FFFE406E5031025EC27A6F0BD0CFAC2C4EEF13C1F15") (owner "Xilinx"))
              (property INIT_36 (string "F4FE0ADF150C07F5F9E90CFB19F801EA0D08ED1FF5F32525E4CEEDF9F10BE7F4") (owner "Xilinx"))
              (property INIT_37 (string "0EF22602FACC0BD90AF106F3F9DB10051FFE0A0B07F1F7372403FEFADFDDF0F0") (owner "Xilinx"))
              (property INIT_38 (string "E81C12041209FED0070DFBE5DAC7B90EF0E7FDED0CFFF7FEE2C90BEB1101F214") (owner "Xilinx"))
              (property INIT_39 (string "1FF7D70AEDFC1810F5D3F3FAFA01E306DEEDF8F2F5E5F613E0F6EFE711FB1EF5") (owner "Xilinx"))
              (property INIT_3A (string "11EF15EB1900D9F20C09E8E824EB1F0100EC12FADAF4ED0AFDE54CF5F4B8CEFD") (owner "Xilinx"))
              (property INIT_3B (string "21F70325FEFDEFE4EBF7F519FB05FCEFFE06E01BF6041CFDE50911E3EB0F0703") (owner "Xilinx"))
              (property INIT_3C (string "000BF904E11709DD0BEFE1F5FB03F1F4DE221CEF12D50807EF0FE2FFF101FAF2") (owner "Xilinx"))
              (property INIT_3D (string "062CEE0426E4F30A0207EFE910210A0FE60C190F0FEC4A090EFEF7F6001FF90F") (owner "Xilinx"))
              (property INIT_3E (string "39E606F3FBF710F7EF12120DF80AFBDB1DE105FDDDF3F8F8D211F2FD0214F5F6") (owner "Xilinx"))
              (property INIT_3F (string "21F315CB06109ED70CF0E5110B19FF221111F60402FAF5061BF8FA0716FA2109") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "01740070E30EF07C92B750E00FA0F88D80EDF00F80F02BCA385E06E0EE0E8181") (owner "Xilinx"))
              (property INITP_01 (string "3D83B6426C03EC3CFCEF853C1334099CD9CD9DA34A6A98AB9A8ADE7FF8FFE1FF") (owner "Xilinx"))
              (property INITP_02 (string "7F2F279078103FFB9B6F94E0D4481E667363B119988B3F020FE0FE0F1F0D92D9") (owner "Xilinx"))
              (property INITP_03 (string "B01FA1AE22DAA5A5258CC4D24D8CD8C99781E0FE0E83E1F0315CC6CC6C622C98") (owner "Xilinx"))
              (property INITP_04 (string "FDFEF6D39C718718C67CE3AB0B6FB4B4914961E783AE2BE01FF0D428F643535D") (owner "Xilinx"))
              (property INITP_05 (string "F00FF6AFB10005440800FF8FFACED89731C31971CC8E4E34E32733316F68FDED") (owner "Xilinx"))
              (property INITP_06 (string "BCC0DC8DE8762236F34E3E63E77530739E7AEFAEC3D066302CE0C68C6CCC18FA") (owner "Xilinx"))
              (property INITP_07 (string "F978D6773063033888E98C8CE8EF1A93FA936B4686403C71B3F8781F87F8207D") (owner "Xilinx"))
              (property INIT_00 (string "F9F9F401FBFCFC0503050604FAFCF304FF000102010201FFFC020005080A06F9") (owner "Xilinx"))
              (property INIT_01 (string "0502FEF8F600030205FD01F7F5F3FC040203001802ECE903FBFAFC0402040605") (owner "Xilinx"))
              (property INIT_02 (string "FF01060408070506F9FBF9FF000101010305FF0EFB00FDFFFFFE0000FA06FC06") (owner "Xilinx"))
              (property INIT_03 (string "FA0704120C070203FCF4F703FBF50BEDFBF6F5FC00040306030D0708F8F7F8FC") (owner "Xilinx"))
              (property INIT_04 (string "02020002FFFCFAF6FE02FC0501060401FEF7FCF4F4000107FF040401FBFA00FC") (owner "Xilinx"))
              (property INIT_05 (string "FF0200FF0B05ED29FF01FEFF04FEFCF306F42D8C0B030600F7F5FB0105020904") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFF070200FFFE03050104FFFCFB09FFFDFEFC0202000307FDF9FBFFFC0201") (owner "Xilinx"))
              (property INIT_07 (string "04090807060508FE01F2F3DB08FF01101B182136331D220A01FFFFFC02040203") (owner "Xilinx"))
              (property INIT_08 (string "F7F5F0FAFA08021BFCFDFAF9F5F6F2ECECF7FA01020301F9F5F8F8EDEBEFEDF1") (owner "Xilinx"))
              (property INIT_09 (string "F11606F6FF00FA09F7080000F90DFA01FCFF02FDFAFFF91002EFEFFDF5F9FAF5") (owner "Xilinx"))
              (property INIT_0A (string "00FD0107FB01FF0202FDFF04FC00F50FF80500FEF1120601FD01F60DF609FEFF") (owner "Xilinx"))
              (property INIT_0B (string "F5FD07F7F21606EDFDFB0503F5FD09FEF11105DBFFFE01FEFD06FE010002F2FE") (owner "Xilinx"))
              (property INIT_0C (string "101F0DFD0203FAFF0605F9FC10FD031600000100FA0205F3F41007E9FDFD0603") (owner "Xilinx"))
              (property INIT_0D (string "FAF9FCFDFEFF0300FAF0FA06F8FAF9F8FA00060603FA04F00707F3EBE5F6020B") (owner "Xilinx"))
              (property INIT_0E (string "17F1FB0CF9EE0A12020516232509EFE5E7FFF408FFFE00040301FEFDFFF6010E") (owner "Xilinx"))
              (property INIT_0F (string "0715F9E9FCFF05FBF6030102060DFEEDFF04FCFE03FFFF0203FF00060408EE09") (owner "Xilinx"))
              (property INIT_10 (string "050204FEF7F0EEEC0A1D1C02FBF810F8EF0D0AFA0D01E711FCF90CF7EC0801F9") (owner "Xilinx"))
              (property INIT_11 (string "04070501F4EFE5F8F5F6FE080914161DF3D2DDF6F6F9FE07070A1015F9E4EBF2") (owner "Xilinx"))
              (property INIT_12 (string "FF1A06FAF9030500FA010404F601FFFE0807FEF6F6EBE7E514342A270102FE02") (owner "Xilinx"))
              (property INIT_13 (string "04FBFBFD0701F4FB0AFEF5030401FFF9F909FBEC071802FA010302F8F40803F0") (owner "Xilinx"))
              (property INIT_14 (string "FEFB00FC19FC0A4D08FA010DFE0001030B0A16C9FCFAFD0913EAFF1E05CEF708") (owner "Xilinx"))
              (property INIT_15 (string "F50E10FFF701FFF703F9FF03E9F0ECEFFB0400F905F60200F9F8E82002000000") (owner "Xilinx"))
              (property INIT_16 (string "00F5FBFAFC030A212A1F35E1060B09071104FEEFD0CAD1C0F8FEFEFEFA0DF5F2") (owner "Xilinx"))
              (property INIT_17 (string "03FDFAFEF4F5EFD60001FF01FDFEFFF30203F72800FDFCFEFD0007FF14121A26") (owner "Xilinx"))
              (property INIT_18 (string "06FCF53AFDFE050A03F9F2000202FD070406FE00F8FF0006E60502E4FF000202") (owner "Xilinx"))
              (property INIT_19 (string "0D07F4F1040B05FA00FA0BE9FAFB0100FFFF080703FCF516F4FA080CFFF70004") (owner "Xilinx"))
              (property INIT_1A (string "0B08080BEFCBCE0DFC00030D0D03FFF8F2E3EB0C0F1104E4E2EEECDB1B605708") (owner "Xilinx"))
              (property INIT_1B (string "F90900EC01FBFCF9FE0204120B1107E6FAFAFE040406090BF7E0E3FCF6F8FF0D") (owner "Xilinx"))
              (property INIT_1C (string "01FF0305F9FD03FEFC02030EFFFA0305F7FC05FFFF020713FEF60908F2020FF5") (owner "Xilinx"))
              (property INIT_1D (string "0409F62606E33779FD010002FFFE0503FDFD010004FF0200FCFE01FE0001F908") (owner "Xilinx"))
              (property INIT_1E (string "0F04F52C0005FE05FEF802E2FA05DC4AFF05FD0301FC04EEED09F31703F403F9") (owner "Xilinx"))
              (property INIT_1F (string "FF00F8FF0501000501000AF8FFFCFFFFFD02FE05050501F6FD00FE00FFFDFF03") (owner "Xilinx"))
              (property INIT_20 (string "FEFCFFFA01FFFC0701FF02030000FFFD01F70AF80101FAFD05FF02FFFEF915C2") (owner "Xilinx"))
              (property INIT_21 (string "050407FCF7F6F7F6F5FDF9F1071D0C28FFFE03FD01FF00040004F40DFB000303") (owner "Xilinx"))
              (property INIT_22 (string "FF0301040400FEFDFE00FE0DFDFDFF060602FD01FE00FCF8FBF6FB0005050004") (owner "Xilinx"))
              (property INIT_23 (string "F90101FF0E020BF30CEE0A07EC0B03F11FFEF62C010500FCFBF8FA0103FCFFF9") (owner "Xilinx"))
              (property INIT_24 (string "09030919F808FBFC0EF4FE0DE6FCF9E4FC05FEFD0AF5010BEC00F9D703FB0300") (owner "Xilinx"))
              (property INIT_25 (string "FDFD000507FFFD0000FDF3F5F8FF0A09F3EAF0051107F0F2FD07FC01FF07FEFD") (owner "Xilinx"))
              (property INIT_26 (string "FE0E10F9E0DB051C01FCF7FA080E05F9F90A130502FBF9FF0A0801F5FB090703") (owner "Xilinx"))
              (property INIT_27 (string "F7FDF9FAFDFE01FFF8FDFDF7F8FEFE09FDFEFEFC03FDFF07FCEC03DE070AFCF1") (owner "Xilinx"))
              (property INIT_28 (string "00F6FE00FBFBF9FB00FDFD00FF000000FDFEFFFCFAF900FAFDFFFF00FBFE00F8") (owner "Xilinx"))
              (property INIT_29 (string "FFFAF802090BFEF20601FF0103FEFAFA0A0BFFF30507FCF60208FFF7090D0CFD") (owner "Xilinx"))
              (property INIT_2A (string "E9EF0E11F2FE0508F8021911D7CBF23900FC0006FEF8F9000309F2F404FF0103") (owner "Xilinx"))
              (property INIT_2B (string "0102FCFF000304FDF8FB04060301F9FB030703FAFA000AFC07FFFDF905090AF6") (owner "Xilinx"))
              (property INIT_2C (string "FAF9FEF6F202F613FFFF0203FFFCFC00FFF901FFFF010000FE0101FF00FFFEFE") (owner "Xilinx"))
              (property INIT_2D (string "0C000A16FF0205010200020202040012FCFDFFFFFEFDFEFFFE050805FAFEFDFC") (owner "Xilinx"))
              (property INIT_2E (string "FE00FEFF040402FC070A033E16010902110C0D121DDF0B6A01FF050006FF060F") (owner "Xilinx"))
              (property INIT_2F (string "FEF9FBEC1115367905010207FEFDFBFEF7F3F7FD03FCFE02FF01FC0DEBF2EEA2") (owner "Xilinx"))
              (property INIT_30 (string "00F6F607F8FF0C03EDF00711FBF3031C010000F8FF030806FAF9D9B8F702FF03") (owner "Xilinx"))
              (property INIT_31 (string "0001FE01FFFF0000FFFEFC0000010201FAFB030700F7F802FA020502F5F8060B") (owner "Xilinx"))
              (property INIT_32 (string "FCFC00000909FFFFFCFE00FF0109000F04F3FC0602FEFE000402FCFC02030000") (owner "Xilinx"))
              (property INIT_33 (string "FE1919F5FEFDFF0700F7F9F0F001E908FCFEFF03FAF7FDFCFB08FF0DFEFEFE03") (owner "Xilinx"))
              (property INIT_34 (string "FFFCFF0002FEFFFF03FDFAFA00FE00FE0109FEFD0507070009FDF4F91003F1E7") (owner "Xilinx"))
              (property INIT_35 (string "FDF6F0FE0814F1D900FB0001FEF9FB020901F9FCFEFBFF0101FAFD040301FBF5") (owner "Xilinx"))
              (property INIT_36 (string "F2F7F806FF02020100FBF8FD05FDF9020001F7000B04F30A2313F4CE02FFFC03") (owner "Xilinx"))
              (property INIT_37 (string "FF01FFFEFDFF0A01E4F9192E02000400F6FE05FBEFFB0000FF000601F7FC02F9") (owner "Xilinx"))
              (property INIT_38 (string "FB06040D07FAEDF3F5F7FEFEFF0605040101FD0B0102040201F9FDF6FBFC02FC") (owner "Xilinx"))
              (property INIT_39 (string "F802FEE7080FF9F8EEE6EFE6FB1A152A00FAFBF8F7000315120811EDFBF8FCFE") (owner "Xilinx"))
              (property INIT_3A (string "FC02010202FBFE0204F5000F010000020000FDFEFFFD0B0101FBFDFF000102FA") (owner "Xilinx"))
              (property INIT_3B (string "FFFCFFFBFA0BF205FB0704F20B02F8FD1BECEA24F806FFFD07FF020503F6FE06") (owner "Xilinx"))
              (property INIT_3C (string "FAF7FE11FE020402FDFFFD04FBF9FEF8000000FEFE02FD05FF0005ED0202F9FE") (owner "Xilinx"))
              (property INIT_3D (string "F70A0C03F9020F07C9BDE412FB040BFEEB041E0AF6E21332FB020404FBFC0104") (owner "Xilinx"))
              (property INIT_3E (string "0001FFFF0C10080305FCFB000102FDFB0C180D020501FCFF0201FDF4FF05000C") (owner "Xilinx"))
              (property INIT_3F (string "FEFEFCEFF90601FF03FFFFF7F70B1008FBFE00FD01FEFF0606FFF7FF02FCFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "2EB2CCD88D98D99833301F7A1F80FE007F86F19EB9C780E63F0321F3991F99E0") (owner "Xilinx"))
              (property INITP_01 (string "CC8CC74468463AF3AF798C6E1087A0E11E50E79A69A69B6DBB3CCD6569069278") (owner "Xilinx"))
              (property INITP_02 (string "00020180500196F4B14D04D690F52D54DAD2AD2A82F8AF8164103F07F73239B4") (owner "Xilinx"))
              (property INITP_03 (string "9B81FDCE7F6FF1FCF807F81FE2FEC2F0EE60DE0D60EF46E13BC9B09309E26000") (owner "Xilinx"))
              (property INITP_04 (string "EEB31AD7B54A55A54F55738C66CE61C6BB196A92A96B96B24993682622F6497C") (owner "Xilinx"))
              (property INITP_05 (string "3E8AE8C13366364764F4D7180FEC00E80FE02FFB55D20905D87BEA00F780FE1C") (owner "Xilinx"))
              (property INITP_06 (string "D07F01FE00FE892C9320B36936CC33938C39819E31888410B2336736721F01E1") (owner "Xilinx"))
              (property INITP_07 (string "C5B590934B65A6666F98D9BEB9CDCA78733F69B40F005072D3B6992D96C9497F") (owner "Xilinx"))
              (property INIT_00 (string "FB0000F7FC0401F3020200FEF8FBFCF7FB0300F9FD0404FEFAF9F10A0C0C0903") (owner "Xilinx"))
              (property INIT_01 (string "161CF8DCFFF6F4FF0C040B161203FCEA0A04FD0003050CF9F3F3E9DF0301FDFC") (owner "Xilinx"))
              (property INIT_02 (string "FE01FFFBF80407F5F9F90D2F00F8FDFCF901050915062210FFF8F90003F9F100") (owner "Xilinx"))
              (property INIT_03 (string "05FEFDDCD9F1E9ECFC0401090DF9FF0BE8F1EEDC020503FFFB0305F3E9ECED23") (owner "Xilinx"))
              (property INIT_04 (string "110C0DFEFAF5F7F3F501001E261A2713FAFBFDF8F5F8FF04181216400608060D") (owner "Xilinx"))
              (property INIT_05 (string "0500F9FB0408EFF31310FBFC00070210140806FBD5DAC2D800FAFBF3F600FC0A") (owner "Xilinx"))
              (property INIT_06 (string "FF020D0CF3F101F4F80304FFFC010C01F3F706FFFC0502F9FE0205F6F809090B") (owner "Xilinx"))
              (property INIT_07 (string "0002F90BFBFBFA05F904F7FE0201DD20FFFF0608FEFE0210FCEC02FCFA000403") (owner "Xilinx"))
              (property INIT_08 (string "01FFFE01FE0001FC0002040E07FFFE01FC0402FB0003F20B05FCFAFEFA050202") (owner "Xilinx"))
              (property INIT_09 (string "FB01FDFEFE01FDFD0200FFFBFEFF0301FFFF0303FDFF03F907FCFE0900FA01F3") (owner "Xilinx"))
              (property INIT_0A (string "0CFDF01DFE0203FDFC05FC0208FBED03FC0001FDFA03F8FE04FDED0BFFFE01FC") (owner "Xilinx"))
              (property INIT_0B (string "070605FDFAF5FA0D0BFE05F108050002FFEAEC0017F4F3F6FF0302FCFB08FC08") (owner "Xilinx"))
              (property INIT_0C (string "040702FA0303060BFF08030201FDFDF4EE01F301050A0601FDF8FB00010801FE") (owner "Xilinx"))
              (property INIT_0D (string "F915FA01FBFFFCFD07FFF5F1FC1106F2FE040503FEFC061501DBFB17F9F4FE02") (owner "Xilinx"))
              (property INIT_0E (string "01FCFE02FF04060700FE131200FEFD010404FDEDF105FD04FBFFFEFC0906F2E0") (owner "Xilinx"))
              (property INIT_0F (string "F6FE0E02F0FE1600FE000101FDF90A0AF5F9080300FFFEFF02F9051009F40E08") (owner "Xilinx"))
              (property INIT_10 (string "E3F7FBFF01FFFCFD0F0CE2E1170CE0180601FEFDFD0803F3F814FEC502FE0200") (owner "Xilinx"))
              (property INIT_11 (string "02FFFF0105FE081417070FE9080704060800FAFFFDF3F8EB060D110C0BFCE9DE") (owner "Xilinx"))
              (property INIT_12 (string "FE0201000306F004F8F7F7F6F4020A04FE0AFC19FFFCFBFBFB00090D110505E9") (owner "Xilinx"))
              (property INIT_13 (string "FCEE00F9FD03FE05FEFA05F50006F61FFE08F60AFBFC04EC0111F528FF0AF707") (owner "Xilinx"))
              (property INIT_14 (string "FC0006FA0B02030AFCEAFCFD06EE0FEF0900EF11FAEF2AB400FA04FA03FF0506") (owner "Xilinx"))
              (property INIT_15 (string "F401FFF5060E06F203F70408EDFE03F3100A110004F90705FAFF02F908F9FB03") (owner "Xilinx"))
              (property INIT_16 (string "04FE06FF030005050706060803010AFEF80201F609FBFB14F7EEF9FB00FC0205") (owner "Xilinx"))
              (property INIT_17 (string "0102000100020401040702070101FE0203040404030206FCFF00020201040306") (owner "Xilinx"))
              (property INIT_18 (string "02020205F0080FFFFFF9FD030203F6000CFDF8070403060603040D090C090A13") (owner "Xilinx"))
              (property INIT_19 (string "1403F0DCFE01FEF9FEFF0003EF0A0EFCFF05FCFC02010101E70E03F90104FDFD") (owner "Xilinx"))
              (property INIT_1A (string "00F9FA0002030703F9FAFD03FDFCF7FB00F9060F02F6FD07FEF6FF04070B00FF") (owner "Xilinx"))
              (property INIT_1B (string "FDFAFE04FCF6FF0B01FEFC0201030105FEFA02EEFFFAFA0204030104FDF804F7") (owner "Xilinx"))
              (property INIT_1C (string "EAF7FB020204FF01FEFBFFF5F1F8F90AFEFE04050906FE08FDF4FBF500050502") (owner "Xilinx"))
              (property INIT_1D (string "F1EFF4F2F007091B2B2B211501FEFEFDFDFBF5F2FB04010A040301FEFAF7FCEC") (owner "Xilinx"))
              (property INIT_1E (string "01FCF9FDFBFBF9F301FDFF01FBF7F3F6F6FDFDFA07030AF4E6EBF7EDF3F10000") (owner "Xilinx"))
              (property INIT_1F (string "F72825F2FC01FDF7F9010F0B080605F7FAFFFFFFFFFD00FEFCFF010FFDFFFE02") (owner "Xilinx"))
              (property INIT_20 (string "0100FD010600FD07FFF9F5FA06FDFA0100FB0103F80603DF07FCF4F9F4E80702") (owner "Xilinx"))
              (property INIT_21 (string "01FF0304F90107FEFE0203FA000DFBF606F2F70FFB0003010205FC0401F0FB0D") (owner "Xilinx"))
              (property INIT_22 (string "EE0DF40AFC0201F903FEFE09EE13F6FDFE0100FE02FEFE01FA07FCFA0001FD01") (owner "Xilinx"))
              (property INIT_23 (string "FF08FEF6FA06FFFF010501F2FC0502FA01FCFB1CE607FE02FB0204F80000FC0C") (owner "Xilinx"))
              (property INIT_24 (string "02FDFA0102F0EF02FDFD0805F8F6FC130AF2F50A000006FFF7FA031006FAFB06") (owner "Xilinx"))
              (property INIT_25 (string "0BF70203FEFEFCFF01FC07FB05FA00F800FEF2FF1312FCC2EA291C15FEFA0309") (owner "Xilinx"))
              (property INIT_26 (string "F708F9FF03FA07F306FA0301F60AF90101F608EF0EF607FAFB06FD0101F705F0") (owner "Xilinx"))
              (property INIT_27 (string "FEFBFA00FAFAFC04FE00FCFE0302FDFB000302FDFC05F902FFFE0BF601FBFCF8") (owner "Xilinx"))
              (property INIT_28 (string "FCD4E3A500FBF9FAFD02030815150F1DFDFAFDFFFDFBFF09000102FAFBFF0103") (owner "Xilinx"))
              (property INIT_29 (string "FEFF01FFFF01000200FCFDFFFD00FFFFFDFEFC00F704F8171D18190A15111501") (owner "Xilinx"))
              (property INIT_2A (string "06FE02FF0AE82197FFFF00FE0002FE0003090126FF0001FE0101000103FE02FD") (owner "Xilinx"))
              (property INIT_2B (string "1E1E1A19F6F9FAF9F8FCFB09091116290003FF01FBF5EDE7DBEADCE8FD00FDFE") (owner "Xilinx"))
              (property INIT_2C (string "03020101FEFCF9F4F6FBF604FEFD0003010807000507010EF6F6FC00FE080B14") (owner "Xilinx"))
              (property INIT_2D (string "01F9FF0603F80402FEFEFFFF02FC0305FFFE06FD02FBFFFF020203FFF8080204") (owner "Xilinx"))
              (property INIT_2E (string "0000F4FA0405F7FB10F5F32411C4F53D0300FCFE00F9FF0401F8030001FEFEFF") (owner "Xilinx"))
              (property INIT_2F (string "0004FEFBF7F7F901FF060C05FE01FD00FEF9FC00F9010103FEFE0101000302FF") (owner "Xilinx"))
              (property INIT_30 (string "0EFAE9F60B07EF05060A06F8F5F6F5F40D12050E020400FAF6F6FA0503040FFC") (owner "Xilinx"))
              (property INIT_31 (string "FE02FFF50102FD000900FCFC0109FBF601FEF7040EFCF4F7070CF1FF06F3F90A") (owner "Xilinx"))
              (property INIT_32 (string "0408FFF3030700F9F6090A03FF040500FB03030200EE0309000202FF02020103") (owner "Xilinx"))
              (property INIT_33 (string "F9000307FCFD02080304FFFEF6010AFDFF00000E010501FFF80108F9FDFFFE0C") (owner "Xilinx"))
              (property INIT_34 (string "0410FCE706F8FA10F8F41007FCF80B0F0907FAF40303FEFCF70002E40302FFFD") (owner "Xilinx"))
              (property INIT_35 (string "FB0304F30606FAF90707F90E01000106F207FBF9090CEFF604FAFD11E80104FC") (owner "Xilinx"))
              (property INIT_36 (string "0A0B0C1C23171D12F1FBFBF7F8F5FE09FF130E26F20C05E12402F80BF0EA0B0E") (owner "Xilinx"))
              (property INIT_37 (string "F7FE11DF0A09090300FFFDEDECE1D6F0080A050B0A0C05F8FCF5EBF9FCF9F904") (owner "Xilinx"))
              (property INIT_38 (string "F90206F807FDFA10F9F90900F80A04F908FA010EF10606F904FBFFF5F1F1F4F9") (owner "Xilinx"))
              (property INIT_39 (string "FCFC04FC0303FAFDFF01FFFE01FDFE00FD0102FDFC0205F90301F80DFBF815EF") (owner "Xilinx"))
              (property INIT_3A (string "03000200FFFDFBFB0103070B0C07071107FD02FD0107151403E7E9B10302FD05") (owner "Xilinx"))
              (property INIT_3B (string "00FFFDFF0002FCFA0301FDFCFDFEFDFF00FFFD00FD0201FCFE00FCFF00FF0204") (owner "Xilinx"))
              (property INIT_3C (string "F901FFF8F60400FBFDFB0200FCFF01F9F9FF0108FD00FF0103FDFDFBFA02050F") (owner "Xilinx"))
              (property INIT_3D (string "03F4FF0BFCFBFDFDFE0804F7EE020204FDFC01FFFA0301F9F400FDFFFCFAFF00") (owner "Xilinx"))
              (property INIT_3E (string "02FD0100FB08F9FB11F5F61A05FC00FFFE04F7010AF3FB0F00FAFD0207FDFC04") (owner "Xilinx"))
              (property INIT_3F (string "FEFC000108FF10FEFA0EF8FB04F211FCD42D1DBD00000000F90400FF0302F7FC") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "13345BC95B8C62622B5387A99283FDD19E9D704D93FEE7846630312A11E57595") (owner "Xilinx"))
              (property INIT_01 (string "61191500AABD20927058E74DC59D45FDDCC4F7A5617BB309A23562EF407B1252") (owner "Xilinx"))
              (property INIT_02 (string "2525743EFFD7B200A5C9771AE7263166DEAF82B2498DBB6CA50ADBF04671666E") (owner "Xilinx"))
              (property INIT_03 (string "A6376B1ECE0398998E652AE42DA084ADE21C218A7E0538185D5516F0AE668FB7") (owner "Xilinx"))
              (property INIT_04 (string "06F8904C2D209F233D8CC843B9D1A7CE7498B8225CB38AD851DC943078820D28") (owner "Xilinx"))
              (property INIT_05 (string "35627977EF026A2BD38412BCC2D8D38C71077A225DD2AE1F2DD1460EEEF1302F") (owner "Xilinx"))
              (property INIT_06 (string "3064C43484EA71A7DF29422C73A0F93EF87A5D5104CAE95F77C752A491FFDAF8") (owner "Xilinx"))
              (property INIT_07 (string "C644EA25F69E431C0191F33809DFE295C8618991963E3F66D9FF52787D7D1013") (owner "Xilinx"))
              (property INIT_08 (string "451B154B3E1DDB02C2BF6DB8714FA411B9CC799E989E654B5771F0CBD3086330") (owner "Xilinx"))
              (property INIT_09 (string "DB36F55D5006044ED9CD2DA2A23CC01EBD9EF684B1C89C36BD88D3B5F3B55E1D") (owner "Xilinx"))
              (property INIT_0A (string "8ACCADB3A964215B20778D51DC7088ABBB947E5EA19C60E976F1B4AE36335F63") (owner "Xilinx"))
              (property INIT_0B (string "8796BC2D218D0634D7A60659814B9FA483040800ED47C7ACEBAEE9CCE9083D88") (owner "Xilinx"))
              (property INIT_0C (string "B5AA4BFD2A41B9985D29608FEFD6D7515F7FA97B55ABE336AA9BB0ED1F7AE1F5") (owner "Xilinx"))
              (property INIT_0D (string "AFC298AB4AE366A77FA0CEF5D33AE31CA4A35E47889B152BA1E1F05E85927029") (owner "Xilinx"))
              (property INIT_0E (string "87D1FAA9E2C01C8889C2A2157F214DD8D3848FF8BD7A271411E3E141A6BF11AD") (owner "Xilinx"))
              (property INIT_0F (string "015FFC0281F83ED1B6564AF3571705597F07F9CF2890A7939A3FB36E9AAA1286") (owner "Xilinx"))
              (property INIT_10 (string "581E162EECF4F6E2D8A5793BF2FCD88A461B766B342D8EC8481D7AFD4B5FB3F6") (owner "Xilinx"))
              (property INIT_11 (string "2F3025F8CE3EB7E067130B7EF14E13D997EE80B59E098C3FCC2122D9362B54FF") (owner "Xilinx"))
              (property INIT_12 (string "601E0D2C6FD8662D99DC77AF4C0D1971CEF9682654FEC4EB466C900746A3EB6F") (owner "Xilinx"))
              (property INIT_13 (string "848467BF5DA82A9FFE586ACDD62A085313A6338521C80E7BB1F46D131D5F8FEC") (owner "Xilinx"))
              (property INIT_14 (string "37E9F86E1590C902F5529E5F9D28980026E4D5D979AAFB827D713369CFEAF3E2") (owner "Xilinx"))
              (property INIT_15 (string "A3829BB769E8466482FD6E319B6F0834CFB55873C0193564E4AA96DA3C9C5B2E") (owner "Xilinx"))
              (property INIT_16 (string "6B0A3106C0361CBAEB82ABA08707AB01A1A678E7A5CE49F2217CC266AC1162A8") (owner "Xilinx"))
              (property INIT_17 (string "2FA07EC7B7C773877F6DA74D5A45E0725F04463D0E6CDFA4D16A30CD9FD142C0") (owner "Xilinx"))
              (property INIT_18 (string "7167A5D2B59B53F60FE122FCA856EA51CF20BFB1F9325FCDD5CA8A45CFD6A578") (owner "Xilinx"))
              (property INIT_19 (string "8F1EA6295A7FBDB7B2615941286B7C5E50FDE1DE88DDE54298AE93B2237818A2") (owner "Xilinx"))
              (property INIT_1A (string "55276760BCEAD84A68D875E745F7F9E8D6F4D58A6CE4C756A6380AB594A55B24") (owner "Xilinx"))
              (property INIT_1B (string "BDFDE7FF7529CAF40F051515F45C400F5D9686E3B4FB985C608A5E138F967CDA") (owner "Xilinx"))
              (property INIT_1C (string "D4EF88CC95336AA09B6B3659BA520AF28A6A4811CA2F4E5FE6EFE7A20ED34F0A") (owner "Xilinx"))
              (property INIT_1D (string "3C6510A9A8B30ECD49FA542C31D70FD41CF6D9C22A8C2A3D3F61AA0421437C39") (owner "Xilinx"))
              (property INIT_1E (string "FD02CD5334ECCB2CC4CD653D7920A681B2F8FB6839A11047ED9005AE56EF90FE") (owner "Xilinx"))
              (property INIT_1F (string "344FC87FBB619211B0C30359202A42C93C4203F215B9777321D134B9FD0FBCD2") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "E436D1279D4C46DFAA77CBF9BFD73E2774EED4B2FD4434E90DE3EFDD5B2E1D96") (owner "Xilinx"))
              (property INIT_01 (string "0A659986A780A993DEAB2564C8CC2B61B066F51E31495CB011FDCBCDD5D337F4") (owner "Xilinx"))
              (property INIT_02 (string "89A629DB293A8000A9D1BC56B4F9BB87818C7794CF16A60285D615C1FBC6BE4D") (owner "Xilinx"))
              (property INIT_03 (string "05A10642970229E912611DB2665951671876FFB0C1563CE195E8669C49FF975E") (owner "Xilinx"))
              (property INIT_04 (string "56F402ABB3ECDF7B31ED3F691076AE9C2FECE1AABE4B82BBFADE3128C5267BE6") (owner "Xilinx"))
              (property INIT_05 (string "0F476E69C1581599F72908E2028A6A7D8D92DCFBA539392E7020EA1E8E00C99E") (owner "Xilinx"))
              (property INIT_06 (string "6EC843DC6B45F1CC8B16AEFD71F1D5D083AD947FC841CB4B1E9029BDD403BFDA") (owner "Xilinx"))
              (property INIT_07 (string "DC7498CD4CFF48627C6E4E7688EF4210293F8D2DC2A2FC683EE0C403A8C4BDC3") (owner "Xilinx"))
              (property INIT_08 (string "2FB723745DAE15F390D9867B6EDAA1A3BEB91A78CC3D778C07252F5995672BBC") (owner "Xilinx"))
              (property INIT_09 (string "3C0D622EB80A7049FA49F8D060D685572FAD8E0521AAA7A0DB4FCC5BCAE47F5B") (owner "Xilinx"))
              (property INIT_0A (string "05D340BA7BA5919FEE5BF602BB13D04355688CB991857317B1FEFAFE9FDDA412") (owner "Xilinx"))
              (property INIT_0B (string "6BECEA93BBE77C6143BCA6734F54940D0FB0F672767AC9B03CE5009540AFAE36") (owner "Xilinx"))
              (property INIT_0C (string "6D1C757F54374C3638B99FD9C4378A0639788A4EA3924267CA0C6AF29D7FEDB0") (owner "Xilinx"))
              (property INIT_0D (string "10E206F21DAAF3B57D9FBB85F2B09C3369EF7CD617EA2CD61B4E8BC1B378BBB6") (owner "Xilinx"))
              (property INIT_0E (string "0F4263A9ECDC32F1D83242D2CAF7635AC25105281DF4BE52C8AF50B0F8DD6FCD") (owner "Xilinx"))
              (property INIT_0F (string "CA72962148CAE1CAEF10A9C77443F89BA1609A397DCFC4ADC1C4ECA36E1DD091") (owner "Xilinx"))
              (property INIT_10 (string "F41166EF2FB531AE3E4DCA81545FA9C4861C15D2D25AB8F004E9BFFBEC9B9461") (owner "Xilinx"))
              (property INIT_11 (string "000000000000000000000000000000000000000038F62120CAADA5ADE8B42B25") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "996DE7A264F7C15A297B6F1AEB2A6D85CE5D474F6559823A8D64877C4D4F855B") (owner "Xilinx"))
              (property INIT_01 (string "B97F7D3D087D45D03F37805881E3B90BAB56CCC6BDE11FC6B058CD582D7FFAD0") (owner "Xilinx"))
              (property INIT_02 (string "2A5EFC8AEB27E8250B11E8D1C32AB31C57369B9743326CA7D69CD5855774ACB6") (owner "Xilinx"))
              (property INIT_03 (string "B6B572831917A76ECCFA0C702BE5E3BDA53FE99AC0D6AECD9AB223A8480A963E") (owner "Xilinx"))
              (property INIT_04 (string "D10E627C2BDB0FF36893BF109AA7F013B86AE138142E0AF224CD4401C4A7E7DE") (owner "Xilinx"))
              (property INIT_05 (string "29C849055468B0AF37FAFF40EFE812816A7A7707C6EEE313189387CAF5E9CB87") (owner "Xilinx"))
              (property INIT_06 (string "F889E37C07FBB09E54CFB40E7686AF212A8FBCC5DF59253FF79E48F4E580A840") (owner "Xilinx"))
              (property INIT_07 (string "2BAB79824D8ADCFA5E533C843C7477CBF40BFC7C356318478592C79BA71E1AAF") (owner "Xilinx"))
              (property INIT_08 (string "27F0DA643F648EC3A050A5F3EB51DE0F45C80805D8BD01A629BF48BE0E34DFF1") (owner "Xilinx"))
              (property INIT_09 (string "8F7ED277083AE89859E0B5CD6785FFCE1354585DEAD46F40F3AF2FE4A8339270") (owner "Xilinx"))
              (property INIT_0A (string "AC09A9F71D5CEB5510FA1E36DF5964D6A45AD8BEA3011307A99C0BF6E765EE0A") (owner "Xilinx"))
              (property INIT_0B (string "0783C3A29365A43DF08A46063A83CBD867D46C8BE30C80D105780C2D8AAFD129") (owner "Xilinx"))
              (property INIT_0C (string "906524667425178A0FE5ED6E565ED6354BACE63DF90D6B62A752CF03A8AD582E") (owner "Xilinx"))
              (property INIT_0D (string "48816F8781C384F4F54F331C8A54928624906D529837A8099901D9A475C6243B") (owner "Xilinx"))
              (property INIT_0E (string "6363D8271335D13E4E11BAB6ED742F5504E56002D39789B64B681816D6E94883") (owner "Xilinx"))
              (property INIT_0F (string "D8EB5DB9054A0E1FD9F32999141A05D26662808E876382C34EB139417ED363D8") (owner "Xilinx"))
              (property INIT_10 (string "B795A11BD4D5D5A5C8F3209598359BC5BABEF9A2DB2106E07FC03AB4909EFC3B") (owner "Xilinx"))
              (property INIT_11 (string "B3B07BB415978E923625C0D7EBD759DBDE930A9FDEDF6C976FE3289B23EFEEE8") (owner "Xilinx"))
              (property INIT_12 (string "F861901435F90BE0E73A54B648AE6E46564788612AEB85F7DC64DEF1C87D6C75") (owner "Xilinx"))
              (property INIT_13 (string "745425E166745A717F3EC2F76C77D42AC539B8D9F35E5204A4C62371C9FA0601") (owner "Xilinx"))
              (property INIT_14 (string "7AB204B041394CFBAC5FFA03E268F135480EA1C1B8FCF299E487A14CBB13CE25") (owner "Xilinx"))
              (property INIT_15 (string "A6A04A834A527CC4AD3FB5E2E51C4651A21E34A8A32F8D1DE722AC141BF710BE") (owner "Xilinx"))
              (property INIT_16 (string "3868C41F4830B1774F711FB0F0C647404B2F493C4E4E09AC09F21A537C386AFA") (owner "Xilinx"))
              (property INIT_17 (string "553D9EAFAACD631A651A574401322C782E7E2D2B3105EDDA680CF9A52CC71EFD") (owner "Xilinx"))
              (property INIT_18 (string "E7DB34430ED5232F0E5270C303D9C64CBD105650D25E1D45B811B383050C741D") (owner "Xilinx"))
              (property INIT_19 (string "3CB8127A112AF2E79C24964508D35FD8F324363C602FFC6596AE8E45382A80C4") (owner "Xilinx"))
              (property INIT_1A (string "BFB2EEFF96738BFBAF56308E6C1EB6C703D1348DD446397A05EFB4F8673F5A9A") (owner "Xilinx"))
              (property INIT_1B (string "C281F526011C8744C827F2B3DB7D12F74AA13713261608B8E376ECE9C6A749C2") (owner "Xilinx"))
              (property INIT_1C (string "C6D53C9CD92D7B8844E80B94CCF23469E65048AFE079446F095D1F60D04BBF94") (owner "Xilinx"))
              (property INIT_1D (string "B5E6147088D31FB0C0BF18011C8195157D0D8471EEC4C6C9B386B2C7DE71F598") (owner "Xilinx"))
              (property INIT_1E (string "F97F4D6DF42488F65A65E0D6B91502844C6583031BC120EBA4F04972C7FB0F78") (owner "Xilinx"))
              (property INIT_1F (string "B438D2075BF283F0AD975B4E1D8902F988A053FA0617C2E6B8C995FBB61DAE85") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 13))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 12))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 11))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 10))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 8))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux103))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux113))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux123))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux133))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux143))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux33))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 13))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 12))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 2))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_6_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_7_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_3_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_4_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_2_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_1_o_2_1))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_6_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_7_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_3_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_4_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_2_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_1_o_2_1))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_6_o_2_1))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_7_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_3_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_4_o_2_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_2_o_2_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_1_o_2_1))
                (portRef I (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef S (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux33))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux143))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux133))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux123))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux113))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux103))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<6>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_7_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_6_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_1_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_2_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<2>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_3_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<3>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__GND_16_o_equal_4_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<2>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<3>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<4>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<5>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<6>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<7>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<8>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<5>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<6>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<8>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<4>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<5>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<6>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<8>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<2>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<3>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<4>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<5>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<6>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<7>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<8>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<2>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<3>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<4>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<5>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<6>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<7>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<2>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<3>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<4>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<5>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<6>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<7>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<8>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<2>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<3>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<5>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<6>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<8>")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux15))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux4")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_0))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux3 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux3")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31_renamed_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux33))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux32))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux33))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux14 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux14")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141_renamed_3))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux143))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux142))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux143))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux13 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux13")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131_renamed_4))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux133))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux132))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux133))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux12")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121_renamed_5))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux123))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux122))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux123))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111_renamed_6))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux113))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux113))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux10 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux10")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101_renamed_7))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux103))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux102))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux103))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_F))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53))
              )
            )
            (net N3
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53_G))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux53))
              )
            )
          )
      )
    )
  )

  (design BROM
    (cellRef BROM
      (libraryRef BROM_lib)
    )
    (property PART (string "6slx45csg324-2") (owner "Xilinx"))
  )
)

