*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/kferdek/UEC2/uec2_lab7_kferdek
INFO: Auto-config - VLOG: /home/student/kferdek/UEC2/uec2_lab7_kferdek
INFO: Auto-config - VHDL: /home/student/kferdek/UEC2/uec2_lab7_kferdek
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/kferdek/UEC2/uec2_lab7_kferdek/.dvt/default.build
    -f /home/student/kferdek/UEC2/uec2_lab7_kferdek/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/kferdek/UEC2/uec2_lab7_kferdek/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [195 ms] ***
*** Start VHDL build ***
Total number of lines [0]
Performing post full build step 1 (VHDL - RU) [3 ms] ...
*** Done VHDL build [175 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [39 ms, 235 lines, Verilog_2001] ...
Loading (2) /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv [2 ms, 155 lines, SystemVerilog_2012] ...
Loading (3) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/adder.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/adder.v [1 ms, 10 lines, Verilog_2001] ...
Loading (4) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/alu.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/alu.v [2 ms, 32 lines, Verilog_2001] ...
Loading (5) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/branch_ctl.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/branch_ctl.v [3 ms, 35 lines, Verilog_2001] ...
Loading (6) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/control_unit.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/control_unit.v [3 ms, 88 lines, Verilog_2001] ...
Loading (7) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/decode.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/decode.v [4 ms, 61 lines, Verilog_2001] ...
Loading (8) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/flopenr.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/flopenr.v [1 ms, 19 lines, Verilog_2001] ...
Loading (9) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/flopr.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/flopr.v [1 ms, 17 lines, Verilog_2001] ...
Loading (10) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/imem.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/imem.v [1 ms, 29 lines, Verilog_2001] ...
Loading (11) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/micro.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/micro.v [4 ms, 191 lines, Verilog_2001] ...
Loading (12) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/mux2.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/mux2.v [1 ms, 12 lines, Verilog_2001] ...
Loading (13) /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/regfile.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/regfile.v [3 ms, 43 lines, Verilog_2001] ...
Loading (14) /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/tiff_writer.sv ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/tiff_writer.sv [21 ms, 405 lines, SystemVerilog_2012] ...
Loading (15) /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [5 ms, 132 lines, Verilog_2001] ...
Loading (16) /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/top_fpga/top_fpga_tb.sv ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/top_fpga/top_fpga_tb.sv [2 ms, 108 lines, SystemVerilog_2012] ...
Loading (17) /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v ...
Done /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [4 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [116 ms] ***
*** Total number of lines [1 657] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [120 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [4 ms] ...
Performing mixed post full build step (VHDL - RT) [51 ms] ...
Performing mixed post full build step (VHDL - RD) [3 ms] ...
Performing mixed post full build step (VHDL - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_uart_basys3, work.micro_test_tb, work.top_fpga_tb
Performing mixed post full build step (MIXED - ELAB) [233 ms] ...
Performing mixed post full build step (MIXED - UNEL) [51 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 83 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_ADV' is not declared
    at line 130 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFG' is not declared
    at line 196 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 206 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 211 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 218 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 223 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'top_uart' is not declared
    at line 139 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'top_vga_basys3' is not declared
    at line 59 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 16]
*** Warning: SENSITIVITY_UNUSED: The process is not sensitive to 'check_state'
    at line 76 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'monRFSrc' of '4-bit' type from 'i' of '32-bit' type
    at line 99 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'rf_expected' from sensitivity list
    at line 100 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'monRFSrc' from sensitivity list
    at line 103 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'monRFData' from sensitivity list
    at line 103 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'expected' from sensitivity list
    at line 103 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'monPC' from sensitivity list
    at line 112 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'monInstr' from sensitivity list
    at line 119 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: SENSITIVITY_MISSING: Missing 'test_passed' from sensitivity list
    at line 124 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'Result' of '16-bit' type from 'sum' of '17-bit' type
    at line 20 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/alu.v [compile index 4]
*** Warning: UNELABORATED_MODULE: Module 'work.flopr' is not elaborated
    at line 2 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/flopr.v [compile index 9]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [50 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [50 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in2_clk_wiz_0' is never used
    at line 82 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out3_clk_wiz_0' is never used
    at line 99 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out4_clk_wiz_0' is never used
    at line 100 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out5_clk_wiz_0' is never used
    at line 101 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out6_clk_wiz_0' is never used
    at line 102 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out7_clk_wiz_0' is never used
    at line 103 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk_100MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 212 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk_100MHz_clk_wiz_0_en_clk' is not an input port
    at line 214 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk_50MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 224 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk_50MHz_clk_wiz_0_en_clk' is not an input port
    at line 227 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'clk100MHz' is never read (connected to sub-instance output port)
    at line 39 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'locked' is never read (connected to sub-instance output port)
    at line 41 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'loopback_enable' is never read
    at line 46 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'extCtlReg' using `default_nettype set to wire
    at line 62 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/control_unit.v [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 9 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/imem.v [compile index 10]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'ram' is never written
    at line 17 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/rtl/imem.v [compile index 10]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/tiff_writer.sv [compile index 14]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/tiff_writer.sv [compile index 14]
*** Warning: SIGNAL_NEVER_READ: Signal 'monPCNext' is never read (connected to sub-instance output port)
    at line 15 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/micro_test/micro_test_tb.v [compile index 15]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Clk' using `default_nettype set to wire
    at line 61 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 16]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Data' using `default_nettype set to wire
    at line 62 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 16]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /home/student/kferdek/UEC2/uec2_lab7_kferdek/sim/common/glbl.v [compile index 17]
*** Done mixed mode extension build [601 ms] ***
*** Total build time [1s.093ms] ***
