import math

import pytest

from compiler.aten.plena.native_layout import (
    SequencePackingPlan,
    SoftmaxRowGroupPlan,
    build_attention_head_packing,
    build_compact_stats_plan,
    build_softmax_state_layout,
)


@pytest.mark.parametrize("mlen,pack_factor,groups", [(512, 1, 16), (1024, 2, 8), (2048, 4, 4)])
def test_qwen32b_sequence_packing_keeps_physical_rows_constant(mlen, pack_factor, groups):
    plan = SequencePackingPlan.build(batch_size=16, seq_len=482, mlen=mlen)
    assert plan.batch_pack_factor == pack_factor
    assert plan.attention_group_count == groups
    assert plan.compile_seq_rows == 8192
    assert len(set(plan.active_physical_rows())) == 16 * 482


@pytest.mark.parametrize(
    "vlen,expected_lanes",
    [
        (256, 4),
        (512, 4),
        (1024, 8),
        (2048, 16),
        (4096, 32),
        (8192, 64),
    ],
)
def test_qwen32b_compact_stats_lane_tier_scales_with_vlen(
    vlen, expected_lanes
):
    plan = build_compact_stats_plan(
        vlen=vlen,
        hlen=128,
        num_attention_heads=64,
        vector_scalar_schedule="rtl-v5",
    )
    assert plan.required_segments == min(64, vlen // 128)
    assert plan.configured_lanes == expected_lanes
    assert plan.policy == "auto-tiered-v1"


def test_rtl_v4_keeps_fixed_16_lane_compatibility():
    plan = build_compact_stats_plan(
        vlen=8192,
        hlen=128,
        num_attention_heads=64,
        vector_scalar_schedule="rtl-v4",
    )
    assert plan.required_segments == 64
    assert plan.configured_lanes == 16
    assert plan.policy == "fixed-16-v1"
    assert plan.fallback_reason == "fixed_16_lane_compatibility_fallback"


def test_rtl_v5_reports_explicit_fallback_above_64_segments():
    plan = build_compact_stats_plan(
        vlen=16384,
        hlen=128,
        num_attention_heads=128,
        vector_scalar_schedule="rtl-v5",
    )
    assert plan.required_segments == 128
    assert plan.configured_lanes == 64
    assert plan.fallback_reason == "required_segments_exceed_64"


def test_rtl_v5_reports_partial_mask_fallback_above_lane_31():
    plan = build_compact_stats_plan(
        vlen=8192,
        hlen=128,
        num_attention_heads=40,
        vector_scalar_schedule="rtl-v5",
    )
    assert plan.configured_lanes == 64
    assert plan.fallback_reason == "partial_mask_exceeds_32_bits"


@pytest.mark.parametrize(
    "mlen,groups_per_block,hardware_broadcast",
    [(512, 1, 4), (1024, 1, 8), (2048, 2, 16)],
)
def test_qwen32b_compact_head_storage_stays_at_logical_q_width(
    mlen, groups_per_block, hardware_broadcast
):
    packing = build_attention_head_packing(
        mlen=mlen,
        hlen=128,
        head_dim=128,
        logical_broadcast_amount=8,
        gqa_ratio=8,
        num_kv_heads=8,
    )
    # Qwen3-32B has 64 Q heads x 128 columns = 8192 logical Q/O columns.
    assert packing.total_q_dim == 8192
    assert packing.logical_group_count == 8 * math.ceil(8 / packing.broadcast_amount)
    assert packing.groups_per_storage_block == groups_per_block
    # Vector SRAM addresses are MLEN aligned. A shared block replicates the
    # current KV head across all lanes, then selects the target group's lanes.
    assert packing.hardware_broadcast_amount == hardware_broadcast
    assert packing.heads_per_storage_block == hardware_broadcast
    assert packing.execution_head_lane_utilization == {
        512: 1.0,
        1024: 1.0,
        2048: 0.5,
    }[mlen]


def test_dummy_batch_tail_has_stable_mapping():
    plan = SequencePackingPlan.build(batch_size=3, seq_len=7, mlen=16)
    assert plan.batch_pack_factor == 2
    assert plan.padded_batch_size == 4
    assert plan.dummy_batch_count == 1
    assert plan.compile_seq_rows == 32
    assert plan.physical_row(2, 0) == 16
    assert plan.physical_row(2, 6) == 22
    assert plan.batch_slot_rows == 8
    assert plan.active_row_ranges() == ((0, 7), (8, 15), (16, 23))


def test_multi_tile_sequence_falls_back_to_one_batch_per_group():
    plan = SequencePackingPlan.build(batch_size=3, seq_len=20, mlen=16)
    assert plan.batch_pack_factor == 1
    assert plan.attention_group_count == 3
    assert plan.rows_per_attention_group == 32
    assert plan.compile_seq_rows == 96
    assert plan.active_row_ranges() == ((0, 20), (32, 52), (64, 84))


@pytest.mark.parametrize("mlen", [512, 1024, 2048])
def test_qwen32b_active_ranges_cover_exactly_logical_rows(mlen):
    plan = SequencePackingPlan.build(batch_size=16, seq_len=482, mlen=mlen)
    ranges = plan.active_row_ranges()
    assert sum(end - start for start, end in ranges) == 16 * 482
    assert all(0 <= start < end <= plan.compile_seq_rows for start, end in ranges)


def test_legacy_layout_preserves_one_group_per_batch_and_head_group():
    sequence = SequencePackingPlan.build(
        batch_size=16, seq_len=482, mlen=2048, mode="legacy"
    )
    heads = build_attention_head_packing(
        mlen=2048,
        hlen=128,
        head_dim=128,
        logical_broadcast_amount=8,
        gqa_ratio=8,
        num_kv_heads=8,
        mode="legacy",
    )
    assert sequence.compile_seq_rows == 32768
    assert heads.groups_per_storage_block == 1
    assert heads.total_q_dim == 16384


def test_compact_head_group_locations_share_storage_block_without_overlap():
    packing = build_attention_head_packing(
        mlen=16,
        hlen=4,
        head_dim=4,
        logical_broadcast_amount=2,
        gqa_ratio=2,
        num_kv_heads=2,
    )
    assert packing.attention_group_width == 8
    assert packing.groups_per_storage_block == 2
    assert packing.storage_block_count == 1
    assert packing.group_location(0) == (0, 0)
    assert packing.group_location(1) == (0, 8)
    assert packing.head_start_col(kv_head=1, local_head=1) == 12


@pytest.mark.parametrize("row_lanes", [1, 2, 4, 8])
def test_softmax_row_groups_preserve_packed_batch_segments(row_lanes):
    sequence = SequencePackingPlan.build(batch_size=4, seq_len=7, mlen=16)
    plan = SoftmaxRowGroupPlan.build(
        sequence=sequence,
        rows=sequence.attention_group_seq_len,
        mlen=16,
        row_lanes=row_lanes,
    )
    assert plan.active_rows == 14
    assert {group.segment_index for group in plan.groups} == {0, 1}
    assert all(
        group.base_row // sequence.batch_slot_rows
        == (group.base_row + group.active_rows - 1) // sequence.batch_slot_rows
        for group in plan.groups
    )


def test_softmax_row_groups_encode_tail_and_bank_mapping():
    plan = SoftmaxRowGroupPlan.build(
        sequence=None,
        rows=7,
        mlen=16,
        row_lanes=4,
    )
    assert [group.active_rows for group in plan.groups] == [4, 3]
    assert plan.full_group_count == 1
    assert plan.tail_group_count == 1
    assert plan.groups[1].active_row_mask == 0b111
    assert plan.groups[1].bank_address(6) == (2, 1)
    metadata = plan.metadata()
    assert metadata["softmax_score_tile_rows"] == 16
    assert metadata["softmax_score_tile_columns"] == 16
    assert metadata["softmax_rows_per_issue"] == 4
    assert metadata["softmax_score_bank_count"] == 4
    assert metadata["softmax_read_elements_per_issue"] == 64
    assert metadata["softmax_full_tile_unrolled"] is False


def test_model_only_r16_counts_unaligned_packed_rows_as_single_row_fallbacks():
    sequence = SequencePackingPlan.build(batch_size=4, seq_len=7, mlen=32)
    plan = SoftmaxRowGroupPlan.build(
        sequence=sequence,
        rows=sequence.attention_group_seq_len,
        mlen=32,
        row_lanes=16,
    )
    runs = plan.execution_runs()
    assert plan.active_rows == sequence.batch_pack_factor * sequence.seq_len
    assert sum(
        group.active_rows for run in runs for group in run.groups
    ) == plan.active_rows
    assert plan.metadata()["bank_conflict_fallbacks"] > 0
    assert any(run.first.row_lanes == 1 for run in runs)


def test_row_bank_softmax_state_is_not_double_allocated_in_scalar_sram():
    layout = build_softmax_state_layout(
        mlen=2048,
        active_broadcast_heads=8,
        schedule="row-bank-simd-v3",
    )
    assert layout.required_depth == layout.fp_constant_num
    assert layout.state_bank_entries == 8 * 2048
    assert layout.storage_kind == "dedicated-softmax-state-bank"
