                         Lattice Mapping Report File
Design:  camera_configure
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Tue Apr 15 11:08:54 2025

Design Information
------------------

Command line:   map -i SCCB_impl_1_syn.udb -pdc
     Z:/senior_design/0v7670_Verilog/SCCB/a.pdc -o SCCB_impl_1_map.udb -mp
     SCCB_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 138 out of  5280 (3%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           266 out of  5280 (5%)
      Number of logic LUT4s:             149
      Number of inserted feedthru LUT4s:  30
      Number of replicated LUT4s:          1
      Number of ripple logic:             43 (86 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 9 out of 39 (23%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk_25MHz_c: 118 loads, 118 rising, 0 falling (Driver: Pin
     cory_pll.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net clk_c: 1 loads, 1 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  19
      Net SCCB_data_3__N_44: 10 loads, 10 SLICEs
      Net FSM_state_0__N_67: 1 loads, 1 SLICEs
      Net config_1.timer_0__N_155: 23 loads, 23 SLICEs
      Net config_1.rom_addr_0__N_23: 5 loads, 5 SLICEs
      Net FSM_state_1__N_64: 1 loads, 1 SLICEs
      Net config_1.clk_25MHz_c_enable_1: 1 loads, 0 SLICEs
      Net config_trig_N_315: 4 loads, 4 SLICEs
      Net SCCB1.SCCB_SIOD_oe_N_314: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net SCCB1.latched_data_0__N_275: 10 loads, 10 SLICEs
      Net SCCB1.FSM_state_0__N_164: 2 loads, 2 SLICEs
      Net SCCB1.SCCB_ready_N_310: 1 loads, 1 SLICEs
      Net SCCB1.timer_0__N_265: 3 loads, 3 SLICEs
      Net SCCB1.timer_2__N_260: 22 loads, 22 SLICEs
      Net SCCB1.FSM_state_2__N_160: 2 loads, 2 SLICEs
      Net SCCB1.FSM_return_state_1__N_171: 3 loads, 3 SLICEs
      Net SCCB1.tx_byte_0__N_295: 8 loads, 8 SLICEs
      Net SCCB1.byte_index_1__N_304: 3 loads, 3 SLICEs
      Net SCCB1.byte_counter_1__N_277: 1 loads, 1 SLICEs
      Net SCCB1.SCCB_SIOC_oe_N_311: 1 loads, 1 SLICEs
   Number of LSRs:  14
      Net config_1.rom_addr_0__N_24: 5 loads, 5 SLICEs
      Net rom_addr[3]: 10 loads, 10 SLICEs
      Net config_1.FSM_state_1__N_65: 1 loads, 1 SLICEs
      Net config_1.timer_0__N_156: 16 loads, 16 SLICEs
      Net pulse_counter_0__N_62: 4 loads, 4 SLICEs
      Net SCCB1.timer_3__N_258: 3 loads, 3 SLICEs
      Net SCCB1.timer_20__N_208: 8 loads, 8 SLICEs
      Net SCCB1.byte_index_1__N_305: 3 loads, 3 SLICEs
      Net SCCB1.FSM_return_state_2__N_169: 1 loads, 1 SLICEs
      Net SCCB1.byte_counter_1__N_278: 1 loads, 1 SLICEs
      Net SCCB1.timer_9__N_241: 8 loads, 8 SLICEs
      Net SCCB1.SCCB_SIOC_oe_N_312: 1 loads, 1 SLICEs
      Net SCCB1.timer_2__N_261: 3 loads, 3 SLICEs
      Net SCCB1.tx_byte_0__N_296: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 71 loads
      Net FSM_state_adj_319[2]: 46 loads
      Net FSM_state_adj_319[3]: 35 loads
      Net FSM_state_adj_319[0]: 31 loads
      Net FSM_state_adj_319[1]: 30 loads
      Net SCCB1.timer_2__N_260: 25 loads
      Net config_1.timer_0__N_155: 23 loads
      Net config_1.timer_0__N_156: 16 loads
      Net SCCB1.n63: 15 loads
      Net FSM_state[1]: 13 loads




   Number of warnings:  24
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map: Z:/senior_design/0v7670_Verilog/SCCB/a.pdc (1) : No
     port matched 'test_clk'.
WARNING <1027013> - map: No port matched 'test_clk'.
WARNING <1014301> - map: Can't resolve object 'test_clk' in constraint
     'ldc_set_location -site {4} [get_ports test_clk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {4}
     [get_ports test_clk]'.
WARNING <71003020> - map: Top module port 'vsync_in' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'href_in' does not connect to

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
     anything.
WARNING <71003020> - map: Top module port 'data_in[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'vsync_in' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'href_in' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'data_in[0]' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sioc                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| siod                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_done          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pixel_valid         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_25MHz           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| TEST                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| start               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            cory_pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      clk_c
  Output Clock(CoreA):                 PIN,NODE clk_25MHz_c
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       cory_pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       cory_pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: config_1/FSM_state_1__I_0
         Type: IOLOGIC
Instance Name: cory_pll/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 11
   Total number of constraints dropped: 1



                                    Page 4





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB






















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
