###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:49:03 2025
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                 17.847
= Slack Time                    2.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.317 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    2.341 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |    2.367 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |    2.509 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |    2.583 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |    2.721 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |    2.780 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |    2.838 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |    2.913 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.089 | 0.084 |   0.680 |    2.996 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.060 |   0.740 |    3.057 | 
     | REGISTER_FILE/\Reg_File_reg[1][5]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.603 | 0.670 |   1.410 |    3.727 | 
     | ALU_UNIT/div_25/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.192 |   1.602 |    3.918 | 
     | ALU_UNIT/div_25/U67                       | C v -> Y v   | AND3X1M    | 0.098 | 0.296 |   1.897 |    4.214 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.116 | 0.213 |   2.111 |    4.427 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.181 | 0.330 |   2.441 |    4.757 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.123 | 0.258 |   2.699 |    5.015 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.486 |   3.185 |    5.501 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.294 | 0.334 |   3.519 |    5.835 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.138 | 0.295 |   3.814 |    6.130 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.285 |    6.602 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   4.604 |    6.921 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.210 | 0.286 |   4.890 |    7.206 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.253 |   5.143 |    7.460 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.472 |   5.615 |    7.932 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |   5.953 |    8.270 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   6.269 |    8.586 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.250 | 0.311 |   6.581 |    8.897 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.259 |   6.840 |    9.156 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.314 |    9.630 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   7.656 |    9.973 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.996 |   10.313 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   8.314 |   10.631 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.309 | 0.434 |   8.749 |   11.065 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.282 |   9.031 |   11.348 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.502 |   11.818 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   9.846 |   12.163 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.192 |   12.509 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  10.532 |   12.848 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  10.846 |   13.162 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.329 | 0.359 |  11.205 |   13.521 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.288 |  11.493 |   13.809 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |  11.961 |   14.278 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  12.302 |   14.619 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.645 |   14.961 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  12.991 |   15.308 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.334 |   15.650 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.649 |   15.966 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M    | 0.429 | 0.419 |  14.069 |   16.385 | 
     | ALU_UNIT/div_25/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.106 | 0.284 |  14.353 |   16.669 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.465 |  14.818 |   17.134 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  15.163 |   17.479 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  15.508 |   17.825 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  15.859 |   18.176 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  16.200 |   18.517 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  16.547 |   18.864 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.126 | 0.335 |  16.882 |   19.199 | 
     | ALU_UNIT/U36                              | C0 v -> Y ^  | AOI222X1M  | 0.638 | 0.506 |  17.389 |   19.705 | 
     | ALU_UNIT/U86                              | A1 ^ -> Y v  | AOI31X2M   | 0.157 | 0.159 |  17.547 |   19.864 | 
     | ALU_UNIT/U85                              | B0 v -> Y v  | AO21XLM    | 0.120 | 0.299 |  17.847 |   20.163 | 
     | ALU_UNIT/\ALU_OUT_reg[0]                  | D v          | SDFFQX2M   | 0.120 | 0.000 |  17.847 |   20.164 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.317 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -2.292 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |   -2.266 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.193 |   -2.124 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |   -2.051 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |   -1.981 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.496 |   -1.821 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.496 |   -1.821 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |   -1.758 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |   -1.637 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |   -1.589 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.729 |   -1.588 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                 14.882
= Slack Time                    5.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.281 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    5.305 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |    5.331 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |    5.473 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |    5.546 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |    5.685 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |    5.744 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |    5.802 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |    5.877 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.089 | 0.084 |   0.680 |    5.960 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.060 |   0.740 |    6.021 | 
     | REGISTER_FILE/\Reg_File_reg[1][5]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.603 | 0.670 |   1.410 |    6.691 | 
     | ALU_UNIT/div_25/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.192 |   1.602 |    6.882 | 
     | ALU_UNIT/div_25/U67                       | C v -> Y v   | AND3X1M    | 0.098 | 0.296 |   1.897 |    7.178 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.116 | 0.213 |   2.111 |    7.391 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.181 | 0.330 |   2.441 |    7.721 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.123 | 0.258 |   2.699 |    7.979 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.486 |   3.185 |    8.465 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.294 | 0.334 |   3.519 |    8.799 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.138 | 0.295 |   3.814 |    9.094 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.285 |    9.566 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   4.604 |    9.885 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.210 | 0.286 |   4.890 |   10.170 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.253 |   5.143 |   10.424 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.472 |   5.615 |   10.896 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |   5.953 |   11.234 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   6.269 |   11.550 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.250 | 0.311 |   6.581 |   11.861 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.259 |   6.840 |   12.120 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.314 |   12.594 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   7.656 |   12.937 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.996 |   13.277 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   8.315 |   13.595 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.309 | 0.434 |   8.749 |   14.029 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.282 |   9.031 |   14.312 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.502 |   14.782 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   9.846 |   15.127 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.192 |   15.473 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  10.532 |   15.812 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  10.846 |   16.126 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.329 | 0.359 |  11.205 |   16.485 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.288 |  11.493 |   16.773 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |  11.961 |   17.242 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  12.302 |   17.583 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.645 |   17.925 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  12.991 |   18.272 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.334 |   18.614 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.649 |   18.930 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M    | 0.429 | 0.419 |  14.069 |   19.349 | 
     | ALU_UNIT/U92                              | A0 v -> Y ^  | AOI222X1M  | 0.476 | 0.341 |  14.410 |   19.690 | 
     | ALU_UNIT/U90                              | A1 ^ -> Y v  | AOI31X2M   | 0.184 | 0.161 |  14.571 |   19.851 | 
     | ALU_UNIT/U89                              | B0 v -> Y v  | AO21XLM    | 0.125 | 0.311 |  14.882 |   20.162 | 
     | ALU_UNIT/\ALU_OUT_reg[1]                  | D v          | SDFFQX2M   | 0.125 | 0.000 |  14.882 |   20.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.281 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -5.256 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |   -5.230 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.193 |   -5.088 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |   -5.015 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |   -4.945 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |   -4.785 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |   -4.785 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |   -4.721 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |   -4.601 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |   -4.553 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.729 |   -4.551 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                 12.209
= Slack Time                    7.953
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    7.953 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    7.978 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |    8.004 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |    8.146 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |    8.219 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |    8.358 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |    8.416 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |    8.475 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |    8.549 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.089 | 0.084 |   0.680 |    8.633 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.060 |   0.740 |    8.693 | 
     | REGISTER_FILE/\Reg_File_reg[1][5]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.603 | 0.670 |   1.410 |    9.363 | 
     | ALU_UNIT/div_25/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.192 |   1.602 |    9.555 | 
     | ALU_UNIT/div_25/U67                       | C v -> Y v   | AND3X1M    | 0.098 | 0.296 |   1.897 |    9.851 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.116 | 0.213 |   2.111 |   10.064 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.181 | 0.330 |   2.441 |   10.394 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.123 | 0.258 |   2.699 |   10.652 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.486 |   3.185 |   11.138 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.294 | 0.334 |   3.519 |   11.472 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.138 | 0.295 |   3.814 |   11.767 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.285 |   12.239 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   4.604 |   12.557 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.210 | 0.286 |   4.890 |   12.843 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.253 |   5.143 |   13.097 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.472 |   5.615 |   13.569 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |   5.953 |   13.906 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   6.269 |   14.223 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.250 | 0.311 |   6.581 |   14.534 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.259 |   6.840 |   14.793 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.314 |   15.267 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   7.656 |   15.609 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.996 |   15.949 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   8.315 |   16.268 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.309 | 0.434 |   8.749 |   16.702 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.282 |   9.031 |   16.984 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.502 |   17.455 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   9.846 |   17.799 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.192 |   18.146 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  10.532 |   18.485 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  10.846 |   18.799 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.329 | 0.359 |  11.205 |   19.158 | 
     | ALU_UNIT/U37                              | C0 v -> Y ^  | AOI222X1M  | 0.593 | 0.522 |  11.727 |   19.680 | 
     | ALU_UNIT/U94                              | A1 ^ -> Y v  | AOI31X2M   | 0.168 | 0.172 |  11.899 |   19.852 | 
     | ALU_UNIT/U93                              | B0 v -> Y v  | AO21XLM    | 0.127 | 0.310 |  12.209 |   20.162 | 
     | ALU_UNIT/\ALU_OUT_reg[2]                  | D v          | SDFFQX2M   | 0.127 | 0.000 |  12.209 |   20.162 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -7.953 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -7.929 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |   -7.902 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.193 |   -7.761 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |   -7.688 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |   -7.617 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |   -7.458 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |   -7.458 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |   -7.394 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |   -7.274 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |   -7.226 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.729 |   -7.224 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  9.751
= Slack Time                   10.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.412 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   10.437 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   10.463 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   10.605 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   10.678 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   10.817 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   10.875 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   10.934 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   11.008 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.089 | 0.084 |   0.680 |   11.092 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.060 |   0.740 |   11.152 | 
     | REGISTER_FILE/\Reg_File_reg[1][5]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.603 | 0.670 |   1.410 |   11.822 | 
     | ALU_UNIT/div_25/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.192 |   1.602 |   12.014 | 
     | ALU_UNIT/div_25/U67                       | C v -> Y v   | AND3X1M    | 0.098 | 0.296 |   1.897 |   12.310 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.116 | 0.213 |   2.111 |   12.523 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.181 | 0.330 |   2.441 |   12.853 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.123 | 0.258 |   2.699 |   13.111 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.486 |   3.185 |   13.597 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.294 | 0.334 |   3.519 |   13.931 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.138 | 0.295 |   3.814 |   14.226 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.285 |   14.698 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   4.604 |   15.016 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.210 | 0.286 |   4.890 |   15.302 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.253 |   5.143 |   15.555 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.472 |   5.615 |   16.028 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |   5.953 |   16.365 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   6.269 |   16.682 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.250 | 0.311 |   6.581 |   16.993 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.259 |   6.840 |   17.252 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.314 |   17.726 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   7.656 |   18.068 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.996 |   18.408 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   8.315 |   18.727 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.309 | 0.434 |   8.749 |   19.161 | 
     | ALU_UNIT/U38                              | C0 v -> Y ^  | AOI222X1M  | 0.582 | 0.512 |   9.261 |   19.674 | 
     | ALU_UNIT/U98                              | A1 ^ -> Y v  | AOI31X2M   | 0.180 | 0.184 |   9.445 |   19.858 | 
     | ALU_UNIT/U97                              | B0 v -> Y v  | AO21XLM    | 0.120 | 0.306 |   9.751 |   20.163 | 
     | ALU_UNIT/\ALU_OUT_reg[3]                  | D v          | SDFFQX2M   | 0.120 | 0.000 |   9.751 |   20.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.412 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -10.388 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -10.361 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -10.220 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -10.147 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -10.076 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |   -9.917 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |   -9.917 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |   -9.853 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |   -9.733 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |   -9.685 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^          | SDFFQX2M    | 0.048 | 0.001 |   0.729 |   -9.683 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.165
- Arrival Time                  8.363
= Slack Time                   11.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.803 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   11.827 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   11.853 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   11.995 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   12.068 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   12.207 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   12.266 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   12.324 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   12.399 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   12.480 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   12.545 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   13.238 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.242 | 0.246 |   1.682 |   13.484 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.291 | 0.240 |   1.921 |   13.724 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.091 | 0.181 |   2.102 |   13.905 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.554 |   2.657 |   14.459 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.218 |   15.021 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   3.775 |   15.578 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.336 |   16.139 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.905 |   16.707 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.595 |   5.499 |   17.302 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.128 | 0.325 |   5.824 |   17.627 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.907 |   17.710 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.390 |   6.297 |   18.099 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.272 |   6.568 |   18.371 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.149 | 0.418 |   6.986 |   18.789 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.393 | 0.288 |   7.274 |   19.077 | 
     | ALU_UNIT/mult_24/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.132 | 0.152 |   7.426 |   19.229 | 
     | ALU_UNIT/mult_24/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.185 |   7.612 |   19.414 | 
     | ALU_UNIT/mult_24/FS_1/U8          | B v -> Y v   | XNOR2X2M   | 0.123 | 0.174 |   7.785 |   19.588 | 
     | ALU_UNIT/U84                      | B0 v -> Y ^  | AOI221XLM  | 0.646 | 0.494 |   8.279 |   20.082 | 
     | ALU_UNIT/U83                      | A ^ -> Y v   | INVX2M     | 0.116 | 0.083 |   8.363 |   20.165 | 
     | ALU_UNIT/\ALU_OUT_reg[15]         | D v          | SDFFQX2M   | 0.116 | 0.000 |   8.363 |   20.165 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.803 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -11.778 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -11.752 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -11.610 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -11.537 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -11.467 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -11.307 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -11.307 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -11.243 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -11.123 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -11.075 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -11.073 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.167
- Arrival Time                  8.102
= Slack Time                   12.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.065 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.089 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   12.115 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   12.257 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   12.330 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   12.469 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   12.528 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   12.586 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   12.661 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   12.742 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   12.807 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   13.500 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.242 | 0.246 |   1.682 |   13.746 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.291 | 0.240 |   1.921 |   13.986 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.091 | 0.181 |   2.102 |   14.167 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.554 |   2.657 |   14.721 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.218 |   15.283 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   3.775 |   15.840 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.336 |   16.401 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.905 |   16.969 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.595 |   5.500 |   17.564 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.128 | 0.325 |   5.824 |   17.889 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.907 |   17.972 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.390 |   6.297 |   18.361 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.272 |   6.569 |   18.633 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.149 | 0.418 |   6.986 |   19.051 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.393 | 0.288 |   7.274 |   19.339 | 
     | ALU_UNIT/mult_24/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.174 | 0.276 |   7.550 |   19.615 | 
     | ALU_UNIT/U82                      | B0 v -> Y ^  | AOI221XLM  | 0.589 | 0.473 |   8.024 |   20.088 | 
     | ALU_UNIT/U81                      | A ^ -> Y v   | INVX2M     | 0.108 | 0.079 |   8.102 |   20.167 | 
     | ALU_UNIT/\ALU_OUT_reg[14]         | D v          | SDFFQX2M   | 0.108 | 0.000 |   8.102 |   20.167 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.065 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.040 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -12.014 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -11.872 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -11.799 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -11.729 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -11.569 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -11.569 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -11.505 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -11.385 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -11.337 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -11.335 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.166
- Arrival Time                  7.713
= Slack Time                   12.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.453 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.477 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   12.504 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   12.645 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   12.719 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   12.858 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   12.916 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   12.974 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   13.049 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   13.130 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   13.195 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   13.888 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.242 | 0.246 |   1.682 |   14.134 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.291 | 0.240 |   1.921 |   14.374 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.091 | 0.181 |   2.102 |   14.555 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.554 |   2.657 |   15.109 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.218 |   15.671 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   3.775 |   16.228 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.336 |   16.789 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.905 |   17.357 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.595 |   5.499 |   17.952 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.128 | 0.325 |   5.824 |   18.277 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.907 |   18.360 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.390 |   6.297 |   18.750 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.272 |   6.568 |   19.021 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.149 | 0.418 |   6.986 |   19.439 | 
     | ALU_UNIT/mult_24/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.105 | 0.152 |   7.138 |   19.590 | 
     | ALU_UNIT/U80                      | B0 v -> Y ^  | AOI221XLM  | 0.660 | 0.497 |   7.635 |   20.088 | 
     | ALU_UNIT/U79                      | A ^ -> Y v   | INVX2M     | 0.113 | 0.078 |   7.713 |   20.166 | 
     | ALU_UNIT/\ALU_OUT_reg[13]         | D v          | SDFFQX2M   | 0.113 | 0.000 |   7.713 |   20.166 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.453 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.428 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -12.402 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -12.260 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -12.187 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -12.117 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -11.957 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -11.957 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -11.894 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -11.773 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -11.725 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -11.723 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][5] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.165
- Arrival Time                  7.551
= Slack Time                   12.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.614 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.639 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   12.665 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   12.807 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   12.880 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   13.019 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   13.077 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   13.135 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   13.210 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.089 | 0.084 |   0.680 |   13.293 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.060 |   0.740 |   13.354 | 
     | REGISTER_FILE/\Reg_File_reg[1][5]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.603 | 0.670 |   1.410 |   14.024 | 
     | ALU_UNIT/div_25/U32                       | A ^ -> Y v   | INVX2M     | 0.194 | 0.192 |   1.602 |   14.216 | 
     | ALU_UNIT/div_25/U67                       | C v -> Y v   | AND3X1M    | 0.098 | 0.296 |   1.897 |   14.511 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.116 | 0.213 |   2.111 |   14.724 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.181 | 0.330 |   2.441 |   15.055 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.123 | 0.258 |   2.699 |   15.312 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.486 |   3.185 |   15.799 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.294 | 0.334 |   3.519 |   16.132 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.138 | 0.295 |   3.814 |   16.428 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.285 |   16.899 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |   4.604 |   17.218 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.210 | 0.286 |   4.890 |   17.503 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.253 |   5.143 |   17.757 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.472 |   5.615 |   18.229 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |   5.953 |   18.567 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   6.269 |   18.883 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.250 | 0.311 |   6.581 |   19.194 | 
     | ALU_UNIT/U39                              | C0 v -> Y ^  | AOI222X1M  | 0.546 | 0.481 |   7.061 |   19.675 | 
     | ALU_UNIT/U102                             | A1 ^ -> Y v  | AOI31X2M   | 0.185 | 0.189 |   7.251 |   19.865 | 
     | ALU_UNIT/U101                             | B0 v -> Y v  | AO21XLM    | 0.113 | 0.300 |   7.551 |   20.165 | 
     | ALU_UNIT/\ALU_OUT_reg[4]                  | D v          | SDFFQX2M   | 0.113 | 0.000 |   7.551 |   20.165 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.614 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.589 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -12.563 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -12.421 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -12.348 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -12.278 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -12.118 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -12.118 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -12.055 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -11.935 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -11.886 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^          | SDFFQX2M    | 0.048 | 0.001 |   0.729 |  -11.885 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                  7.361
= Slack Time                   12.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.803 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.828 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   12.854 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   12.996 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   13.069 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   13.208 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   13.266 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   13.325 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   13.399 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   13.481 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   13.545 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   14.239 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.242 | 0.246 |   1.682 |   14.485 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.291 | 0.240 |   1.921 |   14.725 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.091 | 0.181 |   2.102 |   14.905 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.554 |   2.657 |   15.460 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.218 |   16.021 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   3.775 |   16.578 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.336 |   17.139 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.905 |   17.708 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.595 |   5.500 |   18.303 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.128 | 0.325 |   5.824 |   18.627 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.907 |   18.710 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.390 |   6.297 |   19.100 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.272 |   6.569 |   19.372 | 
     | ALU_UNIT/mult_24/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.226 |   6.795 |   19.598 | 
     | ALU_UNIT/U78                      | B0 v -> Y ^  | AOI221XLM  | 0.624 | 0.471 |   7.266 |   20.069 | 
     | ALU_UNIT/U77                      | A ^ -> Y v   | INVX2M     | 0.123 | 0.094 |   7.360 |   20.164 | 
     | ALU_UNIT/\ALU_OUT_reg[12]         | D v          | SDFFQX2M   | 0.123 | 0.000 |   7.361 |   20.164 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.803 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.779 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -12.752 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -12.611 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -12.538 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -12.467 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -12.308 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -12.308 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -12.244 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -12.124 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -12.076 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -12.073 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.165
- Arrival Time                  6.999
= Slack Time                   13.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.166 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.191 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   13.217 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   13.359 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   13.432 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   13.571 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   13.629 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   13.688 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   13.762 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   13.844 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |   13.908 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   14.602 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.242 | 0.246 |   1.682 |   14.848 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.291 | 0.240 |   1.921 |   15.088 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.091 | 0.181 |   2.102 |   15.268 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.554 |   2.657 |   15.823 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.218 |   16.384 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.775 |   16.941 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.336 |   17.503 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   4.905 |   18.071 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.595 |   5.499 |   18.666 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^  | CLKXOR2X2M | 0.128 | 0.325 |   5.824 |   18.990 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.081 | 0.083 |   5.907 |   19.073 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v | OA21X1M    | 0.139 | 0.390 |   6.297 |   19.463 | 
     | ALU_UNIT/mult_24/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.112 | 0.153 |   6.450 |   19.617 | 
     | ALU_UNIT/U76                      | B0 v -> Y ^ | AOI221XLM  | 0.596 | 0.463 |   6.913 |   20.080 | 
     | ALU_UNIT/U75                      | A ^ -> Y v  | INVX2M     | 0.114 | 0.086 |   6.999 |   20.165 | 
     | ALU_UNIT/\ALU_OUT_reg[11]         | D v         | SDFFQX2M   | 0.114 | 0.000 |   6.999 |   20.165 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.166 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.142 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -13.116 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -12.974 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -12.901 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -12.830 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -12.671 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -12.671 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -12.607 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -12.487 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -12.439 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -12.437 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.166
- Arrival Time                  6.788
= Slack Time                   13.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.378 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.403 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   13.429 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   13.571 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   13.644 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   13.783 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   13.841 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   13.900 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   13.974 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   14.056 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |   14.120 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   14.814 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.242 | 0.246 |   1.682 |   15.060 | 
     | ALU_UNIT/mult_24/U107             | B v -> Y ^  | NOR2X1M    | 0.252 | 0.217 |   1.899 |   15.277 | 
     | ALU_UNIT/mult_24/U5               | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.169 |   2.068 |   15.446 | 
     | ALU_UNIT/mult_24/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.554 |   2.623 |   16.001 | 
     | ALU_UNIT/mult_24/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.185 |   16.563 | 
     | ALU_UNIT/mult_24/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.743 |   17.121 | 
     | ALU_UNIT/mult_24/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.304 |   17.682 | 
     | ALU_UNIT/mult_24/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   4.867 |   18.245 | 
     | ALU_UNIT/mult_24/S4_3             | B ^ -> S v  | ADDFX2M    | 0.161 | 0.598 |   5.465 |   18.843 | 
     | ALU_UNIT/mult_24/U13              | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.271 |   5.736 |   19.114 | 
     | ALU_UNIT/mult_24/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.176 | 0.150 |   5.886 |   19.264 | 
     | ALU_UNIT/mult_24/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.116 | 0.161 |   6.047 |   19.426 | 
     | ALU_UNIT/mult_24/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.085 | 0.211 |   6.258 |   19.637 | 
     | ALU_UNIT/U74                      | B0 v -> Y ^ | AOI221XLM  | 0.581 | 0.448 |   6.706 |   20.084 | 
     | ALU_UNIT/U73                      | A ^ -> Y v  | INVX2M     | 0.110 | 0.082 |   6.788 |   20.166 | 
     | ALU_UNIT/\ALU_OUT_reg[10]         | D v         | SDFFQX2M   | 0.110 | 0.000 |   6.788 |   20.166 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.378 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.354 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -13.327 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -13.186 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -13.112 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -13.042 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -12.883 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -12.883 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -12.819 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -12.699 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -12.651 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -12.648 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.730
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.165
- Arrival Time                  6.493
= Slack Time                   13.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.672 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.697 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   13.723 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   13.865 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   13.938 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   14.077 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   14.135 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   14.193 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   14.268 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   14.349 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |   14.414 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   15.107 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.242 | 0.246 |   1.682 |   15.353 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.291 | 0.240 |   1.921 |   15.593 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.091 | 0.181 |   2.102 |   15.774 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.554 |   2.657 |   16.329 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.218 |   16.890 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.775 |   17.447 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.336 |   18.008 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   4.905 |   18.577 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.595 |   5.500 |   19.171 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y v  | CLKXOR2X2M | 0.143 | 0.290 |   5.790 |   19.461 | 
     | ALU_UNIT/mult_24/FS_1/U6          | A v -> Y v  | XNOR2X2M   | 0.100 | 0.138 |   5.928 |   19.600 | 
     | ALU_UNIT/U72                      | B0 v -> Y ^ | AOI221XLM  | 0.641 | 0.485 |   6.413 |   20.085 | 
     | ALU_UNIT/U71                      | A ^ -> Y v  | INVX2M     | 0.114 | 0.081 |   6.493 |   20.165 | 
     | ALU_UNIT/\ALU_OUT_reg[9]          | D v         | SDFFQX2M   | 0.114 | 0.000 |   6.493 |   20.165 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.672 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.647 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -13.621 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -13.479 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -13.406 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -13.336 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -13.176 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -13.176 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -13.113 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -12.993 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -12.944 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.730 |  -12.942 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                  6.320
= Slack Time                   13.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.842 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.866 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   13.893 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   14.034 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   14.108 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   14.247 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   14.305 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   14.363 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   14.438 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   14.519 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |   14.584 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   15.277 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.242 | 0.246 |   1.682 |   15.523 | 
     | ALU_UNIT/mult_24/U109             | B v -> Y ^  | NOR2X1M    | 0.242 | 0.211 |   1.893 |   15.734 | 
     | ALU_UNIT/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.168 |   2.061 |   15.903 | 
     | ALU_UNIT/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.609 |   16.451 | 
     | ALU_UNIT/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.563 |   3.172 |   17.014 | 
     | ALU_UNIT/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.735 |   17.576 | 
     | ALU_UNIT/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.296 |   18.138 | 
     | ALU_UNIT/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   4.857 |   18.699 | 
     | ALU_UNIT/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.165 | 0.604 |   5.462 |   19.303 | 
     | ALU_UNIT/mult_24/U23              | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.545 |   19.386 | 
     | ALU_UNIT/mult_24/U22              | B ^ -> Y v  | XNOR2X2M   | 0.115 | 0.101 |   5.646 |   19.487 | 
     | ALU_UNIT/mult_24/FS_1/U4          | A v -> Y ^  | INVX2M     | 0.071 | 0.076 |   5.722 |   19.564 | 
     | ALU_UNIT/mult_24/FS_1/U5          | A ^ -> Y v  | INVX2M     | 0.036 | 0.043 |   5.765 |   19.607 | 
     | ALU_UNIT/U69                      | C0 v -> Y ^ | AOI222X1M  | 0.496 | 0.405 |   6.170 |   20.012 | 
     | ALU_UNIT/U68                      | A0 ^ -> Y v | OAI211X2M  | 0.129 | 0.150 |   6.320 |   20.162 | 
     | ALU_UNIT/\ALU_OUT_reg[8]          | D v         | SDFFQX2M   | 0.129 | 0.000 |   6.320 |   20.162 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.842 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.817 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -13.791 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -13.649 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -13.576 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -13.506 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -13.346 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -13.346 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -13.283 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -13.162 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -13.114 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^          | SDFFQX2M    | 0.048 | 0.002 |   0.729 |  -13.113 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.729
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                  6.267
= Slack Time                   13.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.898 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.922 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   13.948 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   14.090 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   14.163 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   14.302 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   14.361 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   14.419 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   14.494 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   14.575 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |   14.640 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.641 | 0.694 |   1.436 |   15.333 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.242 | 0.246 |   1.682 |   15.579 | 
     | ALU_UNIT/mult_24/U110             | B v -> Y ^  | NOR2X1M    | 0.250 | 0.215 |   1.897 |   15.794 | 
     | ALU_UNIT/mult_24/U7               | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.173 |   2.070 |   15.968 | 
     | ALU_UNIT/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.132 | 0.564 |   2.634 |   16.531 | 
     | ALU_UNIT/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.566 |   3.199 |   17.097 | 
     | ALU_UNIT/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   3.765 |   17.662 | 
     | ALU_UNIT/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.329 |   18.227 | 
     | ALU_UNIT/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   4.897 |   18.795 | 
     | ALU_UNIT/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.136 | 0.565 |   5.462 |   19.360 | 
     | ALU_UNIT/mult_24/FS_1/U14         | A v -> Y v  | BUFX2M     | 0.056 | 0.158 |   5.620 |   19.517 | 
     | ALU_UNIT/U115                     | B0 v -> Y ^ | AOI22X1M   | 0.280 | 0.217 |   5.837 |   19.735 | 
     | ALU_UNIT/U114                     | A1 ^ -> Y v | AOI31X2M   | 0.170 | 0.131 |   5.969 |   19.866 | 
     | ALU_UNIT/U113                     | B0 v -> Y v | AO21XLM    | 0.115 | 0.298 |   6.267 |   20.164 | 
     | ALU_UNIT/\ALU_OUT_reg[7]          | D v         | SDFFQX2M   | 0.115 | 0.000 |   6.267 |   20.164 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.898 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.873 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.028 | 0.026 |   0.051 |  -13.847 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.096 | 0.142 |   0.192 |  -13.705 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.067 | 0.073 |   0.266 |  -13.632 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.084 | 0.070 |   0.336 |  -13.562 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.098 | 0.160 |   0.495 |  -13.402 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.495 |  -13.402 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.559 |  -13.339 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.679 |  -13.218 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.048 |   0.728 |  -13.170 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^          | SDFFQX2M    | 0.048 | 0.001 |   0.729 |  -13.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.666
- Arrival Time                  5.496
= Slack Time                   14.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.170 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.086 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.052 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.721 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.543 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.900 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.106 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.180 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.770 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.968 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.260 | 
     | ALU_UNIT/U106              | B0 ^ -> Y v | AOI31X2M  | 0.176 | 0.092 |   5.182 |   19.352 | 
     | ALU_UNIT/U105              | B0 v -> Y v | AO21XLM   | 0.129 | 0.313 |   5.496 |   19.666 | 
     | ALU_UNIT/\ALU_OUT_reg[5]   | D v         | SDFFQX2M  | 0.129 | 0.000 |   5.496 |   19.666 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.170 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.169 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.106 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.986 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.938 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.669
- Arrival Time                  5.491
= Slack Time                   14.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.178 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.095 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.060 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.729 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.551 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.909 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   18.115 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.188 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.778 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.977 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.268 | 
     | ALU_UNIT/U110              | B0 ^ -> Y v | AOI31X2M  | 0.223 | 0.089 |   5.179 |   19.357 | 
     | ALU_UNIT/U109              | B0 v -> Y v | AO21XLM   | 0.114 | 0.311 |   5.491 |   19.669 | 
     | ALU_UNIT/\ALU_OUT_reg[6]   | D v         | SDFFQX2M  | 0.114 | 0.000 |   5.491 |   19.669 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.178 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.178 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.115 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.994 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.946 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.945 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  4.429
= Slack Time                   15.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^  |           | 0.000 |       |   0.000 |   15.241 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   16.159 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   17.100 | 
     | U5_mux2X1/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   17.902 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |   18.790 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M | 0.308 | 0.376 |   3.926 |   19.167 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M | 0.145 | 0.277 |   4.203 |   19.444 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M    | 0.096 | 0.097 |   4.300 |   19.541 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M  | 0.145 | 0.129 |   4.429 |   19.670 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M   | 0.145 | 0.000 |   4.429 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -15.241 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.241 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.178 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.057 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -15.009 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^        | SDFFX1M    | 0.048 | 0.001 |   0.233 |  -15.008 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.743
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.180
- Arrival Time                  3.713
= Slack Time                   16.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.467 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.491 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.517 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.659 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.733 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.871 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   16.930 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   16.988 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.056 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.137 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.201 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.595 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.602 |   18.068 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.300 | 
     | REGISTER_FILE/U144           | A v -> Y ^  | INVX4M     | 0.858 | 0.529 |   2.362 |   18.829 | 
     | REGISTER_FILE/U187           | S0 ^ -> Y v | MX4X1M     | 0.237 | 0.593 |   2.955 |   19.422 | 
     | REGISTER_FILE/U216           | C v -> Y v  | MX4X1M     | 0.148 | 0.410 |   3.365 |   19.832 | 
     | REGISTER_FILE/U215           | A0 v -> Y v | AO22X1M    | 0.118 | 0.348 |   3.713 |   20.180 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M   | 0.118 | 0.000 |   3.713 |   20.180 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.467 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.442 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.416 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.274 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.201 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.062 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.004 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -15.945 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.871 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.790 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.725 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   0.743 |  -15.724 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.743
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.181
- Arrival Time                  3.713
= Slack Time                   16.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.468 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.493 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.519 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.661 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.734 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.873 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   16.931 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   16.989 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.058 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.139 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.202 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.596 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.601 |   18.069 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.301 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   2.364 |   18.832 | 
     | REGISTER_FILE/U189           | S0 ^ -> Y v | MX4X1M     | 0.264 | 0.609 |   2.973 |   19.441 | 
     | REGISTER_FILE/U224           | C v -> Y v  | MX4X1M     | 0.132 | 0.399 |   3.372 |   19.840 | 
     | REGISTER_FILE/U223           | A0 v -> Y v | AO22X1M    | 0.116 | 0.341 |   3.713 |   20.181 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M   | 0.116 | 0.000 |   3.713 |   20.181 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.468 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.443 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.417 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.275 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.202 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.063 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.005 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -15.946 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.872 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.791 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.726 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   0.743 |  -15.724 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.743
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.180
- Arrival Time                  3.667
= Slack Time                   16.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.513 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.537 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.563 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.705 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.779 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.917 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   16.976 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.034 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.102 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.183 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.247 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.641 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.601 |   18.114 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.346 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   2.364 |   18.877 | 
     | REGISTER_FILE/U188           | S0 ^ -> Y v | MX4X1M     | 0.205 | 0.558 |   2.922 |   19.435 | 
     | REGISTER_FILE/U220           | C v -> Y v  | MX4X1M     | 0.146 | 0.397 |   3.320 |   19.832 | 
     | REGISTER_FILE/U219           | A0 v -> Y v | AO22X1M    | 0.119 | 0.348 |   3.667 |   20.180 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M   | 0.119 | 0.000 |   3.667 |   20.180 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.513 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.488 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.462 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.320 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.247 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.108 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.050 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -15.991 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.917 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.836 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.771 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   0.743 |  -15.769 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.175
- Arrival Time                  3.654
= Slack Time                   16.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.521 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.546 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.572 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.714 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.787 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.926 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   16.984 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.043 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.111 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.192 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.255 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.649 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.602 |   18.123 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.354 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   2.364 |   18.885 | 
     | REGISTER_FILE/U190           | S0 ^ -> Y v | MX4X1M     | 0.223 | 0.573 |   2.937 |   19.458 | 
     | REGISTER_FILE/U228           | C v -> Y v  | MX4X1M     | 0.121 | 0.373 |   3.310 |   19.831 | 
     | REGISTER_FILE/U227           | A0 v -> Y v | AO22X1M    | 0.121 | 0.344 |   3.654 |   20.175 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M   | 0.121 | 0.000 |   3.654 |   20.175 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.521 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.496 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.470 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.329 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.255 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.116 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.058 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.000 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.925 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.844 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.053 | 0.062 |   0.740 |  -15.782 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M   | 0.053 | 0.000 |   0.740 |  -15.781 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.743
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  3.641
= Slack Time                   16.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.539 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.564 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.590 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.732 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.805 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.944 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.002 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.060 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.129 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.210 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.273 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.667 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.602 |   18.140 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.372 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M     | 0.849 | 0.531 |   2.364 |   18.903 | 
     | REGISTER_FILE/U191           | S0 ^ -> Y v | MX4X1M     | 0.154 | 0.508 |   2.872 |   19.411 | 
     | REGISTER_FILE/U200           | D v -> Y v  | MX4X1M     | 0.168 | 0.414 |   3.287 |   19.826 | 
     | REGISTER_FILE/U199           | A0 v -> Y v | AO22X1M    | 0.119 | 0.354 |   3.641 |   20.179 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M   | 0.119 | 0.000 |   3.641 |   20.179 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.539 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.514 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.488 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.346 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.273 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.134 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.076 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.017 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.943 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.862 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.797 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   0.743 |  -15.796 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.176
- Arrival Time                  3.627
= Slack Time                   16.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.549 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.574 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.600 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.742 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.815 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.954 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.012 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.070 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.145 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.226 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |   17.289 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.146 | 0.422 |   1.162 |   17.711 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.166 | 0.749 |   1.911 |   18.460 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.888 |   2.799 |   19.348 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.340 | 0.346 |   3.145 |   19.693 | 
     | REGISTER_FILE/U207           | B1 v -> Y v | AO22X1M    | 0.118 | 0.482 |   3.627 |   20.176 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M   | 0.118 | 0.000 |   3.627 |   20.176 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.549 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.524 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.498 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.356 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.283 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.144 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.086 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.028 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.953 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.872 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.053 | 0.062 |   0.739 |  -15.809 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.053 | 0.000 |   0.740 |  -15.809 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.744
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.181
- Arrival Time                  3.629
= Slack Time                   16.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.552 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.577 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.603 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.745 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.818 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.957 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.016 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.074 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.142 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.223 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.734 |   17.286 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.123 | 0.395 |   1.128 |   17.681 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.716 | 0.473 |   1.601 |   18.154 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.235 | 0.232 |   1.833 |   18.385 | 
     | REGISTER_FILE/U144           | A v -> Y ^  | INVX4M     | 0.858 | 0.529 |   2.362 |   18.915 | 
     | REGISTER_FILE/U193           | S0 ^ -> Y v | MX4X1M     | 0.173 | 0.540 |   2.902 |   19.455 | 
     | REGISTER_FILE/U212           | D v -> Y v  | MX4X1M     | 0.138 | 0.388 |   3.290 |   19.843 | 
     | REGISTER_FILE/U211           | A0 v -> Y v | AO22X1M    | 0.113 | 0.339 |   3.629 |   20.181 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M   | 0.113 | 0.000 |   3.629 |   20.181 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.552 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.528 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.502 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.360 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.287 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.148 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.090 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.031 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.957 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.875 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.811 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   0.744 |  -15.809 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.742
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  3.623
= Slack Time                   16.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.556 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.581 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.607 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.749 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.822 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   16.961 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.019 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.077 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.152 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.233 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |   17.296 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.146 | 0.422 |   1.162 |   17.718 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.166 | 0.749 |   1.911 |   18.467 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.888 |   2.799 |   19.355 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.340 | 0.346 |   3.145 |   19.700 | 
     | REGISTER_FILE/U203           | B1 v -> Y v | AO22X1M    | 0.115 | 0.478 |   3.623 |   20.179 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M   | 0.115 | 0.000 |   3.623 |   20.179 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.556 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.531 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.505 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.363 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.290 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.151 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.093 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.034 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -15.960 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -15.879 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.742 |  -15.814 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M   | 0.055 | 0.000 |   0.742 |  -15.814 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  3.538
= Slack Time                   16.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.599 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.623 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.650 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.791 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.865 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.004 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.062 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.120 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.189 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.269 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.336 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.810 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.092 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.275 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.397 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.476 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.577 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.716 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.452 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.768 | 
     | CONTROL_UNIT/U69                       | A1 v -> Y ^ | AOI22X1M   | 0.315 | 0.280 |   3.449 |   20.048 | 
     | CONTROL_UNIT/U67                       | B ^ -> Y v  | NAND2X2M   | 0.083 | 0.089 |   3.538 |   20.136 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   3.538 |   20.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.599 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.574 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.548 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.406 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.333 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.194 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.136 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.077 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.009 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.928 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.862 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.861 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[0] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[0] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.135
- Arrival Time                  3.535
= Slack Time                   16.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.601 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.626 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.652 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.794 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.867 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.006 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.064 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.122 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.191 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.272 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.338 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.812 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.094 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.278 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.399 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.478 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.579 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.718 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.454 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.770 | 
     | CONTROL_UNIT/U48                       | A1 v -> Y ^ | AOI22X1M   | 0.303 | 0.273 |   3.443 |   20.044 | 
     | CONTROL_UNIT/U46                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.092 |   3.535 |   20.135 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   3.535 |   20.135 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.601 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.576 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.550 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.408 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.335 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.196 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.138 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.079 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.011 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.930 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.864 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.863 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  3.535
= Slack Time                   16.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.601 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.626 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.652 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.794 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.867 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.006 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.064 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.123 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.191 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.272 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.338 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.812 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.094 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.278 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.399 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.478 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.579 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.718 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.454 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.770 | 
     | CONTROL_UNIT/U63                       | A1 v -> Y ^ | AOI22X1M   | 0.322 | 0.283 |   3.452 |   20.053 | 
     | CONTROL_UNIT/U61                       | B ^ -> Y v  | NAND2X2M   | 0.082 | 0.083 |   3.535 |   20.136 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5]         | D v         | SDFFRQX2M  | 0.082 | 0.000 |   3.535 |   20.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.601 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.576 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.550 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.408 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.335 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.196 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.138 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.080 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.011 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.930 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.864 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.863 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  3.535
= Slack Time                   16.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.601 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.626 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.652 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.794 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.867 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.006 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.064 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.123 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.191 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.272 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.339 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.812 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.095 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.278 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.399 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.479 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.579 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.718 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.454 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.771 | 
     | CONTROL_UNIT/U57                       | A1 v -> Y ^ | AOI22X1M   | 0.319 | 0.282 |   3.452 |   20.053 | 
     | CONTROL_UNIT/U55                       | B ^ -> Y v  | NAND2X2M   | 0.080 | 0.083 |   3.535 |   20.136 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3]         | D v         | SDFFRQX2M  | 0.080 | 0.000 |   3.535 |   20.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.601 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.576 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.550 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.409 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.335 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.197 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.138 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.080 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.012 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.931 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.864 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.864 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  3.529
= Slack Time                   16.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.607 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.631 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.657 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.799 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.873 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.011 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.070 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.128 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.196 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.277 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.344 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.818 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.100 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.283 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.405 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.484 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.585 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.724 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.459 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.776 | 
     | CONTROL_UNIT/U54                       | A1 v -> Y ^ | AOI22X1M   | 0.312 | 0.278 |   3.447 |   20.054 | 
     | CONTROL_UNIT/U52                       | B ^ -> Y v  | NAND2X2M   | 0.083 | 0.082 |   3.529 |   20.136 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   3.529 |   20.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.607 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.582 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.556 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.414 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.341 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.202 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.144 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.085 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.017 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.936 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.870 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.869 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.737
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.135
- Arrival Time                  3.522
= Slack Time                   16.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.614 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.638 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.664 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.806 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.879 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.018 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.077 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.135 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.203 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.284 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.351 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.825 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.107 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.290 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.412 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.491 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.592 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.730 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.466 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.783 | 
     | CONTROL_UNIT/U60                       | A1 v -> Y ^ | AOI22X1M   | 0.299 | 0.271 |   3.441 |   20.054 | 
     | CONTROL_UNIT/U58                       | B ^ -> Y v  | NAND2X2M   | 0.085 | 0.081 |   3.522 |   20.135 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4]         | D v         | SDFFRQX2M  | 0.085 | 0.000 |   3.522 |   20.135 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.613 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.589 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.563 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.421 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.348 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.209 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.151 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.092 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.024 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.943 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.877 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.737 |  -15.876 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.737
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.135
- Arrival Time                  3.519
= Slack Time                   16.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.616 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.641 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.667 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.809 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.882 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.021 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.079 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.138 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.206 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.287 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.354 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.827 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.109 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.293 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.414 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.494 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.594 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.733 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.469 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.785 | 
     | CONTROL_UNIT/U51                       | A1 v -> Y ^ | AOI22X1M   | 0.313 | 0.261 |   3.430 |   20.046 | 
     | CONTROL_UNIT/U49                       | B ^ -> Y v  | NAND2X2M   | 0.086 | 0.089 |   3.519 |   20.135 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1]         | D v         | SDFFRQX2M  | 0.086 | 0.000 |   3.519 |   20.135 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.616 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.591 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.565 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.424 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.350 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.211 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.153 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.095 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.026 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.945 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.879 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.737 |  -15.879 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.738
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.135
- Arrival Time                  3.511
= Slack Time                   16.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.625 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.650 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.676 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.818 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.891 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.030 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.088 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.146 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.215 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.296 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.362 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.836 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.118 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.302 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.423 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.502 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.603 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.742 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.478 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.794 | 
     | CONTROL_UNIT/U66                       | A1 v -> Y ^ | AOI22X1M   | 0.285 | 0.262 |   3.432 |   20.056 | 
     | CONTROL_UNIT/U64                       | B ^ -> Y v  | NAND2X2M   | 0.088 | 0.079 |   3.511 |   20.135 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6]         | D v         | SDFFRQX2M  | 0.088 | 0.000 |   3.511 |   20.135 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.625 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.600 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.574 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.432 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.359 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.220 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.162 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.103 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.035 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -15.954 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   0.737 |  -15.888 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   0.738 |  -15.887 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin CONTROL_UNIT/TX_D_VLD_reg/CK 
Endpoint:   CONTROL_UNIT/TX_D_VLD_reg/D               (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.739
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.132
- Arrival Time                  3.402
= Slack Time                   16.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.730 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.755 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   16.781 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   16.923 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   16.996 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.135 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.193 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.252 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |   17.320 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.671 |   17.401 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.738 |   17.468 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.115 | 0.474 |   1.211 |   17.941 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.282 |   1.493 |   18.224 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.218 | 0.183 |   1.677 |   18.407 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.115 | 0.122 |   1.798 |   18.528 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.075 | 0.079 |   1.878 |   18.608 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.156 | 0.101 |   1.978 |   18.708 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.163 | 0.139 |   2.117 |   18.847 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.163 | 0.736 |   2.853 |   19.583 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.347 | 0.317 |   3.169 |   19.899 | 
     | CONTROL_UNIT/U40                       | A v -> Y ^  | INVX2M     | 0.117 | 0.123 |   3.293 |   20.023 | 
     | CONTROL_UNIT/U38                       | C0 ^ -> Y v | OAI211X2M  | 0.110 | 0.109 |   3.402 |   20.132 | 
     | CONTROL_UNIT/TX_D_VLD_reg              | D v         | SDFFRQX2M  | 0.110 | 0.000 |   3.402 |   20.132 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.730 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.705 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.679 | 
     | U0_mux2X1/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.538 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.464 | 
     | REF_CLK_M__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.325 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.267 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.209 | 
     | REF_CLK_M__L5_I1          | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   0.590 |  -16.140 | 
     | REF_CLK_M__L6_I3          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   0.670 |  -16.060 | 
     | REF_CLK_M__L7_I14         | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   0.737 |  -15.993 | 
     | CONTROL_UNIT/TX_D_VLD_reg | CK ^        | SDFFRQX2M  | 0.052 | 0.002 |   0.739 |  -15.991 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][1] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  3.114
= Slack Time                   17.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.049 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.074 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.100 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.242 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.315 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.454 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.512 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.571 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.645 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.727 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.791 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.722 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   18.982 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.341 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.766 | 
     | REGISTER_FILE/U175                 | A1N v -> Y v | OAI2BB2X1M | 0.184 | 0.397 |   3.114 |   20.163 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | D v          | SDFFQX2M   | 0.184 | 0.000 |   3.114 |   20.163 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.049 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.024 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -16.998 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.857 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.784 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.645 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.586 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.528 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.453 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.372 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.309 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^        | SDFFQX2M   | 0.055 | 0.000 |   0.740 |  -16.309 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  3.107
= Slack Time                   17.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.057 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.081 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.108 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.249 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.323 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.462 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.520 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.578 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.653 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.734 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.799 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.730 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   18.990 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.348 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.774 | 
     | REGISTER_FILE/U181                 | A1N v -> Y v | OAI2BB2X1M | 0.185 | 0.389 |   3.106 |   20.163 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | D v          | SDFFQX2M   | 0.185 | 0.000 |   3.107 |   20.163 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.057 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.032 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.006 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.864 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.791 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.652 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.594 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.535 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.461 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.380 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.317 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | CK ^        | SDFFQX2M   | 0.054 | 0.001 |   0.740 |  -16.316 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][3] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.165
- Arrival Time                  3.108
= Slack Time                   17.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.057 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.082 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.108 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.250 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.323 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.462 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.520 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.579 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.653 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.735 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.799 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.730 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   18.990 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.349 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.774 | 
     | REGISTER_FILE/U177                 | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.391 |   3.108 |   20.165 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | D v          | SDFFQX2M   | 0.176 | 0.000 |   3.108 |   20.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.057 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.033 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.007 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.865 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.792 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.653 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.594 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.536 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.462 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.380 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.317 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   0.741 |  -16.317 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][5] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.742
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.166
- Arrival Time                  3.101
= Slack Time                   17.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.065 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.089 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.115 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.257 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.330 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.469 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.528 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.586 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.661 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.742 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.807 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.738 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   18.997 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.356 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.782 | 
     | REGISTER_FILE/U179                 | A1N v -> Y v | OAI2BB2X1M | 0.181 | 0.384 |   3.101 |   20.166 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | D v          | SDFFQX2M   | 0.181 | 0.000 |   3.101 |   20.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.065 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.040 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.014 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.872 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.799 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.660 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.602 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.543 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.469 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.387 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.325 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | CK ^        | SDFFQX2M   | 0.054 | 0.002 |   0.742 |  -16.323 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][6] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                  3.099
= Slack Time                   17.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.065 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.090 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.116 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.258 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.331 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.470 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.528 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.587 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.661 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.742 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.807 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.738 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   18.998 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.357 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.782 | 
     | REGISTER_FILE/U180                 | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.382 |   3.099 |   20.164 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | D v          | SDFFQX2M   | 0.177 | 0.000 |   3.099 |   20.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.065 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.040 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.014 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.873 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.799 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.661 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.602 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.544 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.469 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.388 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.325 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   0.740 |  -16.325 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][4] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.742
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.168
- Arrival Time                  3.101
= Slack Time                   17.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.067 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.092 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.118 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.260 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.333 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.472 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.530 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.589 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.663 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.744 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.809 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.740 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.000 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.358 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.784 | 
     | REGISTER_FILE/U178                 | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.384 |   3.101 |   20.168 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | D v          | SDFFQX2M   | 0.166 | 0.000 |   3.101 |   20.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.067 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.042 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.016 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.875 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.801 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.663 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.604 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.546 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.471 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.390 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.327 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | CK ^        | SDFFQX2M   | 0.054 | 0.002 |   0.742 |  -16.325 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][0] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.167
- Arrival Time                  3.098
= Slack Time                   17.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.070 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.094 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.120 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.262 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.335 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.474 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.533 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.591 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.666 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.747 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.812 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.743 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.002 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.361 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.787 | 
     | REGISTER_FILE/U174                 | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.381 |   3.098 |   20.167 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | D v          | SDFFQX2M   | 0.165 | 0.000 |   3.098 |   20.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.069 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.045 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.019 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.877 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.804 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.665 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.607 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.548 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.474 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.392 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.329 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | CK ^        | SDFFQX2M   | 0.055 | 0.000 |   0.740 |  -16.329 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][2] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.743
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.170
- Arrival Time                  3.098
= Slack Time                   17.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.072 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.097 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.123 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.265 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.338 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.477 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.535 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.594 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.668 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.749 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.814 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.745 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.005 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.363 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.601 | 0.426 |   2.717 |   19.789 | 
     | REGISTER_FILE/U176                 | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.381 |   3.098 |   20.170 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | D v          | SDFFQX2M   | 0.164 | 0.000 |   3.098 |   20.170 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.072 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.047 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.021 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.879 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.806 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.667 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.609 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.551 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.476 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.395 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.332 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | CK ^        | SDFFQX2M   | 0.055 | 0.003 |   0.743 |  -16.329 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  2.970
= Slack Time                   17.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.152 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.177 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.203 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.345 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.418 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.557 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.615 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.674 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.748 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.829 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.894 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.825 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.085 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.444 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.784 | 
     | REGISTER_FILE/U318                 | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.337 |   2.969 |   20.122 | 
     | REGISTER_FILE/\Reg_File_reg[13][7] | D v          | SDFFRQX2M  | 0.169 | 0.000 |   2.970 |   20.122 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.152 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.127 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.101 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.960 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.886 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.748 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.689 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.631 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.556 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.475 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.412 | 
     | REGISTER_FILE/\Reg_File_reg[13][7] | CK ^        | SDFFRQX2M  | 0.054 | 0.001 |   0.740 |  -16.412 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][1] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.125
- Arrival Time                  2.969
= Slack Time                   17.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.156 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.181 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.207 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.349 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.422 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.561 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.620 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.678 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.752 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.834 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.898 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.829 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.089 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.448 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.789 | 
     | REGISTER_FILE/U312                 | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.336 |   2.969 |   20.125 | 
     | REGISTER_FILE/\Reg_File_reg[13][1] | D v          | SDFFRQX2M  | 0.157 | 0.000 |   2.969 |   20.125 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.156 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.132 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.106 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.964 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.891 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.752 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.694 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.635 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.561 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.479 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.416 | 
     | REGISTER_FILE/\Reg_File_reg[13][1] | CK ^        | SDFFRQX2M  | 0.055 | 0.001 |   0.741 |  -16.415 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][6] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  2.965
= Slack Time                   17.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.158 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.183 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.209 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.351 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.424 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.563 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.621 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.680 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.754 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.835 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.900 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.831 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.091 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.450 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.790 | 
     | REGISTER_FILE/U317                 | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.332 |   2.965 |   20.123 | 
     | REGISTER_FILE/\Reg_File_reg[13][6] | D v          | SDFFRQX2M  | 0.165 | 0.000 |   2.965 |   20.123 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.158 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.133 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.107 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.966 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.892 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.754 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.695 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.637 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.562 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.481 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.418 | 
     | REGISTER_FILE/\Reg_File_reg[13][6] | CK ^        | SDFFRQX2M  | 0.054 | 0.001 |   0.741 |  -16.417 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][2] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  2.956
= Slack Time                   17.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.173 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.197 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.223 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.365 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.438 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.577 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.636 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.694 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.769 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.850 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.915 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.846 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.105 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.464 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.805 | 
     | REGISTER_FILE/U313                 | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.323 |   2.956 |   20.128 | 
     | REGISTER_FILE/\Reg_File_reg[13][2] | D v          | SDFFRQX2M  | 0.143 | 0.000 |   2.956 |   20.128 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.172 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.148 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.122 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.980 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.907 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.768 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.710 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.651 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.577 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.495 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.063 |   0.740 |  -16.432 | 
     | REGISTER_FILE/\Reg_File_reg[13][2] | CK ^        | SDFFRQX2M  | 0.055 | 0.001 |   0.741 |  -16.431 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[11][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[11][0] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.746
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  2.950
= Slack Time                   17.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.173 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.198 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.224 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.366 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.439 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.578 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.636 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.695 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.769 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.850 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.915 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.846 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.106 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.464 | 
     | REGISTER_FILE/U168                 | B ^ -> Y v   | NAND2X2M   | 0.354 | 0.312 |   2.604 |   19.777 | 
     | REGISTER_FILE/U327                 | A1N v -> Y v | OAI2BB2X1M | 0.190 | 0.346 |   2.950 |   20.123 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | D v          | SDFFRQX2M  | 0.190 | 0.000 |   2.950 |   20.123 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.173 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.148 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.122 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.980 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.907 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.768 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.710 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.652 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.577 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.089 | 0.084 |   0.679 |  -16.494 | 
     | REF_CLK_M__L7_I3                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.062 |   0.741 |  -16.432 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | CK ^        | SDFFRQX2M  | 0.056 | 0.004 |   0.746 |  -16.427 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][3] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.744
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.131
- Arrival Time                  2.957
= Slack Time                   17.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.175 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.199 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.225 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.367 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.440 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.579 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.638 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.696 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.771 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.852 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.917 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.848 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.107 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.466 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.807 | 
     | REGISTER_FILE/U314                 | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.324 |   2.957 |   20.131 | 
     | REGISTER_FILE/\Reg_File_reg[13][3] | D v          | SDFFRQX2M  | 0.142 | 0.000 |   2.957 |   20.131 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.174 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.150 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.124 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.982 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.909 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.770 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.712 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.653 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.579 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.089 | 0.084 |   0.679 |  -16.495 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.061 |   0.740 |  -16.434 | 
     | REGISTER_FILE/\Reg_File_reg[13][3] | CK ^        | SDFFRQX2M  | 0.054 | 0.004 |   0.744 |  -16.430 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[13][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][5] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.742
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.127
- Arrival Time                  2.951
= Slack Time                   17.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.176 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.201 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.227 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.369 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.442 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.581 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.639 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.698 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.772 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.853 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.918 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.849 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.109 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.491 | 0.359 |   2.291 |   19.467 | 
     | REGISTER_FILE/U150                 | B ^ -> Y v   | NAND2X2M   | 0.395 | 0.341 |   2.632 |   19.808 | 
     | REGISTER_FILE/U316                 | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.319 |   2.951 |   20.127 | 
     | REGISTER_FILE/\Reg_File_reg[13][5] | D v          | SDFFRQX2M  | 0.148 | 0.000 |   2.951 |   20.127 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.176 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.151 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.125 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.983 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.910 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.771 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.713 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.655 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.580 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.499 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.436 | 
     | REGISTER_FILE/\Reg_File_reg[13][5] | CK ^        | SDFFRQX2M  | 0.054 | 0.002 |   0.742 |  -16.434 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.740
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.119
- Arrival Time                  2.941
= Slack Time                   17.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.178 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.202 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.026 |   0.051 |   17.229 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.096 | 0.142 |   0.193 |   17.370 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.067 | 0.073 |   0.266 |   17.444 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.076 | 0.139 |   0.405 |   17.583 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.058 |   0.463 |   17.641 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.058 |   0.522 |   17.699 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.068 | 0.074 |   0.596 |   17.774 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.094 | 0.081 |   0.677 |   17.855 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.055 | 0.065 |   0.742 |   17.920 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.089 | 0.931 |   1.673 |   18.851 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.111 | 0.260 |   1.933 |   19.111 | 
     | REGISTER_FILE/U161                 | AN ^ -> Y ^  | NOR2BX2M   | 0.434 | 0.325 |   2.258 |   19.436 | 
     | REGISTER_FILE/U152                 | A ^ -> Y v   | NAND2X2M   | 0.385 | 0.338 |   2.597 |   19.774 | 
     | REGISTER_FILE/U249                 | A1N v -> Y v | OAI2BB2X1M | 0.182 | 0.345 |   2.941 |   20.119 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | D v          | SDFFRQX2M  | 0.182 | 0.000 |   2.941 |   20.119 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.178 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.153 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -17.127 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -16.985 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -16.912 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -16.773 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -16.715 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -16.656 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -16.582 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -16.501 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -16.438 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | CK ^        | SDFFRQX2M  | 0.054 | 0.001 |   0.740 |  -16.437 | 
     +----------------------------------------------------------------------------------------------------+ 

