
vcs \
-full64 \
+vcs+lic+wait \
-sverilog  \
-l vcs.log \
-override_timescale=1ps/1ps \
-ntb_opts uvm-1.1 \
-debug_access+all \
-kdb \
../../rtl/verilog/*.v \
+incdir+../../rtl/include \
+incdir+../../testcases \
../../testbench/uvm/intf_rst.sv \
../../testbench/uvm/tb_top_xge_mac.v \
 ../../testbench/uvm/tb_prog.sv \

simv -l simv.log +UVM_TESTNAME=testcase1

