

================================================================
== Vivado HLS Report for 'Block_codeRepl11320_s'
================================================================
* Date:           Tue Dec 29 12:29:50 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.576 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%xout_M_real_addr_31 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'xout_M_real_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_31 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 0"   --->   Operation 35 'getelementptr' 'xout_M_imag_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 36 'load' 'xout_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 37 'load' 'xout_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%xout_M_real_addr_30 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 1"   --->   Operation 38 'getelementptr' 'xout_M_real_addr_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_30 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 1"   --->   Operation 39 'getelementptr' 'xout_M_imag_addr_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 40 'getelementptr' 'data_OUT_M_real_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 41 'load' 'xout_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "store float %xout_M_real_load, float* %data_OUT_M_real_add, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 43 'getelementptr' 'data_OUT_M_imag_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 44 'load' 'xout_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load, float* %data_OUT_M_imag_add, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%xout_M_real_load_1 = load float* %xout_M_real_addr_30, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 46 'load' 'xout_M_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%xout_M_imag_load_1 = load float* %xout_M_imag_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 47 'load' 'xout_M_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%xout_M_real_addr_29 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 2"   --->   Operation 48 'getelementptr' 'xout_M_real_addr_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_29 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 2"   --->   Operation 49 'getelementptr' 'xout_M_imag_addr_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_1 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 50 'getelementptr' 'data_OUT_M_real_add_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%xout_M_real_load_1 = load float* %xout_M_real_addr_30, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 51 'load' 'xout_M_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_1, float* %data_OUT_M_real_add_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_1 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 53 'getelementptr' 'data_OUT_M_imag_add_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%xout_M_imag_load_1 = load float* %xout_M_imag_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 54 'load' 'xout_M_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_1, float* %data_OUT_M_imag_add_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%xout_M_real_load_2 = load float* %xout_M_real_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 56 'load' 'xout_M_real_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%xout_M_imag_load_2 = load float* %xout_M_imag_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 57 'load' 'xout_M_imag_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%xout_M_real_addr_28 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 3"   --->   Operation 58 'getelementptr' 'xout_M_real_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_28 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 3"   --->   Operation 59 'getelementptr' 'xout_M_imag_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_2 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 2" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 60 'getelementptr' 'data_OUT_M_real_add_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%xout_M_real_load_2 = load float* %xout_M_real_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 61 'load' 'xout_M_real_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_2, float* %data_OUT_M_real_add_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_2 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 2" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 63 'getelementptr' 'data_OUT_M_imag_add_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%xout_M_imag_load_2 = load float* %xout_M_imag_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 64 'load' 'xout_M_imag_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 65 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_2, float* %data_OUT_M_imag_add_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%xout_M_real_load_3 = load float* %xout_M_real_addr_28, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 66 'load' 'xout_M_real_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%xout_M_imag_load_3 = load float* %xout_M_imag_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 67 'load' 'xout_M_imag_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%xout_M_real_addr_27 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 4"   --->   Operation 68 'getelementptr' 'xout_M_real_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_27 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 4"   --->   Operation 69 'getelementptr' 'xout_M_imag_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_3 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 3" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 70 'getelementptr' 'data_OUT_M_real_add_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%xout_M_real_load_3 = load float* %xout_M_real_addr_28, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 71 'load' 'xout_M_real_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_3, float* %data_OUT_M_real_add_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_3 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 3" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 73 'getelementptr' 'data_OUT_M_imag_add_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%xout_M_imag_load_3 = load float* %xout_M_imag_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 74 'load' 'xout_M_imag_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 75 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_3, float* %data_OUT_M_imag_add_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%xout_M_real_load_4 = load float* %xout_M_real_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 76 'load' 'xout_M_real_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%xout_M_imag_load_4 = load float* %xout_M_imag_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 77 'load' 'xout_M_imag_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%xout_M_real_addr_26 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 5"   --->   Operation 78 'getelementptr' 'xout_M_real_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_26 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 5"   --->   Operation 79 'getelementptr' 'xout_M_imag_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_4 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 80 'getelementptr' 'data_OUT_M_real_add_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%xout_M_real_load_4 = load float* %xout_M_real_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 81 'load' 'xout_M_real_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 82 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_4, float* %data_OUT_M_real_add_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_4 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 83 'getelementptr' 'data_OUT_M_imag_add_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (3.25ns)   --->   "%xout_M_imag_load_4 = load float* %xout_M_imag_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 84 'load' 'xout_M_imag_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 85 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_4, float* %data_OUT_M_imag_add_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%xout_M_real_load_5 = load float* %xout_M_real_addr_26, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 86 'load' 'xout_M_real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%xout_M_imag_load_5 = load float* %xout_M_imag_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 87 'load' 'xout_M_imag_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%xout_M_real_addr_25 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 6"   --->   Operation 88 'getelementptr' 'xout_M_real_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_25 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 6"   --->   Operation 89 'getelementptr' 'xout_M_imag_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_5 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 90 'getelementptr' 'data_OUT_M_real_add_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%xout_M_real_load_5 = load float* %xout_M_real_addr_26, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 91 'load' 'xout_M_real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 92 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_5, float* %data_OUT_M_real_add_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_5 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 93 'getelementptr' 'data_OUT_M_imag_add_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%xout_M_imag_load_5 = load float* %xout_M_imag_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 94 'load' 'xout_M_imag_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 95 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_5, float* %data_OUT_M_imag_add_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%xout_M_real_load_6 = load float* %xout_M_real_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 96 'load' 'xout_M_real_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%xout_M_imag_load_6 = load float* %xout_M_imag_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 97 'load' 'xout_M_imag_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%xout_M_real_addr_24 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 7"   --->   Operation 98 'getelementptr' 'xout_M_real_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_24 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 7"   --->   Operation 99 'getelementptr' 'xout_M_imag_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_6 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 6" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 100 'getelementptr' 'data_OUT_M_real_add_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%xout_M_real_load_6 = load float* %xout_M_real_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 101 'load' 'xout_M_real_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 102 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_6, float* %data_OUT_M_real_add_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_6 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 6" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 103 'getelementptr' 'data_OUT_M_imag_add_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (3.25ns)   --->   "%xout_M_imag_load_6 = load float* %xout_M_imag_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 104 'load' 'xout_M_imag_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 105 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_6, float* %data_OUT_M_imag_add_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 106 [2/2] (3.25ns)   --->   "%xout_M_real_load_7 = load float* %xout_M_real_addr_24, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 106 'load' 'xout_M_real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%xout_M_imag_load_7 = load float* %xout_M_imag_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 107 'load' 'xout_M_imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%xout_M_real_addr_23 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 8"   --->   Operation 108 'getelementptr' 'xout_M_real_addr_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_23 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 8"   --->   Operation 109 'getelementptr' 'xout_M_imag_addr_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_7 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 7" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 110 'getelementptr' 'data_OUT_M_real_add_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%xout_M_real_load_7 = load float* %xout_M_real_addr_24, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 111 'load' 'xout_M_real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 112 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_7, float* %data_OUT_M_real_add_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_7 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 7" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 113 'getelementptr' 'data_OUT_M_imag_add_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/2] (3.25ns)   --->   "%xout_M_imag_load_7 = load float* %xout_M_imag_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 114 'load' 'xout_M_imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_7, float* %data_OUT_M_imag_add_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%xout_M_real_load_8 = load float* %xout_M_real_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 116 'load' 'xout_M_real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 117 [2/2] (3.25ns)   --->   "%xout_M_imag_load_8 = load float* %xout_M_imag_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 117 'load' 'xout_M_imag_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%xout_M_real_addr_22 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 9"   --->   Operation 118 'getelementptr' 'xout_M_real_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_22 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 9"   --->   Operation 119 'getelementptr' 'xout_M_imag_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_8 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 120 'getelementptr' 'data_OUT_M_real_add_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/2] (3.25ns)   --->   "%xout_M_real_load_8 = load float* %xout_M_real_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 121 'load' 'xout_M_real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 122 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_8, float* %data_OUT_M_real_add_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_8 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 123 'getelementptr' 'data_OUT_M_imag_add_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/2] (3.25ns)   --->   "%xout_M_imag_load_8 = load float* %xout_M_imag_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 124 'load' 'xout_M_imag_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 125 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_8, float* %data_OUT_M_imag_add_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%xout_M_real_load_9 = load float* %xout_M_real_addr_22, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 126 'load' 'xout_M_real_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%xout_M_imag_load_9 = load float* %xout_M_imag_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 127 'load' 'xout_M_imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%xout_M_real_addr_21 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 10"   --->   Operation 128 'getelementptr' 'xout_M_real_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_21 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 10"   --->   Operation 129 'getelementptr' 'xout_M_imag_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_9 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 9" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 130 'getelementptr' 'data_OUT_M_real_add_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%xout_M_real_load_9 = load float* %xout_M_real_addr_22, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 131 'load' 'xout_M_real_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 132 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_9, float* %data_OUT_M_real_add_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 132 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_9 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 9" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 133 'getelementptr' 'data_OUT_M_imag_add_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%xout_M_imag_load_9 = load float* %xout_M_imag_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 134 'load' 'xout_M_imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 135 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_9, float* %data_OUT_M_imag_add_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 136 [2/2] (3.25ns)   --->   "%xout_M_real_load_10 = load float* %xout_M_real_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 136 'load' 'xout_M_real_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 137 [2/2] (3.25ns)   --->   "%xout_M_imag_load_10 = load float* %xout_M_imag_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 137 'load' 'xout_M_imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%xout_M_real_addr_20 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 11"   --->   Operation 138 'getelementptr' 'xout_M_real_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_20 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 11"   --->   Operation 139 'getelementptr' 'xout_M_imag_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_10 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 10" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 140 'getelementptr' 'data_OUT_M_real_add_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/2] (3.25ns)   --->   "%xout_M_real_load_10 = load float* %xout_M_real_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 141 'load' 'xout_M_real_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 142 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_10, float* %data_OUT_M_real_add_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_10 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 10" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 143 'getelementptr' 'data_OUT_M_imag_add_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/2] (3.25ns)   --->   "%xout_M_imag_load_10 = load float* %xout_M_imag_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 144 'load' 'xout_M_imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 145 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_10, float* %data_OUT_M_imag_add_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 146 [2/2] (3.25ns)   --->   "%xout_M_real_load_11 = load float* %xout_M_real_addr_20, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 146 'load' 'xout_M_real_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 147 [2/2] (3.25ns)   --->   "%xout_M_imag_load_11 = load float* %xout_M_imag_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 147 'load' 'xout_M_imag_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%xout_M_real_addr_19 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 12"   --->   Operation 148 'getelementptr' 'xout_M_real_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_19 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 12"   --->   Operation 149 'getelementptr' 'xout_M_imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_11 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 11" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 150 'getelementptr' 'data_OUT_M_real_add_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/2] (3.25ns)   --->   "%xout_M_real_load_11 = load float* %xout_M_real_addr_20, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 151 'load' 'xout_M_real_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 152 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_11, float* %data_OUT_M_real_add_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_11 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 11" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 153 'getelementptr' 'data_OUT_M_imag_add_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/2] (3.25ns)   --->   "%xout_M_imag_load_11 = load float* %xout_M_imag_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 154 'load' 'xout_M_imag_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 155 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_11, float* %data_OUT_M_imag_add_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 156 [2/2] (3.25ns)   --->   "%xout_M_real_load_12 = load float* %xout_M_real_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 156 'load' 'xout_M_real_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 157 [2/2] (3.25ns)   --->   "%xout_M_imag_load_12 = load float* %xout_M_imag_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 157 'load' 'xout_M_imag_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%xout_M_real_addr_18 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 13"   --->   Operation 158 'getelementptr' 'xout_M_real_addr_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_18 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 13"   --->   Operation 159 'getelementptr' 'xout_M_imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_12 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 12" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 160 'getelementptr' 'data_OUT_M_real_add_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/2] (3.25ns)   --->   "%xout_M_real_load_12 = load float* %xout_M_real_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 161 'load' 'xout_M_real_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 162 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_12, float* %data_OUT_M_real_add_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_12 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 12" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 163 'getelementptr' 'data_OUT_M_imag_add_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/2] (3.25ns)   --->   "%xout_M_imag_load_12 = load float* %xout_M_imag_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 164 'load' 'xout_M_imag_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 165 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_12, float* %data_OUT_M_imag_add_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 166 [2/2] (3.25ns)   --->   "%xout_M_real_load_13 = load float* %xout_M_real_addr_18, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 166 'load' 'xout_M_real_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 167 [2/2] (3.25ns)   --->   "%xout_M_imag_load_13 = load float* %xout_M_imag_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 167 'load' 'xout_M_imag_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%xout_M_real_addr_17 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 14"   --->   Operation 168 'getelementptr' 'xout_M_real_addr_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_17 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 14"   --->   Operation 169 'getelementptr' 'xout_M_imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_13 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 13" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 170 'getelementptr' 'data_OUT_M_real_add_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/2] (3.25ns)   --->   "%xout_M_real_load_13 = load float* %xout_M_real_addr_18, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 171 'load' 'xout_M_real_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 172 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_13, float* %data_OUT_M_real_add_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_13 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 13" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 173 'getelementptr' 'data_OUT_M_imag_add_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/2] (3.25ns)   --->   "%xout_M_imag_load_13 = load float* %xout_M_imag_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 174 'load' 'xout_M_imag_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 175 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_13, float* %data_OUT_M_imag_add_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 176 [2/2] (3.25ns)   --->   "%xout_M_real_load_14 = load float* %xout_M_real_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 176 'load' 'xout_M_real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 177 [2/2] (3.25ns)   --->   "%xout_M_imag_load_14 = load float* %xout_M_imag_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 177 'load' 'xout_M_imag_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%xout_M_real_addr_16 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 15"   --->   Operation 178 'getelementptr' 'xout_M_real_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_16 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 15"   --->   Operation 179 'getelementptr' 'xout_M_imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_14 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 14" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 180 'getelementptr' 'data_OUT_M_real_add_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/2] (3.25ns)   --->   "%xout_M_real_load_14 = load float* %xout_M_real_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 181 'load' 'xout_M_real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 182 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_14, float* %data_OUT_M_real_add_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_14 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 14" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 183 'getelementptr' 'data_OUT_M_imag_add_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/2] (3.25ns)   --->   "%xout_M_imag_load_14 = load float* %xout_M_imag_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 184 'load' 'xout_M_imag_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 185 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_14, float* %data_OUT_M_imag_add_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 186 [2/2] (3.25ns)   --->   "%xout_M_real_load_15 = load float* %xout_M_real_addr_16, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 186 'load' 'xout_M_real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 187 [2/2] (3.25ns)   --->   "%xout_M_imag_load_15 = load float* %xout_M_imag_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 187 'load' 'xout_M_imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%xout_M_real_addr_15 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 16"   --->   Operation 188 'getelementptr' 'xout_M_real_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_15 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 16"   --->   Operation 189 'getelementptr' 'xout_M_imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_15 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 15" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 190 'getelementptr' 'data_OUT_M_real_add_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/2] (3.25ns)   --->   "%xout_M_real_load_15 = load float* %xout_M_real_addr_16, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 191 'load' 'xout_M_real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 192 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_15, float* %data_OUT_M_real_add_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_15 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 15" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 193 'getelementptr' 'data_OUT_M_imag_add_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/2] (3.25ns)   --->   "%xout_M_imag_load_15 = load float* %xout_M_imag_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 194 'load' 'xout_M_imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 195 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_15, float* %data_OUT_M_imag_add_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 196 [2/2] (3.25ns)   --->   "%xout_M_real_load_16 = load float* %xout_M_real_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 196 'load' 'xout_M_real_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 197 [2/2] (3.25ns)   --->   "%xout_M_imag_load_16 = load float* %xout_M_imag_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 197 'load' 'xout_M_imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%xout_M_real_addr_14 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 17"   --->   Operation 198 'getelementptr' 'xout_M_real_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_14 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 17"   --->   Operation 199 'getelementptr' 'xout_M_imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_16 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 200 'getelementptr' 'data_OUT_M_real_add_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/2] (3.25ns)   --->   "%xout_M_real_load_16 = load float* %xout_M_real_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 201 'load' 'xout_M_real_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 202 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_16, float* %data_OUT_M_real_add_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_16 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 203 'getelementptr' 'data_OUT_M_imag_add_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/2] (3.25ns)   --->   "%xout_M_imag_load_16 = load float* %xout_M_imag_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 204 'load' 'xout_M_imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 205 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_16, float* %data_OUT_M_imag_add_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 206 [2/2] (3.25ns)   --->   "%xout_M_real_load_17 = load float* %xout_M_real_addr_14, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 206 'load' 'xout_M_real_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 207 [2/2] (3.25ns)   --->   "%xout_M_imag_load_17 = load float* %xout_M_imag_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 207 'load' 'xout_M_imag_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%xout_M_real_addr_13 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 18"   --->   Operation 208 'getelementptr' 'xout_M_real_addr_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_13 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 18"   --->   Operation 209 'getelementptr' 'xout_M_imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_17 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 17" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 210 'getelementptr' 'data_OUT_M_real_add_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/2] (3.25ns)   --->   "%xout_M_real_load_17 = load float* %xout_M_real_addr_14, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 211 'load' 'xout_M_real_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 212 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_17, float* %data_OUT_M_real_add_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_17 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 17" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 213 'getelementptr' 'data_OUT_M_imag_add_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/2] (3.25ns)   --->   "%xout_M_imag_load_17 = load float* %xout_M_imag_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 214 'load' 'xout_M_imag_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 215 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_17, float* %data_OUT_M_imag_add_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 216 [2/2] (3.25ns)   --->   "%xout_M_real_load_18 = load float* %xout_M_real_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 216 'load' 'xout_M_real_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 217 [2/2] (3.25ns)   --->   "%xout_M_imag_load_18 = load float* %xout_M_imag_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 217 'load' 'xout_M_imag_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%xout_M_real_addr_12 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 19"   --->   Operation 218 'getelementptr' 'xout_M_real_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_12 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 19"   --->   Operation 219 'getelementptr' 'xout_M_imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_18 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 18" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 220 'getelementptr' 'data_OUT_M_real_add_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/2] (3.25ns)   --->   "%xout_M_real_load_18 = load float* %xout_M_real_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 221 'load' 'xout_M_real_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 222 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_18, float* %data_OUT_M_real_add_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_18 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 18" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 223 'getelementptr' 'data_OUT_M_imag_add_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/2] (3.25ns)   --->   "%xout_M_imag_load_18 = load float* %xout_M_imag_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 224 'load' 'xout_M_imag_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 225 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_18, float* %data_OUT_M_imag_add_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 225 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 226 [2/2] (3.25ns)   --->   "%xout_M_real_load_19 = load float* %xout_M_real_addr_12, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 226 'load' 'xout_M_real_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 227 [2/2] (3.25ns)   --->   "%xout_M_imag_load_19 = load float* %xout_M_imag_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 227 'load' 'xout_M_imag_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%xout_M_real_addr_11 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 20"   --->   Operation 228 'getelementptr' 'xout_M_real_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_11 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 20"   --->   Operation 229 'getelementptr' 'xout_M_imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_19 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 19" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 230 'getelementptr' 'data_OUT_M_real_add_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/2] (3.25ns)   --->   "%xout_M_real_load_19 = load float* %xout_M_real_addr_12, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 231 'load' 'xout_M_real_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 232 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_19, float* %data_OUT_M_real_add_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_19 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 19" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 233 'getelementptr' 'data_OUT_M_imag_add_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/2] (3.25ns)   --->   "%xout_M_imag_load_19 = load float* %xout_M_imag_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 234 'load' 'xout_M_imag_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 235 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_19, float* %data_OUT_M_imag_add_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 235 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 236 [2/2] (3.25ns)   --->   "%xout_M_real_load_20 = load float* %xout_M_real_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 236 'load' 'xout_M_real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 237 [2/2] (3.25ns)   --->   "%xout_M_imag_load_20 = load float* %xout_M_imag_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 237 'load' 'xout_M_imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%xout_M_real_addr_10 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 21"   --->   Operation 238 'getelementptr' 'xout_M_real_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_10 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 21"   --->   Operation 239 'getelementptr' 'xout_M_imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_20 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 20" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 240 'getelementptr' 'data_OUT_M_real_add_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/2] (3.25ns)   --->   "%xout_M_real_load_20 = load float* %xout_M_real_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 241 'load' 'xout_M_real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 242 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_20, float* %data_OUT_M_real_add_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_20 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 20" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 243 'getelementptr' 'data_OUT_M_imag_add_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/2] (3.25ns)   --->   "%xout_M_imag_load_20 = load float* %xout_M_imag_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 244 'load' 'xout_M_imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 245 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_20, float* %data_OUT_M_imag_add_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 245 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 246 [2/2] (3.25ns)   --->   "%xout_M_real_load_21 = load float* %xout_M_real_addr_10, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 246 'load' 'xout_M_real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 247 [2/2] (3.25ns)   --->   "%xout_M_imag_load_21 = load float* %xout_M_imag_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 247 'load' 'xout_M_imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%xout_M_real_addr_9 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 22"   --->   Operation 248 'getelementptr' 'xout_M_real_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_9 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 22"   --->   Operation 249 'getelementptr' 'xout_M_imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_21 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 21" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 250 'getelementptr' 'data_OUT_M_real_add_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/2] (3.25ns)   --->   "%xout_M_real_load_21 = load float* %xout_M_real_addr_10, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 251 'load' 'xout_M_real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 252 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_21, float* %data_OUT_M_real_add_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_21 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 21" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 253 'getelementptr' 'data_OUT_M_imag_add_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/2] (3.25ns)   --->   "%xout_M_imag_load_21 = load float* %xout_M_imag_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 254 'load' 'xout_M_imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 255 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_21, float* %data_OUT_M_imag_add_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 255 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 256 [2/2] (3.25ns)   --->   "%xout_M_real_load_22 = load float* %xout_M_real_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 256 'load' 'xout_M_real_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 257 [2/2] (3.25ns)   --->   "%xout_M_imag_load_22 = load float* %xout_M_imag_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 257 'load' 'xout_M_imag_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%xout_M_real_addr_8 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 23"   --->   Operation 258 'getelementptr' 'xout_M_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_8 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 23"   --->   Operation 259 'getelementptr' 'xout_M_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_22 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 22" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 260 'getelementptr' 'data_OUT_M_real_add_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/2] (3.25ns)   --->   "%xout_M_real_load_22 = load float* %xout_M_real_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 261 'load' 'xout_M_real_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 262 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_22, float* %data_OUT_M_real_add_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_22 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 22" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 263 'getelementptr' 'data_OUT_M_imag_add_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/2] (3.25ns)   --->   "%xout_M_imag_load_22 = load float* %xout_M_imag_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 264 'load' 'xout_M_imag_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 265 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_22, float* %data_OUT_M_imag_add_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 266 [2/2] (3.25ns)   --->   "%xout_M_real_load_23 = load float* %xout_M_real_addr_8, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 266 'load' 'xout_M_real_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 267 [2/2] (3.25ns)   --->   "%xout_M_imag_load_23 = load float* %xout_M_imag_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 267 'load' 'xout_M_imag_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%xout_M_real_addr_7 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 24"   --->   Operation 268 'getelementptr' 'xout_M_real_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_7 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 24"   --->   Operation 269 'getelementptr' 'xout_M_imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_23 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 23" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 270 'getelementptr' 'data_OUT_M_real_add_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/2] (3.25ns)   --->   "%xout_M_real_load_23 = load float* %xout_M_real_addr_8, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 271 'load' 'xout_M_real_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 272 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_23, float* %data_OUT_M_real_add_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 272 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_23 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 23" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 273 'getelementptr' 'data_OUT_M_imag_add_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/2] (3.25ns)   --->   "%xout_M_imag_load_23 = load float* %xout_M_imag_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 274 'load' 'xout_M_imag_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 275 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_23, float* %data_OUT_M_imag_add_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 275 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 276 [2/2] (3.25ns)   --->   "%xout_M_real_load_24 = load float* %xout_M_real_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 276 'load' 'xout_M_real_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 277 [2/2] (3.25ns)   --->   "%xout_M_imag_load_24 = load float* %xout_M_imag_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 277 'load' 'xout_M_imag_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%xout_M_real_addr_6 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 25"   --->   Operation 278 'getelementptr' 'xout_M_real_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_6 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 25"   --->   Operation 279 'getelementptr' 'xout_M_imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_24 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 24" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 280 'getelementptr' 'data_OUT_M_real_add_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/2] (3.25ns)   --->   "%xout_M_real_load_24 = load float* %xout_M_real_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 281 'load' 'xout_M_real_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 282 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_24, float* %data_OUT_M_real_add_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 282 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_24 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 24" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 283 'getelementptr' 'data_OUT_M_imag_add_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/2] (3.25ns)   --->   "%xout_M_imag_load_24 = load float* %xout_M_imag_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 284 'load' 'xout_M_imag_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 285 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_24, float* %data_OUT_M_imag_add_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 285 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 286 [2/2] (3.25ns)   --->   "%xout_M_real_load_25 = load float* %xout_M_real_addr_6, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 286 'load' 'xout_M_real_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 287 [2/2] (3.25ns)   --->   "%xout_M_imag_load_25 = load float* %xout_M_imag_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 287 'load' 'xout_M_imag_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 5.57>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%xout_M_real_addr_5 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 26"   --->   Operation 288 'getelementptr' 'xout_M_real_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_5 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 26"   --->   Operation 289 'getelementptr' 'xout_M_imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_25 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 25" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 290 'getelementptr' 'data_OUT_M_real_add_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/2] (3.25ns)   --->   "%xout_M_real_load_25 = load float* %xout_M_real_addr_6, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 291 'load' 'xout_M_real_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 292 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_25, float* %data_OUT_M_real_add_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 292 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_25 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 25" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 293 'getelementptr' 'data_OUT_M_imag_add_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/2] (3.25ns)   --->   "%xout_M_imag_load_25 = load float* %xout_M_imag_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 294 'load' 'xout_M_imag_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 295 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_25, float* %data_OUT_M_imag_add_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 295 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 296 [2/2] (3.25ns)   --->   "%xout_M_real_load_26 = load float* %xout_M_real_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 296 'load' 'xout_M_real_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 297 [2/2] (3.25ns)   --->   "%xout_M_imag_load_26 = load float* %xout_M_imag_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 297 'load' 'xout_M_imag_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 5.57>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%xout_M_real_addr_4 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 27"   --->   Operation 298 'getelementptr' 'xout_M_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_4 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 27"   --->   Operation 299 'getelementptr' 'xout_M_imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_26 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 26" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 300 'getelementptr' 'data_OUT_M_real_add_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 301 [1/2] (3.25ns)   --->   "%xout_M_real_load_26 = load float* %xout_M_real_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 301 'load' 'xout_M_real_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 302 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_26, float* %data_OUT_M_real_add_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 302 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_26 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 26" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 303 'getelementptr' 'data_OUT_M_imag_add_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/2] (3.25ns)   --->   "%xout_M_imag_load_26 = load float* %xout_M_imag_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 304 'load' 'xout_M_imag_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 305 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_26, float* %data_OUT_M_imag_add_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 305 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 306 [2/2] (3.25ns)   --->   "%xout_M_real_load_27 = load float* %xout_M_real_addr_4, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 306 'load' 'xout_M_real_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 307 [2/2] (3.25ns)   --->   "%xout_M_imag_load_27 = load float* %xout_M_imag_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 307 'load' 'xout_M_imag_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 5.57>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%xout_M_real_addr_3 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 28"   --->   Operation 308 'getelementptr' 'xout_M_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_3 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 28"   --->   Operation 309 'getelementptr' 'xout_M_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_27 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 27" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 310 'getelementptr' 'data_OUT_M_real_add_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/2] (3.25ns)   --->   "%xout_M_real_load_27 = load float* %xout_M_real_addr_4, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 311 'load' 'xout_M_real_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 312 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_27, float* %data_OUT_M_real_add_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 312 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_27 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 27" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 313 'getelementptr' 'data_OUT_M_imag_add_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/2] (3.25ns)   --->   "%xout_M_imag_load_27 = load float* %xout_M_imag_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 314 'load' 'xout_M_imag_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 315 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_27, float* %data_OUT_M_imag_add_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 315 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 316 [2/2] (3.25ns)   --->   "%xout_M_real_load_28 = load float* %xout_M_real_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 316 'load' 'xout_M_real_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 317 [2/2] (3.25ns)   --->   "%xout_M_imag_load_28 = load float* %xout_M_imag_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 317 'load' 'xout_M_imag_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%xout_M_real_addr_2 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 29"   --->   Operation 318 'getelementptr' 'xout_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_2 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 29"   --->   Operation 319 'getelementptr' 'xout_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_28 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 28" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 320 'getelementptr' 'data_OUT_M_real_add_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [1/2] (3.25ns)   --->   "%xout_M_real_load_28 = load float* %xout_M_real_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 321 'load' 'xout_M_real_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 322 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_28, float* %data_OUT_M_real_add_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_28 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 28" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 323 'getelementptr' 'data_OUT_M_imag_add_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/2] (3.25ns)   --->   "%xout_M_imag_load_28 = load float* %xout_M_imag_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 324 'load' 'xout_M_imag_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 325 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_28, float* %data_OUT_M_imag_add_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 325 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 326 [2/2] (3.25ns)   --->   "%xout_M_real_load_29 = load float* %xout_M_real_addr_2, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 326 'load' 'xout_M_real_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 327 [2/2] (3.25ns)   --->   "%xout_M_imag_load_29 = load float* %xout_M_imag_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 327 'load' 'xout_M_imag_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 5.57>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%xout_M_real_addr_1 = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 30"   --->   Operation 328 'getelementptr' 'xout_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%xout_M_imag_addr_1 = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 30"   --->   Operation 329 'getelementptr' 'xout_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_29 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 29" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 330 'getelementptr' 'data_OUT_M_real_add_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/2] (3.25ns)   --->   "%xout_M_real_load_29 = load float* %xout_M_real_addr_2, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 331 'load' 'xout_M_real_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 332 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_29, float* %data_OUT_M_real_add_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 332 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_29 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 29" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 333 'getelementptr' 'data_OUT_M_imag_add_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 334 [1/2] (3.25ns)   --->   "%xout_M_imag_load_29 = load float* %xout_M_imag_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 334 'load' 'xout_M_imag_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 335 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_29, float* %data_OUT_M_imag_add_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 335 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 336 [2/2] (3.25ns)   --->   "%xout_M_real_load_30 = load float* %xout_M_real_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 336 'load' 'xout_M_real_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 337 [2/2] (3.25ns)   --->   "%xout_M_imag_load_30 = load float* %xout_M_imag_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 337 'load' 'xout_M_imag_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 5.57>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%xout_M_real_addr = getelementptr inbounds [32 x float]* %xout_M_real, i64 0, i64 31"   --->   Operation 338 'getelementptr' 'xout_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%xout_M_imag_addr = getelementptr inbounds [32 x float]* %xout_M_imag, i64 0, i64 31"   --->   Operation 339 'getelementptr' 'xout_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_30 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 30" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 340 'getelementptr' 'data_OUT_M_real_add_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/2] (3.25ns)   --->   "%xout_M_real_load_30 = load float* %xout_M_real_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 341 'load' 'xout_M_real_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 342 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_30, float* %data_OUT_M_real_add_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 342 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_30 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 30" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 343 'getelementptr' 'data_OUT_M_imag_add_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 344 [1/2] (3.25ns)   --->   "%xout_M_imag_load_30 = load float* %xout_M_imag_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 344 'load' 'xout_M_imag_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 345 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_30, float* %data_OUT_M_imag_add_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 345 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 346 [2/2] (3.25ns)   --->   "%xout_M_real_load_31 = load float* %xout_M_real_addr, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 346 'load' 'xout_M_real_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 347 [2/2] (3.25ns)   --->   "%xout_M_imag_load_31 = load float* %xout_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 347 'load' 'xout_M_imag_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 5.57>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 348 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)"   --->   Operation 349 'specmemcore' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_31 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 31" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 350 'getelementptr' 'data_OUT_M_real_add_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 351 [1/2] (3.25ns)   --->   "%xout_M_real_load_31 = load float* %xout_M_real_addr, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 351 'load' 'xout_M_real_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 352 [1/1] (2.32ns)   --->   "store float %xout_M_real_load_31, float* %data_OUT_M_real_add_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 352 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_31 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 31" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 353 'getelementptr' 'data_OUT_M_imag_add_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 354 [1/2] (3.25ns)   --->   "%xout_M_imag_load_31 = load float* %xout_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 354 'load' 'xout_M_imag_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 355 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load_31, float* %data_OUT_M_imag_add_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 355 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "ret void" [teach-fpga/01-fft/vhls/fixed/fft.cpp:102]   --->   Operation 356 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xout_M_real_addr_31') [38]  (0 ns)
	'load' operation ('xout_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [72]  (3.25 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [72]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [73]  (2.32 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_1', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [78]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_1', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [79]  (2.32 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [84]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [85]  (2.32 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_3', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [90]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_3', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [91]  (2.32 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_4', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [96]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_4', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [97]  (2.32 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_5', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [102]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_5', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [103]  (2.32 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_6', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [108]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_6', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [109]  (2.32 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_7', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [114]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_7', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [115]  (2.32 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_8', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [120]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_8', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [121]  (2.32 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_9', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [126]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_9', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [127]  (2.32 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_10', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [132]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_10', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [133]  (2.32 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_11', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [138]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_11', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [139]  (2.32 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_12', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [144]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_12', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [145]  (2.32 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_13', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [150]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_13', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [151]  (2.32 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_14', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [156]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_14', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [157]  (2.32 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_15', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [162]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_15', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [163]  (2.32 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_16', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [168]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_16', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [169]  (2.32 ns)

 <State 19>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_17', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [174]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_17', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [175]  (2.32 ns)

 <State 20>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_18', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [180]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_18', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [181]  (2.32 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_19', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [186]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_19', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [187]  (2.32 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_20', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [192]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_20', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [193]  (2.32 ns)

 <State 23>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_21', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [198]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_21', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [199]  (2.32 ns)

 <State 24>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_22', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [204]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_22', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [205]  (2.32 ns)

 <State 25>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_23', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [210]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_23', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [211]  (2.32 ns)

 <State 26>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_24', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [216]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_24', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [217]  (2.32 ns)

 <State 27>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_25', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [222]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_25', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [223]  (2.32 ns)

 <State 28>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_26', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [228]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_26', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [229]  (2.32 ns)

 <State 29>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_27', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [234]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_27', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [235]  (2.32 ns)

 <State 30>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_28', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [240]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_28', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [241]  (2.32 ns)

 <State 31>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_29', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [246]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_29', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [247]  (2.32 ns)

 <State 32>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_30', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [252]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_30', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [253]  (2.32 ns)

 <State 33>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load_31', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) on array 'xout_M_real' [258]  (3.25 ns)
	'store' operation ('store_ln102', teach-fpga/01-fft/vhls/fixed/fft.cpp:102) of variable 'xout_M_real_load_31', teach-fpga/01-fft/vhls/fixed/fft.cpp:102 on array 'data_OUT_M_real' [259]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
