/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-42.10" *)
module scope_task(k, x, y);
  (* src = "dut.sv:1.31-1.32" *)
  input [3:0] k;
  wire [3:0] k;
  (* src = "dut.sv:1.52-1.53" *)
  output [15:0] x;
  wire [15:0] x;
  (* src = "dut.sv:1.55-1.56" *)
  output [15:0] y;
  wire [15:0] y;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:4.21-4.22" *)
  wire [3:0] \task_01$func$dut.sv:36$2.a ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:5.23-5.29" *)
  wire [15:0] \task_01$func$dut.sv:36$2.result ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:6.9-6.19" *)
  wire [15:0] \task_01$func$dut.sv:36$2.temp ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:15.21-15.22" *)
  wire [3:0] \task_02$func$dut.sv:39$10.a ;
  (* src = "dut.sv:18.24-18.25" *)
  wire [15:0] \task_02$func$dut.sv:39$10.foo.x ;
  (* src = "dut.sv:18.27-18.28" *)
  wire [15:0] \task_02$func$dut.sv:39$10.foo.z ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:16.23-16.29" *)
  wire [15:0] \task_02$func$dut.sv:39$10.result ;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:29.16-29.21" *)
  wire [15:0] temp1;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:29.23-29.28" *)
  wire [15:0] temp2;
  assign _000_ = ~(k[1] ^ k[0]);
  assign _001_ = _000_ ^ k[2];
  assign _002_ = ~(k[1] & k[0]);
  assign x[2] = ~(_002_ ^ _001_);
  assign y[0] = ~k[0];
  assign y[1] = ~k[1];
  assign _003_ = ~x[2];
  assign _004_ = ~(k[2] ^ k[1]);
  assign _005_ = k[2] & ~(_000_);
  assign _006_ = _002_ & ~(_005_);
  assign _007_ = ~(_006_ ^ _004_);
  assign _008_ = _007_ ^ k[3];
  assign _009_ = _002_ | _001_;
  assign _010_ = ~_009_;
  assign _011_ = _010_ ^ _008_;
  assign x[3] = _011_ ^ _003_;
  assign _012_ = ~(k[2] ^ k[0]);
  assign _013_ = ~(k[2] & k[1]);
  assign _014_ = ~(_013_ ^ _012_);
  assign _015_ = _014_ ^ k[3];
  assign _016_ = _006_ | _004_;
  assign _017_ = k[3] & ~(_007_);
  assign _018_ = _016_ & ~(_017_);
  assign _019_ = ~(_018_ ^ _015_);
  assign _020_ = _010_ & ~(_008_);
  assign _021_ = _020_ ^ _019_;
  assign _022_ = _011_ & ~(_003_);
  assign _023_ = ~_022_;
  assign x[4] = _023_ ^ _021_;
  assign _024_ = k[2] & k[0];
  assign _025_ = _024_ ^ y[1];
  assign _026_ = _025_ ^ k[3];
  assign _027_ = _013_ | _012_;
  assign _028_ = k[3] & ~(_014_);
  assign _029_ = _027_ & ~(_028_);
  assign _030_ = ~(_029_ ^ _026_);
  assign _031_ = _018_ | _015_;
  assign _032_ = _020_ & ~(_019_);
  assign _033_ = _031_ & ~(_032_);
  assign _034_ = _033_ ^ _030_;
  assign _035_ = _021_ & ~(_023_);
  assign x[5] = _035_ ^ _034_;
  assign _036_ = ~(_024_ & k[1]);
  assign _037_ = k[3] & ~(_025_);
  assign _038_ = _036_ & ~(_037_);
  assign _039_ = _038_ ^ k[2];
  assign _040_ = ~_039_;
  assign _041_ = _029_ | _026_;
  assign _042_ = ~(_031_ | _030_);
  assign _043_ = _042_ | ~(_041_);
  assign _044_ = _030_ | _019_;
  assign _045_ = _044_ | ~(_020_);
  assign _046_ = _045_ & ~(_043_);
  assign _047_ = _046_ ^ _040_;
  assign _048_ = _021_ & ~(_034_);
  assign _049_ = _034_ | ~(_021_);
  assign _050_ = _023_ & ~(_049_);
  assign _051_ = _048_ & ~(_050_);
  assign x[6] = _051_ ^ _047_;
  assign _052_ = _038_ | ~(k[2]);
  assign _053_ = _040_ & ~(_046_);
  assign _054_ = _052_ & ~(_053_);
  assign _055_ = _054_ ^ k[3];
  assign _056_ = _051_ | _047_;
  assign x[7] = _056_ ^ _055_;
  assign _057_ = k[3] & ~(_052_);
  assign _058_ = _039_ | ~(k[3]);
  assign _059_ = _043_ & ~(_058_);
  assign _060_ = _059_ | _057_;
  assign _061_ = _058_ | _044_;
  assign _062_ = _020_ & ~(_061_);
  assign _063_ = _062_ | _060_;
  assign _064_ = _055_ | _047_;
  assign _065_ = _064_ | _051_;
  assign x[8] = ~(_065_ ^ _063_);
  assign x[1] = ~_000_;
  assign y[3] = k[3] ^ k[2];
  assign x[9] = _063_ & ~(_065_);
  assign y[4] = ~(k[3] | k[2]);
  assign \task_01$func$dut.sv:36$2.a  = 4'hx;
  assign \task_01$func$dut.sv:36$2.result  = 16'hxxxx;
  assign \task_01$func$dut.sv:36$2.temp  = 16'hxxxx;
  assign \task_02$func$dut.sv:39$10.a  = 4'hx;
  assign \task_02$func$dut.sv:39$10.foo.x  = 16'h0000;
  assign \task_02$func$dut.sv:39$10.foo.z  = { 11'h7fd, y[4:3], k[2], y[1:0] };
  assign \task_02$func$dut.sv:39$10.result  = 16'hxxxx;
  assign temp1 = { 6'h00, x[9:1], k[0] };
  assign temp2 = { 11'h7fd, y[4:3], k[2], y[1:0] };
  assign { x[15:10], x[0] } = { 6'h00, k[0] };
  assign { y[15:5], y[2] } = { 11'h7fd, k[2] };
endmodule
