<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>hestonEuro</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.646</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4075259</Best-caseLatency>
            <Average-caseLatency>4075259</Average-caseLatency>
            <Worst-caseLatency>4075259</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.753 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>40.753 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>40.753 ms</Worst-caseRealTimeLatency>
            <Interval-min>4075260</Interval-min>
            <Interval-max>4075260</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>hestonEuro.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>62</DSP>
            <FF>18049</FF>
            <LUT>18974</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hestonEuro</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hestonEuro</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>hestonEuro</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>hestonEuro</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_simulation_fu_206</InstName>
                    <ModuleName>simulation</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>206</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sampleSIM_fu_274</InstName>
                            <ModuleName>sampleSIM</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>274</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_generic_fmax_float_s_fu_2405</InstName>
                                    <ModuleName>generic_fmax_float_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2405</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411</InstName>
                                    <ModuleName>sampleSIM_Pipeline_loop_path_loop_share</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2411</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_sin_or_cos_float_s_fu_2130</InstName>
                                            <ModuleName>sin_or_cos_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2130</ID>
                                            <BindInstances>Ex_fu_504_p2 add_ln376_fu_330_p2 mul_80s_24ns_80_1_1_U4 Mx_bits_1_fu_433_p2 Ex_1_fu_543_p2 sub_ln506_fu_557_p2 mul_15ns_15ns_30_1_1_U8 mul_23s_22ns_45_1_1_U2 mul_15ns_15s_30_1_1_U9 mul_30s_29ns_58_1_1_U3 add_ln290_fu_1126_p2 add_ln300_fu_1150_p2 newexp_fu_1160_p2 ref_4oPi_table_100_U second_order_float_sin_cos_K0_U second_order_float_sin_cos_K1_U second_order_float_sin_cos_K2_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_generic_fmax_float_s_fu_2146</InstName>
                                            <ModuleName>generic_fmax_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2146</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln115_fu_2820_p2 tmp_133_fu_2854_p2 add_ln127_fu_2866_p2 tmp_135_fu_2880_p2 add_ln127_1_fu_2896_p2 tmp_136_fu_2910_p2 add_ln127_2_fu_2926_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 tmp_163_fu_2984_p2 add_ln127_3_fu_2996_p2 tmp_164_fu_3010_p2 add_ln127_4_fu_3026_p2 tmp_166_fu_3040_p2 add_ln127_5_fu_3056_p2 tmp_167_fu_3090_p2 add_ln127_6_fu_3102_p2 tmp_169_fu_3116_p2 add_ln127_7_fu_3132_p2 tmp_173_fu_3146_p2 add_ln127_8_fu_3162_p2 tmp_175_fu_3196_p2 add_ln127_9_fu_3208_p2 tmp_176_fu_3222_p2 add_ln127_10_fu_3238_p2 tmp_178_fu_3252_p2 add_ln127_11_fu_3268_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 add_ln117_fu_6222_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U225 fdiv_32ns_32ns_32_9_no_dsp_1_U227 flog_32ns_32ns_32_9_full_dsp_1_U230 fmul_32ns_32ns_32_3_max_dsp_1_U225 add_ln103_fu_2951_p2 fmul_32ns_32ns_32_3_max_dsp_1_U225 flog_32ns_32ns_32_9_full_dsp_1_U230 fsqrt_32ns_32ns_32_8_no_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U225 fsqrt_32ns_32ns_32_8_no_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U226 j_2_fu_3684_p2 fmul_32ns_32ns_32_3_max_dsp_1_U225 fexp_32ns_32ns_32_8_full_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fexp_32ns_32ns_32_8_full_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fexp_32ns_32ns_32_8_full_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fexp_32ns_32ns_32_8_full_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fmul_32ns_32ns_32_3_max_dsp_1_U225 fexp_32ns_32ns_32_8_full_dsp_1_U231 fmul_32ns_32ns_32_3_max_dsp_1_U225 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U224 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U224 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U224 faddfsub_32ns_32ns_32_4_full_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U224 fmul_32ns_32ns_32_3_max_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U226</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mt_rng_mt_e_U mt_rng_mt_e_1_U mt_rng_mt_e_2_U mt_rng_mt_e_3_U mt_rng_mt_o_U mt_rng_mt_o_1_U mt_rng_mt_o_2_U mt_rng_mt_o_3_U add_ln64_fu_357_p2 mul_32s_32ns_32_1_1_U261 add_ln70_fu_430_p2 add_ln72_fu_606_p2 mul_32s_32ns_32_1_1_U261 add_ln72_1_fu_615_p2 mul_32s_32ns_32_1_1_U262 add_ln70_1_fu_478_p2 mul_32s_32ns_32_1_1_U262 add_ln72_2_fu_621_p2 mul_32s_32ns_32_1_1_U263 add_ln70_2_fu_526_p2 mul_32s_32ns_32_1_1_U263 add_ln72_3_fu_627_p2 mul_32s_32ns_32_1_1_U264 add_ln70_3_fu_574_p2 mul_32s_32ns_32_1_1_U264 add_ln72_4_fu_633_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>generic_fmax_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288~/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:21</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sin_or_cos_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.767</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288~/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>854</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2400</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_504_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_330_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_1_1_U4" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468" STORAGESUBTYPE="" URAM="0" VARIABLE="h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_1_fu_433_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_1_fu_543_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_557_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U8" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23s_22ns_45_1_1_U2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15s_30_1_1_U9" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_29ns_58_1_1_U3" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_1126_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_1150_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="newexp_fu_1160_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K0_U" SOURCE="" STORAGESIZE="30 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K1_U" SOURCE="" STORAGESIZE="23 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K2_U" SOURCE="" STORAGESIZE="15 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sampleSIM_Pipeline_loop_path_loop_share</Name>
            <Loops>
                <loop_path_loop_share/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7706</Best-caseLatency>
                    <Average-caseLatency>7706</Average-caseLatency>
                    <Worst-caseLatency>7706</Worst-caseLatency>
                    <Best-caseRealTimeLatency>77.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>77.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>77.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7706</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_path_loop_share>
                        <Name>loop_path_loop_share</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>7704</Latency>
                        <AbsoluteTimeLatency>77.040 us</AbsoluteTimeLatency>
                        <PipelineII>30</PipelineII>
                        <PipelineDepth>55</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_sin_or_cos_float_s_fu_2130</Instance>
                            <Instance>grp_generic_fmax_float_s_fu_2146</Instance>
                        </InstanceList>
                    </loop_path_loop_share>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>hestonEuro.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_path_loop_share>
                            <Name>loop_path_loop_share</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>hestonEuro.cpp:115</SourceLocation>
                        </loop_path_loop_share>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6538</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10024</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_2820_p2" SOURCE="hestonEuro.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_133_fu_2854_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_2866_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_135_fu_2880_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_2896_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_136_fu_2910_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_2_fu_2926_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="sub4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_163_fu_2984_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_3_fu_2996_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_164_fu_3010_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_4_fu_3026_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_166_fu_3040_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_3056_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_167_fu_3090_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_6_fu_3102_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_169_fu_3116_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_7_fu_3132_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_173_fu_3146_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_8_fu_3162_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_175_fu_3196_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_9_fu_3208_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_176_fu_3222_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_10_fu_3238_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="tmp_178_fu_3252_p2" SOURCE="common/RNG.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_11_fu_3268_p2" SOURCE="common/RNG.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="vols_0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="stockPrice_0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="sub94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="vols_0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="sub111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="stockPrice_0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="sub94_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul100_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="vols_0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="sub111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add119_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add125_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="stockPrice_0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="common/RNG.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="sub94_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul100_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="vols_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="sub111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add119_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="loop_path_loop_share" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul124_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add125_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_path_loop_share" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="hestonEuro.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="stockPrice_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_path_loop_share" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_6222_p2" SOURCE="hestonEuro.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sampleSIM</Name>
            <Loops>
                <loop_init/>
                <loop_main>
                    <loop_sum/>
                </loop_main>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4074561</Best-caseLatency>
                    <Average-caseLatency>4074561</Average-caseLatency>
                    <Worst-caseLatency>4074561</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.746 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.746 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.746 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4074561</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_init>
                        <Name>loop_init</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </loop_init>
                    <loop_main>
                        <Name>loop_main</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>4074496</Latency>
                        <AbsoluteTimeLatency>40.745 ms</AbsoluteTimeLatency>
                        <IterationLatency>7958</IterationLatency>
                        <PipelineDepth>7958</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411</Instance>
                        </InstanceList>
                        <loop_sum>
                            <Name>loop_sum</Name>
                            <Slack>7.30</Slack>
                            <TripCount>4</TripCount>
                            <Latency>248</Latency>
                            <AbsoluteTimeLatency>2.480 us</AbsoluteTimeLatency>
                            <IterationLatency>62</IterationLatency>
                            <PipelineDepth>62</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </loop_sum>
                    </loop_main>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>hestonEuro.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_init>
                            <Name>loop_init</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>hestonEuro.cpp:108</SourceLocation>
                        </loop_init>
                        <loop_main>
                            <Name>loop_main</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>hestonEuro.cpp:113</SourceLocation>
                            <loop_sum>
                                <Name>loop_sum</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>hestonEuro.cpp:78</SourceLocation>
                            </loop_sum>
                        </loop_main>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>50</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>15804</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>15597</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="Dt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U227" SOURCE="hestonEuro.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op flog" DSP="13" ID="" IMPL="fulldsp" LATENCY="8" LOOP="" OPTYPE="flog" PRAGMA="" RTLNAME="flog_32ns_32ns_32_9_full_dsp_1_U230" SOURCE="hestonEuro.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="logPrice"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="volInit"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_2951_p2" SOURCE="hestonEuro.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="flog_32ns_32ns_32_9_full_dsp_1_U230" SOURCE="hestonEuro.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U229" SOURCE="hestonEuro.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U229" SOURCE="hestonEuro.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="hestonEuro.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_main" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_3684_p2" SOURCE="hestonEuro.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_sum" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="loop_sum" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U231" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="payoff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="loop_sum" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U231" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="payoff_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sub174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="loop_sum" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U231" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="payoff_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sub174_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="loop_sum" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U231" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="payoff_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sub174_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U231" SOURCE="hestonEuro.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="ratio1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="fCall"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="hestonEuro.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="fPut"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="fCall_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="hestonEuro.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="fPut_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="fCall_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="hestonEuro.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="fPut_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="hestonEuro.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="fCall_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="hestonEuro.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="fPut_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="div2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="hestonEuro.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="call"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="hestonEuro.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="hestonEuro.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="div4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="hestonEuro.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="div5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="hestonEuro.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="put"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>simulation</Name>
            <Loops>
                <loop_seed_init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4075188</Best-caseLatency>
                    <Average-caseLatency>4075188</Average-caseLatency>
                    <Worst-caseLatency>4075188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.752 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.752 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.752 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4075188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_seed_init>
                        <Name>loop_seed_init</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312</TripCount>
                        <Latency>624</Latency>
                        <AbsoluteTimeLatency>6.240 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </loop_seed_init>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>common/RNG.cpp:64~hestonEuro.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_seed_init>
                            <Name>loop_seed_init</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>common/RNG.cpp:64~hestonEuro.cpp:65</SourceLocation>
                        </loop_seed_init>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>62</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>16148</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>16974</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_e_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_e"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_e_1_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_e_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_e_2_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_e_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_e_3_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_e_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_o_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_o"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_o_1_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_o_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_o_2_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_o_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="mt_rng_mt_o_3_U" SOURCE="hestonEuro.cpp:54" STORAGESIZE="32 312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="mt_rng_mt_o_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_357_p2" SOURCE="common/RNG.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U261" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_430_p2" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_606_p2" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U261" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_615_p2" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U262" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_478_p2" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U262" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_621_p2" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U263" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_526_p2" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U263" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_3_fu_627_p2" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U264" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_574_p2" SOURCE="common/RNG.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="loop_seed_init" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U264" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_seed_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_4_fu_633_p2" SOURCE="common/RNG.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hestonEuro</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4075259</Best-caseLatency>
                    <Average-caseLatency>4075259</Average-caseLatency>
                    <Worst-caseLatency>4075259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.753 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.753 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.753 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4075260</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>hestonEuro.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>62</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>18049</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>18974</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_interface m_axi_latency="64"/>
        <config_rtl reset="all"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="pCall" index="0" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="pCall_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pCall_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pPut" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="pPut_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pPut_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="expect" index="2" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kappa" index="3" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="kappa" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="variance" index="4" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="variance" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="correlation" index="5" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="correlation" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="timeT" index="6" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="timeT" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="freeRate" index="7" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="freeRate" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="volatility" index="8" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="volatility" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="initPrice" index="9" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="initPrice" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="strikePrice" index="10" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="strikePrice" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="pCall_1" access="W" description="Data signal of pCall" range="32">
                    <fields>
                        <field offset="0" width="32" name="pCall" access="W" description="Bit 31 to 0 of pCall"/>
                    </fields>
                </register>
                <register offset="0x14" name="pCall_2" access="W" description="Data signal of pCall" range="32">
                    <fields>
                        <field offset="0" width="32" name="pCall" access="W" description="Bit 63 to 32 of pCall"/>
                    </fields>
                </register>
                <register offset="0x1c" name="pPut_1" access="W" description="Data signal of pPut" range="32">
                    <fields>
                        <field offset="0" width="32" name="pPut" access="W" description="Bit 31 to 0 of pPut"/>
                    </fields>
                </register>
                <register offset="0x20" name="pPut_2" access="W" description="Data signal of pPut" range="32">
                    <fields>
                        <field offset="0" width="32" name="pPut" access="W" description="Bit 63 to 32 of pPut"/>
                    </fields>
                </register>
                <register offset="0x28" name="expect_r" access="W" description="Data signal of expect_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="expect_r" access="W" description="Bit 31 to 0 of expect_r"/>
                    </fields>
                </register>
                <register offset="0x30" name="kappa" access="W" description="Data signal of kappa" range="32">
                    <fields>
                        <field offset="0" width="32" name="kappa" access="W" description="Bit 31 to 0 of kappa"/>
                    </fields>
                </register>
                <register offset="0x38" name="variance" access="W" description="Data signal of variance" range="32">
                    <fields>
                        <field offset="0" width="32" name="variance" access="W" description="Bit 31 to 0 of variance"/>
                    </fields>
                </register>
                <register offset="0x40" name="correlation" access="W" description="Data signal of correlation" range="32">
                    <fields>
                        <field offset="0" width="32" name="correlation" access="W" description="Bit 31 to 0 of correlation"/>
                    </fields>
                </register>
                <register offset="0x48" name="timeT" access="W" description="Data signal of timeT" range="32">
                    <fields>
                        <field offset="0" width="32" name="timeT" access="W" description="Bit 31 to 0 of timeT"/>
                    </fields>
                </register>
                <register offset="0x50" name="freeRate" access="W" description="Data signal of freeRate" range="32">
                    <fields>
                        <field offset="0" width="32" name="freeRate" access="W" description="Bit 31 to 0 of freeRate"/>
                    </fields>
                </register>
                <register offset="0x58" name="volatility" access="W" description="Data signal of volatility" range="32">
                    <fields>
                        <field offset="0" width="32" name="volatility" access="W" description="Bit 31 to 0 of volatility"/>
                    </fields>
                </register>
                <register offset="0x60" name="initPrice" access="W" description="Data signal of initPrice" range="32">
                    <fields>
                        <field offset="0" width="32" name="initPrice" access="W" description="Bit 31 to 0 of initPrice"/>
                    </fields>
                </register>
                <register offset="0x68" name="strikePrice" access="W" description="Data signal of strikePrice" range="32">
                    <fields>
                        <field offset="0" width="32" name="strikePrice" access="W" description="Bit 31 to 0 of strikePrice"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="pCall"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="pPut"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="expect"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="kappa"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="variance"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="correlation"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="timeT"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="freeRate"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="volatility"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="initPrice"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="strikePrice"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="pCall"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="pCall"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="pPut"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="pPut"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 64, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">pCall_1, 0x10, 32, W, Data signal of pCall, </column>
                    <column name="s_axi_control">pCall_2, 0x14, 32, W, Data signal of pCall, </column>
                    <column name="s_axi_control">pPut_1, 0x1c, 32, W, Data signal of pPut, </column>
                    <column name="s_axi_control">pPut_2, 0x20, 32, W, Data signal of pPut, </column>
                    <column name="s_axi_control">expect_r, 0x28, 32, W, Data signal of expect_r, </column>
                    <column name="s_axi_control">kappa, 0x30, 32, W, Data signal of kappa, </column>
                    <column name="s_axi_control">variance, 0x38, 32, W, Data signal of variance, </column>
                    <column name="s_axi_control">correlation, 0x40, 32, W, Data signal of correlation, </column>
                    <column name="s_axi_control">timeT, 0x48, 32, W, Data signal of timeT, </column>
                    <column name="s_axi_control">freeRate, 0x50, 32, W, Data signal of freeRate, </column>
                    <column name="s_axi_control">volatility, 0x58, 32, W, Data signal of volatility, </column>
                    <column name="s_axi_control">initPrice, 0x60, 32, W, Data signal of initPrice, </column>
                    <column name="s_axi_control">strikePrice, 0x68, 32, W, Data signal of strikePrice, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pCall">out, float*</column>
                    <column name="pPut">out, float*</column>
                    <column name="expect">in, float</column>
                    <column name="kappa">in, float</column>
                    <column name="variance">in, float</column>
                    <column name="correlation">in, float</column>
                    <column name="timeT">in, float</column>
                    <column name="freeRate">in, float</column>
                    <column name="volatility">in, float</column>
                    <column name="initPrice">in, float</column>
                    <column name="strikePrice">in, float</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="pCall">m_axi_gmem, interface, , </column>
                    <column name="pCall">s_axi_control, register, offset, name=pCall_1 offset=0x10 range=32</column>
                    <column name="pCall">s_axi_control, register, offset, name=pCall_2 offset=0x14 range=32</column>
                    <column name="pPut">m_axi_gmem, interface, , </column>
                    <column name="pPut">s_axi_control, register, offset, name=pPut_1 offset=0x1c range=32</column>
                    <column name="pPut">s_axi_control, register, offset, name=pPut_2 offset=0x20 range=32</column>
                    <column name="expect">s_axi_control, interface, , </column>
                    <column name="kappa">s_axi_control, register, , name=kappa offset=0x30 range=32</column>
                    <column name="variance">s_axi_control, register, , name=variance offset=0x38 range=32</column>
                    <column name="correlation">s_axi_control, register, , name=correlation offset=0x40 range=32</column>
                    <column name="timeT">s_axi_control, register, , name=timeT offset=0x48 range=32</column>
                    <column name="freeRate">s_axi_control, register, , name=freeRate offset=0x50 range=32</column>
                    <column name="volatility">s_axi_control, register, , name=volatility offset=0x58 range=32</column>
                    <column name="initPrice">s_axi_control, register, , name=initPrice offset=0x60 range=32</column>
                    <column name="strikePrice">s_axi_control, register, , name=strikePrice offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="common/RNG.cpp:52" status="valid" parentFunction="init_array" variable="tmp" isDirective="0" options="variable=tmp complete dim=1"/>
        <Pragma type="unroll" location="common/RNG.cpp:56" status="valid" parentFunction="init_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="common/RNG.cpp:68" status="valid" parentFunction="init_array" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="common/RNG.cpp:80" status="valid" parentFunction="extract_number" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="common/RNG.cpp:133" status="valid" parentFunction="box_muller" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="common/RNG.cpp:155" status="valid" parentFunction="box_muller" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="hestonEuro.cpp:15" status="valid" parentFunction="hestoneuro" variable="pCall" isDirective="0" options="m_axi port=pCall bundle=gmem"/>
        <Pragma type="interface" location="hestonEuro.cpp:16" status="valid" parentFunction="hestoneuro" variable="pCall" isDirective="0" options="s_axilite port=pCall bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:17" status="valid" parentFunction="hestoneuro" variable="pPut" isDirective="0" options="m_axi port=pPut bundle=gmem"/>
        <Pragma type="interface" location="hestonEuro.cpp:18" status="valid" parentFunction="hestoneuro" variable="pPut" isDirective="0" options="s_axilite port=pPut bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:19" status="valid" parentFunction="hestoneuro" variable="correlation" isDirective="0" options="s_axilite port=correlation bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:20" status="valid" parentFunction="hestoneuro" variable="variance" isDirective="0" options="s_axilite port=variance bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:21" status="valid" parentFunction="hestoneuro" variable="kappa" isDirective="0" options="s_axilite port=kappa bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:22" status="valid" parentFunction="hestoneuro" variable="expect" isDirective="0" options="s_axilite port=expect bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:23" status="valid" parentFunction="hestoneuro" variable="timeT" isDirective="0" options="s_axilite port=timeT bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:24" status="valid" parentFunction="hestoneuro" variable="freeRate" isDirective="0" options="s_axilite port=freeRate bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:25" status="valid" parentFunction="hestoneuro" variable="volatility" isDirective="0" options="s_axilite port=volatility bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:26" status="valid" parentFunction="hestoneuro" variable="initPrice" isDirective="0" options="s_axilite port=initPrice bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:27" status="valid" parentFunction="hestoneuro" variable="strikePrice" isDirective="0" options="s_axilite port=strikePrice bundle=control"/>
        <Pragma type="interface" location="hestonEuro.cpp:28" status="valid" parentFunction="hestoneuro" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:55" status="valid" parentFunction="simulation" variable="mt_rng" isDirective="0" options="variable=mt_rng complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:58" status="valid" parentFunction="simulation" variable="seeds" isDirective="0" options="variable=seeds complete dim=1"/>
        <Pragma type="unroll" location="hestonEuro.cpp:62" status="valid" parentFunction="simulation" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="hestonEuro.cpp:84" status="valid" parentFunction="samplesim" variable="sCall" isDirective="0" options="variable=sCall complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:85" status="valid" parentFunction="samplesim" variable="sPut" isDirective="0" options="variable=sPut complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:88" status="valid" parentFunction="samplesim" variable="stockPrice" isDirective="0" options="variable=stockPrice complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:91" status="valid" parentFunction="samplesim" variable="vols" isDirective="0" options="variable=vols complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:92" status="valid" parentFunction="samplesim" variable="pVols" isDirective="0" options="variable=pVols complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:95" status="valid" parentFunction="samplesim" variable="num2" isDirective="0" options="variable=num2 complete dim=1"/>
        <Pragma type="array_partition" location="hestonEuro.cpp:96" status="valid" parentFunction="samplesim" variable="num1" isDirective="0" options="variable=num1 complete dim=1"/>
        <Pragma type="unroll" location="hestonEuro.cpp:99" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hestonEuro.cpp:107" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="hestonEuro.cpp:119" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hestonEuro.cpp:122" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hestonEuro.cpp:139" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hestonEuro.cpp:157" status="valid" parentFunction="samplesim" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

