$date
	Wed Mar 19 15:26:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMreg $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 % data_in [7:0] $end
$var wire 1 $ reset $end
$var reg 8 & data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#2000
1"
#3000
1$
#4000
0"
b1 #
b1 %
#6000
b1 !
b1 &
1"
0$
#8000
0"
b10 #
b10 %
#9000
b0 !
b0 &
1$
#10000
1"
#12000
0"
0$
b11 #
b11 %
#14000
b11 !
b11 &
1"
#15000
b0 !
b0 &
1$
#16000
0"
b100 #
b100 %
#18000
b100 !
b100 &
1"
0$
#20000
0"
b101 #
b101 %
#21000
b0 !
b0 &
1$
#22000
1"
#24000
0"
0$
b110 #
b110 %
#26000
b110 !
b110 &
1"
#27000
b0 !
b0 &
1$
#28000
0"
b111 #
b111 %
#30000
b111 !
b111 &
1"
0$
#32000
0"
b1000 #
b1000 %
#33000
b0 !
b0 &
1$
#34000
1"
#36000
0"
0$
b1001 #
b1001 %
#38000
b1001 !
b1001 &
1"
#39000
b0 !
b0 &
1$
#40000
0"
b1010 #
b1010 %
#42000
b1010 !
b1010 &
1"
0$
#44000
0"
b1011 #
b1011 %
#45000
b0 !
b0 &
1$
#46000
1"
#48000
0"
0$
b1100 #
b1100 %
#50000
b1100 !
b1100 &
1"
