<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>PowerPC</a>/<a href='./'>MCTargetDesc</a>/<a href='PPCMCCodeEmitter.cpp.html'>PPCMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCMCCodeEmitter.cpp - Convert PPC code to machine code -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the PPCMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="PPCFixupKinds.h.html">"MCTargetDesc/PPCFixupKinds.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCMCCodeEmitter.h.html">"PPCMCCodeEmitter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/EndianStream.h.html">"llvm/Support/EndianStream.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MCNumEmitted = {&quot;mccodeemitter&quot;, &quot;MCNumEmitted&quot;, &quot;Number of MC instructions emitted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumEmitted" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</dfn>, <q>"Number of MC instructions emitted"</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createPPCMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createPPCMCCodeEmitter' data-ref="_ZN4llvm22createPPCMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createPPCMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col4 decl" id="74MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="74MCII">MCII</dfn>,</td></tr>
<tr><th id="37">37</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col5 decl" id="75MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="75MRI">MRI</dfn>,</td></tr>
<tr><th id="38">38</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="76Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="76Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="39">39</th><td>  <b>return</b> <b>new</b> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a><a class="ref" href="PPCMCCodeEmitter.h.html#_ZN4llvm16PPCMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextE" title='llvm::PPCMCCodeEmitter::PPCMCCodeEmitter' data-ref="_ZN4llvm16PPCMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextE">(</a><a class="local col4 ref" href="#74MCII" title='MCII' data-ref="74MCII">MCII</a>, <a class="local col6 ref" href="#76Ctx" title='Ctx' data-ref="76Ctx">Ctx</a>);</td></tr>
<tr><th id="40">40</th><td>}</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="43">43</th><td><dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getDirectBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="77MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78OpNo" title='OpNo' data-type='unsigned int' data-ref="78OpNo">OpNo</dfn>,</td></tr>
<tr><th id="44">44</th><td>                    <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="79Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="79Fixups">Fixups</dfn>,</td></tr>
<tr><th id="45">45</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="80STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="80STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="81MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="81MO">MO</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#78OpNo" title='OpNo' data-ref="78OpNo">OpNo</a>);</td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>, <a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>, <span class='refarg'><a class="local col9 ref" href="#79Fixups" title='Fixups' data-ref="79Fixups">Fixups</a></span>, <a class="local col0 ref" href="#80STI" title='STI' data-ref="80STI">STI</a>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="50">50</th><td>  <a class="local col9 ref" href="#79Fixups" title='Fixups' data-ref="79Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#81MO" title='MO' data-ref="81MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="51">51</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_br24" title='llvm::PPC::Fixups::fixup_ppc_br24' data-ref="llvm::PPC::Fixups::fixup_ppc_br24">fixup_ppc_br24</a>));</td></tr>
<tr><th id="52">52</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getCondBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getCondBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="82MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83OpNo" title='OpNo' data-type='unsigned int' data-ref="83OpNo">OpNo</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="84Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="84Fixups">Fixups</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="85STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="85STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="86MO">MO</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OpNo" title='OpNo' data-ref="83OpNo">OpNo</a>);</td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>, <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <span class='refarg'><a class="local col4 ref" href="#84Fixups" title='Fixups' data-ref="84Fixups">Fixups</a></span>, <a class="local col5 ref" href="#85STI" title='STI' data-ref="85STI">STI</a>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="62">62</th><td>  <a class="local col4 ref" href="#84Fixups" title='Fixups' data-ref="84Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="63">63</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_brcond14" title='llvm::PPC::Fixups::fixup_ppc_brcond14' data-ref="llvm::PPC::Fixups::fixup_ppc_brcond14">fixup_ppc_brcond14</a>));</td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="68">68</th><td><dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter22getAbsDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getAbsDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter22getAbsDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getAbsDirectBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="87MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88OpNo" title='OpNo' data-type='unsigned int' data-ref="88OpNo">OpNo</dfn>,</td></tr>
<tr><th id="69">69</th><td>                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="89Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="89Fixups">Fixups</dfn>,</td></tr>
<tr><th id="70">70</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="90STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="90STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="91MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="91MO">MO</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#88OpNo" title='OpNo' data-ref="88OpNo">OpNo</a>);</td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>, <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>, <span class='refarg'><a class="local col9 ref" href="#89Fixups" title='Fixups' data-ref="89Fixups">Fixups</a></span>, <a class="local col0 ref" href="#90STI" title='STI' data-ref="90STI">STI</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="local col9 ref" href="#89Fixups" title='Fixups' data-ref="89Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="76">76</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_br24abs" title='llvm::PPC::Fixups::fixup_ppc_br24abs' data-ref="llvm::PPC::Fixups::fixup_ppc_br24abs">fixup_ppc_br24abs</a>));</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="81">81</th><td><dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getAbsCondBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getAbsCondBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="92MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93OpNo" title='OpNo' data-type='unsigned int' data-ref="93OpNo">OpNo</dfn>,</td></tr>
<tr><th id="82">82</th><td>                     <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="94Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="94Fixups">Fixups</dfn>,</td></tr>
<tr><th id="83">83</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="95STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="95STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="96MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="96MO">MO</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpNo" title='OpNo' data-ref="93OpNo">OpNo</a>);</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (<a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>, <a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO">MO</a>, <span class='refarg'><a class="local col4 ref" href="#94Fixups" title='Fixups' data-ref="94Fixups">Fixups</a></span>, <a class="local col5 ref" href="#95STI" title='STI' data-ref="95STI">STI</a>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="88">88</th><td>  <a class="local col4 ref" href="#94Fixups" title='Fixups' data-ref="94Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="89">89</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_brcond14abs" title='llvm::PPC::Fixups::fixup_ppc_brcond14abs' data-ref="llvm::PPC::Fixups::fixup_ppc_brcond14abs">fixup_ppc_brcond14abs</a>));</td></tr>
<tr><th id="90">90</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter16getImm16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getImm16Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getImm16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getImm16Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="97MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98OpNo" title='OpNo' data-type='unsigned int' data-ref="98OpNo">OpNo</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="99Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="99Fixups">Fixups</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="100STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="100STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="101MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="101MO">MO</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#98OpNo" title='OpNo' data-ref="98OpNo">OpNo</a>);</td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MO" title='MO' data-ref="101MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#101MO" title='MO' data-ref="101MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>, <a class="local col1 ref" href="#101MO" title='MO' data-ref="101MO">MO</a>, <span class='refarg'><a class="local col9 ref" href="#99Fixups" title='Fixups' data-ref="99Fixups">Fixups</a></span>, <a class="local col0 ref" href="#100STI" title='STI' data-ref="100STI">STI</a>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i>// Add a fixup for the immediate field.</i></td></tr>
<tr><th id="100">100</th><td>  <a class="local col9 ref" href="#99Fixups" title='Fixups' data-ref="99Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col1 ref" href="#101MO" title='MO' data-ref="101MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="101">101</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_half16" title='llvm::PPC::Fixups::fixup_ppc_half16' data-ref="llvm::PPC::Fixups::fixup_ppc_half16">fixup_ppc_half16</a>));</td></tr>
<tr><th id="102">102</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter16getMemRIEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getMemRIEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="102MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103OpNo" title='OpNo' data-type='unsigned int' data-ref="103OpNo">OpNo</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="104Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="104Fixups">Fixups</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="105STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="105STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="108">108</th><td>  <i>// Encode (imm, reg) as a memri, which has the low 16-bits as the</i></td></tr>
<tr><th id="109">109</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103OpNo" title='OpNo' data-ref="103OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106RegBits" title='RegBits' data-type='unsigned int' data-ref="106RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>, <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103OpNo" title='OpNo' data-ref="103OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col4 ref" href="#104Fixups" title='Fixups' data-ref="104Fixups">Fixups</a></span>, <a class="local col5 ref" href="#105STI" title='STI' data-ref="105STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="107MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="107MO">MO</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103OpNo" title='OpNo' data-ref="103OpNo">OpNo</a>);</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>, <a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>, <span class='refarg'><a class="local col4 ref" href="#104Fixups" title='Fixups' data-ref="104Fixups">Fixups</a></span>, <a class="local col5 ref" href="#105STI" title='STI' data-ref="105STI">STI</a>) &amp; <var>0xFFFF</var>) | <a class="local col6 ref" href="#106RegBits" title='RegBits' data-ref="106RegBits">RegBits</a>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// Add a fixup for the displacement field.</i></td></tr>
<tr><th id="118">118</th><td>  <a class="local col4 ref" href="#104Fixups" title='Fixups' data-ref="104Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col7 ref" href="#107MO" title='MO' data-ref="107MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="119">119</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_half16" title='llvm::PPC::Fixups::fixup_ppc_half16' data-ref="llvm::PPC::Fixups::fixup_ppc_half16">fixup_ppc_half16</a>));</td></tr>
<tr><th id="120">120</th><td>  <b>return</b> <a class="local col6 ref" href="#106RegBits" title='RegBits' data-ref="106RegBits">RegBits</a>;</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIXEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIXEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="108MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="108MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109OpNo" title='OpNo' data-type='unsigned int' data-ref="109OpNo">OpNo</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="110Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="110Fixups">Fixups</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="111STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="111STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="126">126</th><td>  <i>// Encode (imm, reg) as a memrix, which has the low 14-bits as the</i></td></tr>
<tr><th id="127">127</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#109OpNo" title='OpNo' data-ref="109OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="129">129</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112RegBits" title='RegBits' data-type='unsigned int' data-ref="112RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>, <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#109OpNo" title='OpNo' data-ref="109OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col0 ref" href="#110Fixups" title='Fixups' data-ref="110Fixups">Fixups</a></span>, <a class="local col1 ref" href="#111STI" title='STI' data-ref="111STI">STI</a>) &lt;&lt; <var>14</var>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="113MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="113MO">MO</dfn> = <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#109OpNo" title='OpNo' data-ref="109OpNo">OpNo</a>);</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col3 ref" href="#113MO" title='MO' data-ref="113MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> ((<a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>, <a class="local col3 ref" href="#113MO" title='MO' data-ref="113MO">MO</a>, <span class='refarg'><a class="local col0 ref" href="#110Fixups" title='Fixups' data-ref="110Fixups">Fixups</a></span>, <a class="local col1 ref" href="#111STI" title='STI' data-ref="111STI">STI</a>) &gt;&gt; <var>2</var>) &amp; <var>0x3FFF</var>) | <a class="local col2 ref" href="#112RegBits" title='RegBits' data-ref="112RegBits">RegBits</a>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Add a fixup for the displacement field.</i></td></tr>
<tr><th id="136">136</th><td>  <a class="local col0 ref" href="#110Fixups" title='Fixups' data-ref="110Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col3 ref" href="#113MO" title='MO' data-ref="113MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="137">137</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_half16ds" title='llvm::PPC::Fixups::fixup_ppc_half16ds' data-ref="llvm::PPC::Fixups::fixup_ppc_half16ds">fixup_ppc_half16ds</a>));</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> <a class="local col2 ref" href="#112RegBits" title='RegBits' data-ref="112RegBits">RegBits</a>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIX16Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIX16Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="114MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115OpNo" title='OpNo' data-type='unsigned int' data-ref="115OpNo">OpNo</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="116Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="116Fixups">Fixups</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="117STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="117STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="144">144</th><td>  <i>// Encode (imm, reg) as a memrix16, which has the low 12-bits as the</i></td></tr>
<tr><th id="145">145</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115OpNo" title='OpNo' data-ref="115OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118RegBits" title='RegBits' data-type='unsigned int' data-ref="118RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115OpNo" title='OpNo' data-ref="115OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#116Fixups" title='Fixups' data-ref="116Fixups">Fixups</a></span>, <a class="local col7 ref" href="#117STI" title='STI' data-ref="117STI">STI</a>) &lt;&lt; <var>12</var>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="119MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="119MO">MO</dfn> = <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115OpNo" title='OpNo' data-ref="115OpNo">OpNo</a>);</td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="151">151</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(MO.getImm() % 16) &amp;&amp; &quot;Expecting an immediate that is a multiple of 16&quot;) ? void (0) : __assert_fail (&quot;!(MO.getImm() % 16) &amp;&amp; \&quot;Expecting an immediate that is a multiple of 16\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 152, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() % <var>16</var>) &amp;&amp;</td></tr>
<tr><th id="152">152</th><td>           <q>"Expecting an immediate that is a multiple of 16"</q>);</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> ((<a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#116Fixups" title='Fixups' data-ref="116Fixups">Fixups</a></span>, <a class="local col7 ref" href="#117STI" title='STI' data-ref="117STI">STI</a>) &gt;&gt; <var>4</var>) &amp; <var>0xFFF</var>) | <a class="local col8 ref" href="#118RegBits" title='RegBits' data-ref="118RegBits">RegBits</a>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Otherwise add a fixup for the displacement field.</i></td></tr>
<tr><th id="157">157</th><td>  <a class="local col6 ref" href="#116Fixups" title='Fixups' data-ref="116Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="158">158</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_half16ds" title='llvm::PPC::Fixups::fixup_ppc_half16ds' data-ref="llvm::PPC::Fixups::fixup_ppc_half16ds">fixup_ppc_half16ds</a>));</td></tr>
<tr><th id="159">159</th><td>  <b>return</b> <a class="local col8 ref" href="#118RegBits" title='RegBits' data-ref="118RegBits">RegBits</a>;</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE8DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE8DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE8DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE8DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="120MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121OpNo" title='OpNo' data-type='unsigned int' data-ref="121OpNo">OpNo</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="122Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="122Fixups">Fixups</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="123STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="123STI">STI</dfn>)</td></tr>
<tr><th id="165">165</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="166">166</th><td>  <i>// Encode (imm, reg) as a spe8dis, which has the low 5-bits of (imm / 8)</i></td></tr>
<tr><th id="167">167</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="168">168</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 168, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121OpNo" title='OpNo' data-ref="121OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="169">169</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="124RegBits" title='RegBits' data-type='uint32_t' data-ref="124RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121OpNo" title='OpNo' data-ref="121OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col2 ref" href="#122Fixups" title='Fixups' data-ref="122Fixups">Fixups</a></span>, <a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="125MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="125MO">MO</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121OpNo" title='OpNo' data-ref="121OpNo">OpNo</a>);</td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="173">173</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="126Imm" title='Imm' data-type='uint32_t' data-ref="126Imm">Imm</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>, <a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>, <span class='refarg'><a class="local col2 ref" href="#122Fixups" title='Fixups' data-ref="122Fixups">Fixups</a></span>, <a class="local col3 ref" href="#123STI" title='STI' data-ref="123STI">STI</a>) &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="174">174</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col6 ref" href="#126Imm" title='Imm' data-ref="126Imm">Imm</a> | <a class="local col4 ref" href="#124RegBits" title='RegBits' data-ref="124RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE4DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE4DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE4DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE4DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="127MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="128OpNo" title='OpNo' data-type='unsigned int' data-ref="128OpNo">OpNo</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="129Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="129Fixups">Fixups</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="130STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="130STI">STI</dfn>)</td></tr>
<tr><th id="180">180</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <i>// Encode (imm, reg) as a spe4dis, which has the low 5-bits of (imm / 4)</i></td></tr>
<tr><th id="182">182</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="183">183</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128OpNo" title='OpNo' data-ref="128OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="184">184</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="131RegBits" title='RegBits' data-type='uint32_t' data-ref="131RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128OpNo" title='OpNo' data-ref="128OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>, <a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="132MO">MO</dfn> = <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128OpNo" title='OpNo' data-ref="128OpNo">OpNo</a>);</td></tr>
<tr><th id="187">187</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 187, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="133Imm" title='Imm' data-type='uint32_t' data-ref="133Imm">Imm</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>, <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>, <a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI">STI</a>) &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col3 ref" href="#133Imm" title='Imm' data-ref="133Imm">Imm</a> | <a class="local col1 ref" href="#131RegBits" title='RegBits' data-ref="131RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE2DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE2DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE2DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE2DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="134MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135OpNo" title='OpNo' data-type='unsigned int' data-ref="135OpNo">OpNo</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="136Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="136Fixups">Fixups</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="137STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="137STI">STI</dfn>)</td></tr>
<tr><th id="195">195</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="196">196</th><td>  <i>// Encode (imm, reg) as a spe2dis, which has the low 5-bits of (imm / 2)</i></td></tr>
<tr><th id="197">197</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135OpNo" title='OpNo' data-ref="135OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="199">199</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="138RegBits" title='RegBits' data-type='uint32_t' data-ref="138RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>, <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135OpNo" title='OpNo' data-ref="135OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#136Fixups" title='Fixups' data-ref="136Fixups">Fixups</a></span>, <a class="local col7 ref" href="#137STI" title='STI' data-ref="137STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="139MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="139MO">MO</dfn> = <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135OpNo" title='OpNo' data-ref="135OpNo">OpNo</a>);</td></tr>
<tr><th id="202">202</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="203">203</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="140Imm" title='Imm' data-type='uint32_t' data-ref="140Imm">Imm</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>, <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#136Fixups" title='Fixups' data-ref="136Fixups">Fixups</a></span>, <a class="local col7 ref" href="#137STI" title='STI' data-ref="137STI">STI</a>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col0 ref" href="#140Imm" title='Imm' data-ref="140Imm">Imm</a> | <a class="local col8 ref" href="#138RegBits" title='RegBits' data-ref="138RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter17getTLSRegEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getTLSRegEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getTLSRegEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getTLSRegEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="141MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142OpNo" title='OpNo' data-type='unsigned int' data-ref="142OpNo">OpNo</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="143Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="143Fixups">Fixups</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="144STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="144STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="145MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="145MO">MO</dfn> = <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142OpNo" title='OpNo' data-ref="142OpNo">OpNo</a>);</td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>, <a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>, <span class='refarg'><a class="local col3 ref" href="#143Fixups" title='Fixups' data-ref="143Fixups">Fixups</a></span>, <a class="local col4 ref" href="#144STI" title='STI' data-ref="144STI">STI</a>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// Add a fixup for the TLS register, which simply provides a relocation</i></td></tr>
<tr><th id="214">214</th><td><i>  // hint to the linker that this statement is part of a relocation sequence.</i></td></tr>
<tr><th id="215">215</th><td><i>  // Return the thread-pointer register's encoding.</i></td></tr>
<tr><th id="216">216</th><td>  <a class="local col3 ref" href="#143Fixups" title='Fixups' data-ref="143Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="217">217</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_nofixup" title='llvm::PPC::Fixups::fixup_ppc_nofixup' data-ref="llvm::PPC::Fixups::fixup_ppc_nofixup">fixup_ppc_nofixup</a>));</td></tr>
<tr><th id="218">218</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col6 decl" id="146TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="146TT">TT</dfn> = <a class="local col4 ref" href="#144STI" title='STI' data-ref="144STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="local col7 decl" id="147isPPC64" title='isPPC64' data-type='bool' data-ref="147isPPC64">isPPC64</dfn> = <a class="local col6 ref" href="#146TT" title='TT' data-ref="146TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7isPPC64Ev" title='llvm::Triple::isPPC64' data-ref="_ZNK4llvm6Triple7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="220">220</th><td>  <b>return</b> CTX.getRegisterInfo()-&gt;getEncodingValue(isPPC64 ? PPC::<span class='error' title="no member named &apos;X13&apos; in namespace &apos;llvm::PPC&apos;">X13</span> : PPC::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::PPC&apos;">R2</span>);</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter18getTLSCallEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getTLSCallEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getTLSCallEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getTLSCallEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="148MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149OpNo" title='OpNo' data-type='unsigned int' data-ref="149OpNo">OpNo</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="150Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="150Fixups">Fixups</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="151STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="151STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="226">226</th><td>  <i>// For special TLS calls, we need two fixups; one for the branch target</i></td></tr>
<tr><th id="227">227</th><td><i>  // (__tls_get_addr), which we create via getDirectBrEncoding as usual,</i></td></tr>
<tr><th id="228">228</th><td><i>  // and one for the TLSGD or TLSLD symbol, which is emitted here.</i></td></tr>
<tr><th id="229">229</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="152MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="152MO">MO</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#149OpNo" title='OpNo' data-ref="149OpNo">OpNo</a>+<var>1</var>);</td></tr>
<tr><th id="230">230</th><td>  <a class="local col0 ref" href="#150Fixups" title='Fixups' data-ref="150Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="231">231</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::Fixups::fixup_ppc_nofixup" title='llvm::PPC::Fixups::fixup_ppc_nofixup' data-ref="llvm::PPC::Fixups::fixup_ppc_nofixup">fixup_ppc_nofixup</a>));</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getDirectBrEncoding</a>(<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>, <a class="local col9 ref" href="#149OpNo" title='OpNo' data-ref="149OpNo">OpNo</a>, <span class='refarg'><a class="local col0 ref" href="#150Fixups" title='Fixups' data-ref="150Fixups">Fixups</a></span>, <a class="local col1 ref" href="#151STI" title='STI' data-ref="151STI">STI</a>);</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="236">236</th><td><dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter19get_crbitm_encodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::get_crbitm_encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19get_crbitm_encodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">get_crbitm_encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="153MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="154OpNo" title='OpNo' data-type='unsigned int' data-ref="154OpNo">OpNo</dfn>,</td></tr>
<tr><th id="237">237</th><td>                    <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="155Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="155Fixups">Fixups</dfn>,</td></tr>
<tr><th id="238">238</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="156STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="156STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="239">239</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="157MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="157MO">MO</dfn> = <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#154OpNo" title='OpNo' data-ref="154OpNo">OpNo</a>);</td></tr>
<tr><th id="240">240</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOpcode() == PPC::MTOCRF || MI.getOpcode() == PPC::MTOCRF8 || MI.getOpcode() == PPC::MFOCRF || MI.getOpcode() == PPC::MFOCRF8) &amp;&amp; (MO.getReg() &gt;= PPC::CR0 &amp;&amp; MO.getReg() &lt;= PPC::CR7)) ? void (0) : __assert_fail (&quot;(MI.getOpcode() == PPC::MTOCRF || MI.getOpcode() == PPC::MTOCRF8 || MI.getOpcode() == PPC::MFOCRF || MI.getOpcode() == PPC::MFOCRF8) &amp;&amp; (MO.getReg() &gt;= PPC::CR0 &amp;&amp; MO.getReg() &lt;= PPC::CR7)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 242, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI.getOpcode() == PPC::<span class='error' title="no member named &apos;MTOCRF&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF</span> || MI.getOpcode() == PPC::<span class='error' title="no member named &apos;MTOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF8</span> ||</td></tr>
<tr><th id="241">241</th><td>          MI.getOpcode() == PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span> || MI.getOpcode() == PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span>) &amp;&amp;</td></tr>
<tr><th id="242">242</th><td>         (MO.getReg() &gt;= PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span> &amp;&amp; MO.getReg() &lt;= PPC::<span class='error' title="no member named &apos;CR7&apos; in namespace &apos;llvm::PPC&apos;">CR7</span>));</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <var>0x80</var> &gt;&gt; <a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::CTX" title='llvm::PPCMCCodeEmitter::CTX' data-ref="llvm::PPCMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// Get the index for this operand in this instruction. This is needed for</i></td></tr>
<tr><th id="247">247</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// computing the register number in PPCInstrInfo::getRegNumForOperand() for</i></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// any instructions that use a different numbering scheme for registers in</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// different operands.</i></td></tr>
<tr><th id="250">250</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" title='getOpIdxForMO' data-type='unsigned int getOpIdxForMO(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO)' data-ref="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">getOpIdxForMO</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="158MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="159MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="159MO">MO</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="160i" title='i' data-type='unsigned int' data-ref="160i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a> &lt; <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>++) {</td></tr>
<tr><th id="252">252</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="161Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="161Op">Op</dfn> = <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>);</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (&amp;<a class="local col1 ref" href="#161Op" title='Op' data-ref="161Op">Op</a> == &amp;<a class="local col9 ref" href="#159MO" title='MO' data-ref="159MO">MO</a>)</td></tr>
<tr><th id="254">254</th><td>      <b>return</b> <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;This operand is not part of this instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 256)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"This operand is not part of this instruction"</q>);</td></tr>
<tr><th id="257">257</th><td>  <b>return</b> ~<var>0U</var>; <i>// Silence any warnings about no return.</i></td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="261">261</th><td><dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="162MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="163MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="163MO">MO</dfn>,</td></tr>
<tr><th id="262">262</th><td>                  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="164Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="164Fixups">Fixups</dfn>,</td></tr>
<tr><th id="263">263</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="165STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="165STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (<a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="265">265</th><td>    <i>// MTOCRF/MFOCRF should go through get_crbitm_encoding for the CR operand.</i></td></tr>
<tr><th id="266">266</th><td><i>    // The GPR operand should come through here though.</i></td></tr>
<tr><th id="267">267</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOpcode() != PPC::MTOCRF &amp;&amp; MI.getOpcode() != PPC::MTOCRF8 &amp;&amp; MI.getOpcode() != PPC::MFOCRF &amp;&amp; MI.getOpcode() != PPC::MFOCRF8) || MO.getReg() &lt; PPC::CR0 || MO.getReg() &gt; PPC::CR7) ? void (0) : __assert_fail (&quot;(MI.getOpcode() != PPC::MTOCRF &amp;&amp; MI.getOpcode() != PPC::MTOCRF8 &amp;&amp; MI.getOpcode() != PPC::MFOCRF &amp;&amp; MI.getOpcode() != PPC::MFOCRF8) || MO.getReg() &lt; PPC::CR0 || MO.getReg() &gt; PPC::CR7&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI.getOpcode() != PPC::<span class='error' title="no member named &apos;MTOCRF&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF</span> &amp;&amp; MI.getOpcode() != PPC::<span class='error' title="no member named &apos;MTOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF8</span> &amp;&amp;</td></tr>
<tr><th id="268">268</th><td>            MI.getOpcode() != PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span> &amp;&amp; MI.getOpcode() != PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span>) ||</td></tr>
<tr><th id="269">269</th><td>           MO.getReg() &lt; PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span> || MO.getReg() &gt; PPC::<span class='error' title="no member named &apos;CR7&apos; in namespace &apos;llvm::PPC&apos;">CR7</span>);</td></tr>
<tr><th id="270">270</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="166OpNo" title='OpNo' data-type='unsigned int' data-ref="166OpNo">OpNo</dfn> = <a class="tu ref" href="#_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" title='getOpIdxForMO' data-use='c' data-ref="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">getOpIdxForMO</a>(<a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>, <a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>);</td></tr>
<tr><th id="271">271</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="167Reg" title='Reg' data-type='unsigned int' data-ref="167Reg">Reg</dfn> =</td></tr>
<tr><th id="272">272</th><td>      <a class="type" href="../PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a>::<a class="ref" href="../PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" title='llvm::PPCInstrInfo::getRegNumForOperand' data-ref="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj">getRegNumForOperand</a>(<a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::MCII" title='llvm::PPCMCCodeEmitter::MCII' data-ref="llvm::PPCMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()),</td></tr>
<tr><th id="273">273</th><td>                                        <a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#166OpNo" title='OpNo' data-ref="166OpNo">OpNo</a>);</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::CTX" title='llvm::PPCMCCodeEmitter::CTX' data-ref="llvm::PPCMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#167Reg" title='Reg' data-ref="167Reg">Reg</a>);</td></tr>
<tr><th id="275">275</th><td>  }</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Relocation required in an instruction that we cannot encode!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Relocation required in an instruction that we cannot encode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="278">278</th><td>         <q>"Relocation required in an instruction that we cannot encode!"</q>);</td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>void</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="virtual decl def" id="_ZNK4llvm16PPCMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm16PPCMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</dfn>(</td></tr>
<tr><th id="283">283</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="168MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="169OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="169OS">OS</dfn>, <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="170Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="170Fixups">Fixups</dfn>,</td></tr>
<tr><th id="284">284</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="171STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="171STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="285">285</th><td>  <a class="member" href="PPCMCCodeEmitter.h.html#_ZNK4llvm16PPCMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE" title='llvm::PPCMCCodeEmitter::verifyInstructionPredicates' data-ref="_ZNK4llvm16PPCMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE">verifyInstructionPredicates</a>(<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>,</td></tr>
<tr><th id="286">286</th><td>                              <a class="member" href="PPCMCCodeEmitter.h.html#_ZNK4llvm16PPCMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE" title='llvm::PPCMCCodeEmitter::computeAvailableFeatures' data-ref="_ZNK4llvm16PPCMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE">computeAvailableFeatures</a>(<a class="local col1 ref" href="#171STI" title='STI' data-ref="171STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()));</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="172Bits" title='Bits' data-type='uint64_t' data-ref="172Bits">Bits</dfn> = <a class="member" href="PPCMCCodeEmitter.h.html#_ZNK4llvm16PPCMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm16PPCMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#170Fixups" title='Fixups' data-ref="170Fixups">Fixups</a></span>, <a class="local col1 ref" href="#171STI" title='STI' data-ref="171STI">STI</a>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Output the constant in big/little endian byte order.</i></td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173Size" title='Size' data-type='unsigned int' data-ref="173Size">Size</dfn> = <a class="member" href="#_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" title='llvm::PPCMCCodeEmitter::getInstSizeInBytes' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE">getInstSizeInBytes</a>(<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>);</td></tr>
<tr><th id="292">292</th><td>  <span class="namespace">support::</span><a class="type" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness" title='llvm::support::endianness' data-ref="llvm::support::endianness">endianness</a> <dfn class="local col4 decl" id="174E" title='E' data-type='support::endianness' data-ref="174E">E</dfn> = <a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian">IsLittleEndian</a> ? <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness::little" title='llvm::support::endianness::little' data-ref="llvm::support::endianness::little">little</a> : <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness::big" title='llvm::support::endianness::big' data-ref="llvm::support::endianness::big">big</a>;</td></tr>
<tr><th id="293">293</th><td>  <b>switch</b> (<a class="local col3 ref" href="#173Size" title='Size' data-ref="173Size">Size</a>) {</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="295">295</th><td>    <b>break</b>;</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="297">297</th><td>    <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS">OS</a></span>, <a class="local col2 ref" href="#172Bits" title='Bits' data-ref="172Bits">Bits</a>, <a class="local col4 ref" href="#174E" title='E' data-ref="174E">E</a>);</td></tr>
<tr><th id="298">298</th><td>    <b>break</b>;</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="300">300</th><td>    <i>// If we emit a pair of instructions, the first one is</i></td></tr>
<tr><th id="301">301</th><td><i>    // always in the top 32 bits, even on little-endian.</i></td></tr>
<tr><th id="302">302</th><td>    <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS">OS</a></span>, <a class="local col2 ref" href="#172Bits" title='Bits' data-ref="172Bits">Bits</a> &gt;&gt; <var>32</var>, <a class="local col4 ref" href="#174E" title='E' data-ref="174E">E</a>);</td></tr>
<tr><th id="303">303</th><td>    <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS">OS</a></span>, <a class="local col2 ref" href="#172Bits" title='Bits' data-ref="172Bits">Bits</a>, <a class="local col4 ref" href="#174E" title='E' data-ref="174E">E</a>);</td></tr>
<tr><th id="304">304</th><td>    <b>break</b>;</td></tr>
<tr><th id="305">305</th><td>  <b>default</b>:</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid instruction size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp&quot;, 306)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid instruction size"</q>);</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#34" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</a>; <i>// Keep track of the # of mi's emitted.</i></td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>// Get the number of bytes used to encode the given MCInst.</i></td></tr>
<tr><th id="313">313</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" title='llvm::PPCMCCodeEmitter::getInstSizeInBytes' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="175MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="314">314</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176Opcode" title='Opcode' data-type='unsigned int' data-ref="176Opcode">Opcode</dfn> = <a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="315">315</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="177Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="177Desc">Desc</dfn> = <a class="member" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::MCII" title='llvm::PPCMCCodeEmitter::MCII' data-ref="llvm::PPCMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#176Opcode" title='Opcode' data-ref="176Opcode">Opcode</a>);</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <a class="local col7 ref" href="#177Desc" title='Desc' data-ref="177Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INSTR_PREDICATE_VERIFIER" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</dfn></u></td></tr>
<tr><th id="320">320</th><td><u>#include <span class='error' title="&apos;PPCGenMCCodeEmitter.inc&apos; file not found">"PPCGenMCCodeEmitter.inc"</span></u></td></tr>
<tr><th id="321">321</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
