
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G
Install: C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro
OS: Windows 6.2

Hostname: EYE-06

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q3p1, Build 286R, Built Feb 28 2020 09:59:15

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 10
FID:  path (timestamp)
25       C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v (2020-02-29 04:17:12)
26       C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\vlog\hypermods.v (2020-02-29 04:19:08)
27       C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\vlog\scemi_objects.v (2020-02-29 04:19:08)
28       C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-02-29 04:19:08)
29       C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\vlog\umr_capim.v (2020-02-29 04:19:08)
30       D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\btn_deb.v (2020-03-03 19:16:31)
31       D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\div_clk.v (2020-03-03 19:16:31)
32       D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\seq_control.v (2020-03-03 19:16:31)
33       D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\top_watch.v (2020-03-03 19:16:31)
34       D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course14_WATCH\watch\src\watch_data_gen.v (2020-03-03 19:16:31)

*******************************************************************
Unchanged modules: 5
MID:  lib.cell.view
0        work.btn_deb.verilog
4        work.div_clk.verilog
1        work.seq_control.verilog
2        work.top_watch.verilog
3        work.watch_data_gen.verilog
