sim: command line: sim-outorder -bpred bimod ../TDTS08/bin/go.ss 3 8 
——
sim: ** simulation statistics **
sim_num_insn               55205542 # total number of instructions committed
sim_num_refs               14224521 # total number of loads and stores committed
sim_num_loads              10929541 # total number of loads committed
sim_num_stores         3294980.0000 # total number of stores committed
sim_num_branches            8717220 # total number of branches committed
sim_elapsed_time                 49 # total simulation time in seconds
sim_inst_rate          1126643.7143 # simulation speed (in insts/sec)
sim_total_insn             67745873 # total number of instructions executed
sim_total_refs             17314360 # total number of loads and stores executed
sim_total_loads            13532779 # total number of loads executed
sim_total_stores       3781581.0000 # total number of stores executed
sim_total_branches         10617408 # total number of branches executed
sim_cycle                  55358723 # total simulation time in cycles
sim_IPC                      0.9972 # instructions per cycle
sim_CPI                      1.0028 # cycles per instruction
sim_exec_BW                  1.2238 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.3329 # instruction per branch
IFQ_count                 110459025 # cumulative IFQ occupancy
IFQ_fcount                 24352471 # cumulative IFQ full count
ifq_occupancy                1.9953 # avg IFQ occupancy (insn's)
ifq_rate                     1.2238 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.6305 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4399 # fraction of time (cycle's) IFQ was full
RUU_count                 425400624 # cumulative RUU occupancy
RUU_fcount                 16442376 # cumulative RUU full count
ruu_occupancy                7.6844 # avg RUU occupancy (insn's)
ruu_rate                     1.2238 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.2794 # avg RUU occupant latency (cycle's)
ruu_full                     0.2970 # fraction of time (cycle's) RUU was full
LSQ_count                 111340100 # cumulative LSQ occupancy
LSQ_fcount                  1265549 # cumulative LSQ full count
lsq_occupancy                2.0112 # avg LSQ occupancy (insn's)
lsq_rate                     1.2238 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.6435 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0229 # fraction of time (cycle's) LSQ was full
sim_slip                  543388646 # total number of slip cycles
avg_sim_slip                 9.8430 # the average slip between issue and retirement
bpred_bimod.lookups        11330996 # total number of bpred lookups
bpred_bimod.updates         8717220 # total number of updates
bpred_bimod.addr_hits       7191122 # total number of address-predicted hits
bpred_bimod.dir_hits        7371277 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses          1345943 # total number of misses
bpred_bimod.jr_hits          595464 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen          671042 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP        65406 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP       127089 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8249 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.8456 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.8874 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.5146 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes       684844 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops       668696 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP       543953 # total number of RAS predictions used
bpred_bimod.ras_hits.PP       530058 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9745 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               74383283 # total number of accesses
il1.hits                   71737905 # total number of hits
il1.misses                  2645378 # total number of misses
il1.replacements            2644866 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0356 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0356 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               14959560 # total number of accesses
dl1.hits                   14587187 # total number of hits
dl1.misses                   372373 # total number of misses
dl1.replacements             371861 # total number of replacements
dl1.writebacks               129365 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0249 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0249 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0086 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                3147116 # total number of accesses
ul2.hits                    2854291 # total number of hits
ul2.misses                   292825 # total number of misses
ul2.replacements             288729 # total number of replacements
ul2.writebacks                16163 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0930 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0917 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0051 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              74383283 # total number of accesses
itlb.hits                  74370847 # total number of hits
itlb.misses                   12436 # total number of misses
itlb.replacements             12372 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              15268724 # total number of accesses
dtlb.hits                  15267620 # total number of hits
dtlb.misses                    1104 # total number of misses
dtlb.replacements               982 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 621600 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                 578004 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  281 # total number of pages allocated
mem.page_mem                  1124k # total size of memory pages allocated
mem.ptab_misses               18853 # total first level page table misses
mem.ptab_accesses         420225036 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

