--------------- Build Started: 10/02/2017 16:22:02 Project: Bootloader, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\gjl\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Git\WW101\ww101-shield\kit_firmware\PSoC_Example_Projects\Bootloader.cydsn\Bootloader.cyprj -d CY8C4A45AZI-483 -s C:\Git\WW101\ww101-shield\kit_firmware\PSoC_Example_Projects\Bootloader.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\I2C_Slave:sda(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\I2C_Slave:scl(0)\". (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 10/02/2017 16:22:10 ---------------
