/*
 * SYSCTL_RegisterDefines_MEMTIM0.h
 *
 *  Created on: 13 jun. 2021
 *      Author: InDeviceMex
 */

#ifndef XDRIVER_MCU_SYSCTL_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SYSCTL_REGISTERDEFINES_MEMTIM0_H_
#define XDRIVER_MCU_SYSCTL_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SYSCTL_REGISTERDEFINES_MEMTIM0_H_

#include <xDriver_MCU/SYSCTL/Peripheral/xHeader/SYSCTL_Enum.h>

/******************************************************************************************
************************************ 12 MEMTIM0 *********************************************
******************************************************************************************/
/*--------*/
#define MEMORY_TIM0_R_FLASH_WS_MASK    ((UBase_t) 0x0000000FUL)
#define MEMORY_TIM0_R_FLASH_WS_BIT    (0UL)
#define MEMORY_TIM0_R_FLASH_WS_0WAIT    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_FLASH_WS_1WAIT    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_R_FLASH_WS_2WAIT    ((UBase_t) 0x00000002UL)
#define MEMORY_TIM0_R_FLASH_WS_3WAIT    ((UBase_t) 0x00000003UL)
#define MEMORY_TIM0_R_FLASH_WS_4WAIT    ((UBase_t) 0x00000004UL)
#define MEMORY_TIM0_R_FLASH_WS_5WAIT    ((UBase_t) 0x00000005UL)
#define MEMORY_TIM0_R_FLASH_WS_6WAIT    ((UBase_t) 0x00000006UL)
#define MEMORY_TIM0_R_FLASH_WS_7WAIT    ((UBase_t) 0x00000007UL)

#define MEMORY_TIM0_FLASH_WS_MASK    ((UBase_t) 0x0000000FUL)
#define MEMORY_TIM0_FLASH_WS_0WAIT    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_FLASH_WS_1WAIT    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_FLASH_WS_2WAIT    ((UBase_t) 0x00000002UL)
#define MEMORY_TIM0_FLASH_WS_3WAIT    ((UBase_t) 0x00000003UL)
#define MEMORY_TIM0_FLASH_WS_4WAIT    ((UBase_t) 0x00000004UL)
#define MEMORY_TIM0_FLASH_WS_5WAIT    ((UBase_t) 0x00000005UL)
#define MEMORY_TIM0_FLASH_WS_6WAIT    ((UBase_t) 0x00000006UL)
#define MEMORY_TIM0_FLASH_WS_7WAIT    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define MEMORY_TIM0_R_FLASH_BCE_MASK    ((UBase_t) 0x00000020UL)
#define MEMORY_TIM0_R_FLASH_BCE_BIT    (5UL)
#define MEMORY_TIM0_R_FLASH_BCE_RISING    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_FLASH_BCE_FALLING    ((UBase_t) 0x00000020UL)

#define MEMORY_TIM0_FLASH_BCE_MASK    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_FLASH_BCE_RISING    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_FLASH_BCE_FALLING    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define MEMORY_TIM0_R_FLASH_BCHT_MASK    ((UBase_t) 0x000003C0UL)
#define MEMORY_TIM0_R_FLASH_BCHT_BIT    (6UL)
#define MEMORY_TIM0_R_FLASH_BCHT_0_5    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_FLASH_BCHT_1_0    ((UBase_t) 0x00000040UL)
#define MEMORY_TIM0_R_FLASH_BCHT_1_5    ((UBase_t) 0x00000080UL)
#define MEMORY_TIM0_R_FLASH_BCHT_2_0    ((UBase_t) 0x000000C0UL)
#define MEMORY_TIM0_R_FLASH_BCHT_2_5    ((UBase_t) 0x00000100UL)
#define MEMORY_TIM0_R_FLASH_BCHT_3_0    ((UBase_t) 0x00000140UL)
#define MEMORY_TIM0_R_FLASH_BCHT_3_5    ((UBase_t) 0x00000180UL)
#define MEMORY_TIM0_R_FLASH_BCHT_4_0    ((UBase_t) 0x000001C0UL)
#define MEMORY_TIM0_R_FLASH_BCHT_4_5    ((UBase_t) 0x00000200UL)

#define MEMORY_TIM0_FLASH_BCHT_MASK    ((UBase_t) 0x0000000FUL)
#define MEMORY_TIM0_FLASH_BCHT_0_5    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_FLASH_BCHT_1_0    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_FLASH_BCHT_1_5    ((UBase_t) 0x00000002UL)
#define MEMORY_TIM0_FLASH_BCHT_2_0    ((UBase_t) 0x00000003UL)
#define MEMORY_TIM0_FLASH_BCHT_2_5    ((UBase_t) 0x00000004UL)
#define MEMORY_TIM0_FLASH_BCHT_3_0    ((UBase_t) 0x00000005UL)
#define MEMORY_TIM0_FLASH_BCHT_3_5    ((UBase_t) 0x00000006UL)
#define MEMORY_TIM0_FLASH_BCHT_4_0    ((UBase_t) 0x00000007UL)
#define MEMORY_TIM0_FLASH_BCHT_4_5    ((UBase_t) 0x00000008UL)
/*--------*/
/*--------*/
#define MEMORY_TIM0_R_EEPROM_WS_MASK    ((UBase_t) 0x000F0000UL)
#define MEMORY_TIM0_R_EEPROM_WS_BIT    (16UL)
#define MEMORY_TIM0_R_EEPROM_WS_0WAIT    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_EEPROM_WS_1WAIT    ((UBase_t) 0x00010000UL)
#define MEMORY_TIM0_R_EEPROM_WS_2WAIT    ((UBase_t) 0x00020000UL)
#define MEMORY_TIM0_R_EEPROM_WS_3WAIT    ((UBase_t) 0x00030000UL)
#define MEMORY_TIM0_R_EEPROM_WS_4WAIT    ((UBase_t) 0x00040000UL)
#define MEMORY_TIM0_R_EEPROM_WS_5WAIT    ((UBase_t) 0x00050000UL)
#define MEMORY_TIM0_R_EEPROM_WS_6WAIT    ((UBase_t) 0x00060000UL)
#define MEMORY_TIM0_R_EEPROM_WS_7WAIT    ((UBase_t) 0x00070000UL)

#define MEMORY_TIM0_EEPROM_WS_MASK    ((UBase_t) 0x0000000FUL)
#define MEMORY_TIM0_EEPROM_WS_0WAIT    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_EEPROM_WS_1WAIT    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_EEPROM_WS_2WAIT    ((UBase_t) 0x00000002UL)
#define MEMORY_TIM0_EEPROM_WS_3WAIT    ((UBase_t) 0x00000003UL)
#define MEMORY_TIM0_EEPROM_WS_4WAIT    ((UBase_t) 0x00000004UL)
#define MEMORY_TIM0_EEPROM_WS_5WAIT    ((UBase_t) 0x00000005UL)
#define MEMORY_TIM0_EEPROM_WS_6WAIT    ((UBase_t) 0x00000006UL)
#define MEMORY_TIM0_EEPROM_WS_7WAIT    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define MEMORY_TIM0_R_EEPROM_BCE_MASK    ((UBase_t) 0x00200000UL)
#define MEMORY_TIM0_R_EEPROM_BCE_BIT    (21UL)
#define MEMORY_TIM0_R_EEPROM_BCE_RISING    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_EEPROM_BCE_FALLING    ((UBase_t) 0x00200000UL)

#define MEMORY_TIM0_EEPROM_BCE_MASK    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_EEPROM_BCE_RISING    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_EEPROM_BCE_FALLING    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define MEMORY_TIM0_R_EEPROM_BCHT_MASK    ((UBase_t) 0x03C00000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_BIT    (22UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_0_5    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_1_0    ((UBase_t) 0x00400000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_1_5    ((UBase_t) 0x00800000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_2_0    ((UBase_t) 0x00C00000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_2_5    ((UBase_t) 0x01000000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_3_0    ((UBase_t) 0x01400000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_3_5    ((UBase_t) 0x01800000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_4_0    ((UBase_t) 0x01C00000UL)
#define MEMORY_TIM0_R_EEPROM_BCHT_4_5    ((UBase_t) 0x02000000UL)

#define MEMORY_TIM0_EEPROM_BCHT_MASK    ((UBase_t) 0x0000000FUL)
#define MEMORY_TIM0_EEPROM_BCHT_0_5    ((UBase_t) 0x00000000UL)
#define MEMORY_TIM0_EEPROM_BCHT_1_0    ((UBase_t) 0x00000001UL)
#define MEMORY_TIM0_EEPROM_BCHT_1_5    ((UBase_t) 0x00000002UL)
#define MEMORY_TIM0_EEPROM_BCHT_2_0    ((UBase_t) 0x00000003UL)
#define MEMORY_TIM0_EEPROM_BCHT_2_5    ((UBase_t) 0x00000004UL)
#define MEMORY_TIM0_EEPROM_BCHT_3_0    ((UBase_t) 0x00000005UL)
#define MEMORY_TIM0_EEPROM_BCHT_3_5    ((UBase_t) 0x00000006UL)
#define MEMORY_TIM0_EEPROM_BCHT_4_0    ((UBase_t) 0x00000007UL)
#define MEMORY_TIM0_EEPROM_BCHT_4_5    ((UBase_t) 0x00000008UL)
/*--------*/
#endif /* XDRIVER_MCU_SYSCTL_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SYSCTL_REGISTERDEFINES_MEMTIM0_H_ */
