-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity streamingDataCommuto is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_sampleOut_V_superSample_din : OUT STD_LOGIC_VECTOR (671 downto 0);
    p_sampleOut_V_superSample_full_n : IN STD_LOGIC;
    p_sampleOut_V_superSample_write : OUT STD_LOGIC;
    p_sampleIn_V_superSample_dout : IN STD_LOGIC_VECTOR (671 downto 0);
    p_sampleIn_V_superSample_empty_n : IN STD_LOGIC;
    p_sampleIn_V_superSample_read : OUT STD_LOGIC );
end;


architecture behav of streamingDataCommuto is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_164 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_165 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100101";
    constant ap_const_lv32_179 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_17A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111010";
    constant ap_const_lv32_18E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_1A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_1A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100100";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_1B9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111001";
    constant ap_const_lv32_1CD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_1CE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001110";
    constant ap_const_lv32_1E2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_1E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100011";
    constant ap_const_lv32_1F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_BC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111100";
    constant ap_const_lv32_1F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111000";
    constant ap_const_lv32_20C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001100";
    constant ap_const_lv32_BD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111101";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv32_20D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001101";
    constant ap_const_lv32_221 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100001";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_E6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100110";
    constant ap_const_lv32_222 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100010";
    constant ap_const_lv32_236 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110110";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_FB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111011";
    constant ap_const_lv32_237 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110111";
    constant ap_const_lv32_24B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001011";
    constant ap_const_lv32_FC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111100";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_24C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001100";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_111 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010001";
    constant ap_const_lv32_125 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100101";
    constant ap_const_lv32_261 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100001";
    constant ap_const_lv32_275 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110101";
    constant ap_const_lv32_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100110";
    constant ap_const_lv32_13A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111010";
    constant ap_const_lv32_276 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110110";
    constant ap_const_lv32_28A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001010";
    constant ap_const_lv32_13B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111011";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_28B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001011";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_1EF : STD_LOGIC_VECTOR (8 downto 0) := "111101111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln436_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal delay_line_stall_loa_reg_2702 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_14_reg_3106 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op297_write_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count_V_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal control_bits_V_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal pf_count_V_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sample_in_read_count_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal delay_line_stall : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_Array_samp_207_ce0 : STD_LOGIC;
    signal delayline_Array_samp_207_we0 : STD_LOGIC;
    signal delayline_Array_samp_207_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal delayline_Array_samp_239_ce0 : STD_LOGIC;
    signal delayline_Array_samp_239_we0 : STD_LOGIC;
    signal delayline_Array_samp_239_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal delayline_Array_vali_63_ce0 : STD_LOGIC;
    signal delayline_Array_vali_63_we0 : STD_LOGIC;
    signal delayline_Array_vali_63_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_delayline_Ar_55_ce0 : STD_LOGIC;
    signal control_delayline_Ar_55_we0 : STD_LOGIC;
    signal control_delayline_Ar_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sampleOut_V_superSample_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal t_047_reg_462 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_n_fu_1214_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2526_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_1222_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal t_fu_1536_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_reg_2690 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln436_reg_2695 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2695_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_loa_reg_2702_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_fu_1906_p18 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter5_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter6_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter7_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter8_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_reg_2706_pp0_iter9_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_fu_1944_p18 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter5_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter6_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter7_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter8_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_142_reg_2711_pp0_iter9_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_143_fu_1982_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_143_reg_2716_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_144_reg_2721 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_145_reg_2726 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_146_reg_2731 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_147_reg_2736 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_148_reg_2741 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_149_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_150_reg_2751 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_151_reg_2756 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_152_reg_2761 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_153_reg_2766 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_154_reg_2771 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_155_reg_2776 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_156_reg_2781 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_157_reg_2786 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_158_reg_2791 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_159_reg_2796 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_160_reg_2801 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_161_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_162_reg_2811 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_163_reg_2816 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_164_reg_2821 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_165_reg_2826 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_166_reg_2831 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_167_reg_2836 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_168_reg_2841 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_169_reg_2846 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_170_reg_2851 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_171_reg_2856 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_172_reg_2861 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_173_reg_2866 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_174_reg_2871 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_175_reg_2876 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_176_reg_2881 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_177_reg_2886 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_178_reg_2891 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_179_reg_2896 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_180_reg_2901 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_181_reg_2906 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_182_reg_2911 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_183_reg_2916 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_184_reg_2921 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_185_reg_2926 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_186_reg_2931 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_187_reg_2936 : STD_LOGIC_VECTOR (20 downto 0);
    signal temp_tagged_output_t_188_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_samp_reg_2946 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_121_reg_2951 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_91_reg_2956 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_92_reg_2961 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_93_reg_2966 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_94_reg_2971 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_95_reg_2976 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_96_reg_2981 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_97_reg_2986 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_98_reg_2991 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_99_reg_2996 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_100_reg_3001 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_101_reg_3006 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_102_reg_3011 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_103_reg_3016 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_104_reg_3021 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_105_reg_3026 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_106_reg_3031 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_107_reg_3036 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_108_reg_3041 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_109_reg_3046 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_110_reg_3051 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_111_reg_3056 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_112_reg_3061 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_113_reg_3066 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_114_reg_3071 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_115_reg_3076 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_116_reg_3081 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_117_reg_3086 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_118_reg_3091 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_119_reg_3096 : STD_LOGIC_VECTOR (20 downto 0);
    signal commuted_output_samp_120_reg_3101 : STD_LOGIC_VECTOR (20 downto 0);
    signal and_ln498_14_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_genChain_fu_841_ap_start : STD_LOGIC;
    signal grp_genChain_fu_841_ap_done : STD_LOGIC;
    signal grp_genChain_fu_841_ap_idle : STD_LOGIC;
    signal grp_genChain_fu_841_ap_ready : STD_LOGIC;
    signal grp_genChain_fu_841_ap_ce : STD_LOGIC;
    signal grp_genChain_fu_841_control_bits_V_23 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_genChain_fu_841_p_in_0_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_1_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_2_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_3_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_4_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_5_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_6_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_7_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_8_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_9_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_10_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_11_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_12_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_13_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_14_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_p_in_15_valid_read : STD_LOGIC;
    signal grp_genChain_fu_841_ap_return_0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_3 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_4 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_6 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_7 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_9 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_12 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_13 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_15 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_16 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_18 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_19 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_21 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_22 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_24 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_25 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_27 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_28 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_30 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_31 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_33 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_34 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_36 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_37 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_39 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_40 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_fu_841_ap_return_42 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_43 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op178_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call56 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp178 : BOOLEAN;
    signal call_ret_process_r_fu_922_ap_start : STD_LOGIC;
    signal call_ret_process_r_fu_922_ap_done : STD_LOGIC;
    signal call_ret_process_r_fu_922_ap_idle : STD_LOGIC;
    signal call_ret_process_r_fu_922_ap_ready : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_1_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_2_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_3_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_4_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_5_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_6_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_7_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_8_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_9_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_10_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_11_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_12_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_13_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_14_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_p_in_15_valid_read : STD_LOGIC;
    signal call_ret_process_r_fu_922_ap_return_0 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_1 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_3 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_4 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_5 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_6 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_7 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_8 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_9 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_10 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_11 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_12 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_13 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_14 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_15 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_16 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_17 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_18 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_19 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_20 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_21 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_22 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_23 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_24 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_25 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_26 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_27 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_28 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_29 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_30 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_31 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_32 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_process_r_fu_922_ap_return_33 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_34 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_36 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_37 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_39 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_42 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_43 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_45 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_46 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_return_47 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_r_fu_922_ap_ce : STD_LOGIC;
    signal ap_predicate_op231_call_state12 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp231 : BOOLEAN;
    signal call_ret_i_process_1_fu_1064_ap_start : STD_LOGIC;
    signal call_ret_i_process_1_fu_1064_ap_done : STD_LOGIC;
    signal call_ret_i_process_1_fu_1064_ap_idle : STD_LOGIC;
    signal call_ret_i_process_1_fu_1064_ap_ready : STD_LOGIC;
    signal call_ret_i_process_1_fu_1064_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_i_process_1_fu_1064_ap_return_0 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_1 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_3 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_4 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_6 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_7 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_9 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_10 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_12 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_13 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_15 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_16 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_18 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_19 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_21 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_22 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_24 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_25 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_27 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_28 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_30 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_31 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_33 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_34 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_36 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_37 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_39 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_40 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_42 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_43 : STD_LOGIC_VECTOR (20 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_1_fu_1064_ap_ce : STD_LOGIC;
    signal ap_predicate_op125_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call3 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal ap_phi_mux_t_047_phi_fu_466_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_genChain_fu_841_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op178_call_state4_state3 : BOOLEAN;
    signal call_ret_process_r_fu_922_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op231_call_state12_state11 : BOOLEAN;
    signal call_ret_i_process_1_fu_1064_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op125_call_state4_state3 : BOOLEAN;
    signal add_ln700_1_fu_1614_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_1596_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_2_fu_1546_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln457_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sampleIn_V_superSa_nbread_fu_434_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln66_fu_1892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_1_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_3_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_5_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_2_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_8_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_7_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_11_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_10_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_12_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_9_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_13_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_6_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_903 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_1133 : BOOLEAN;

    component genChain IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        control_bits_V_23 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component process_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (20 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component fft_top_mux_164_2eJT IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        din3 : IN STD_LOGIC_VECTOR (20 downto 0);
        din4 : IN STD_LOGIC_VECTOR (20 downto 0);
        din5 : IN STD_LOGIC_VECTOR (20 downto 0);
        din6 : IN STD_LOGIC_VECTOR (20 downto 0);
        din7 : IN STD_LOGIC_VECTOR (20 downto 0);
        din8 : IN STD_LOGIC_VECTOR (20 downto 0);
        din9 : IN STD_LOGIC_VECTOR (20 downto 0);
        din10 : IN STD_LOGIC_VECTOR (20 downto 0);
        din11 : IN STD_LOGIC_VECTOR (20 downto 0);
        din12 : IN STD_LOGIC_VECTOR (20 downto 0);
        din13 : IN STD_LOGIC_VECTOR (20 downto 0);
        din14 : IN STD_LOGIC_VECTOR (20 downto 0);
        din15 : IN STD_LOGIC_VECTOR (20 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_r_delaylieOU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (20 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component process_9_delaylicQA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_7_controcAy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_Array_samp_207_U : component process_r_delaylieOU
    generic map (
        DataWidth => 21,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_samp_207_ce0,
        we0 => delayline_Array_samp_207_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819,
        q0 => delayline_Array_samp_207_q0);

    delayline_Array_samp_239_U : component process_r_delaylieOU
    generic map (
        DataWidth => 21,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_samp_239_ce0,
        we0 => delayline_Array_samp_239_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830,
        q0 => delayline_Array_samp_239_q0);

    delayline_Array_vali_63_U : component process_9_delaylicQA
    generic map (
        DataWidth => 1,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_vali_63_ce0,
        we0 => delayline_Array_vali_63_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498,
        q0 => delayline_Array_vali_63_q0);

    control_delayline_Ar_55_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_55_ce0,
        we0 => control_delayline_Ar_55_we0,
        d0 => zext_ln66_fu_1892_p1,
        q0 => control_delayline_Ar_55_q0);

    grp_genChain_fu_841 : component genChain
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_genChain_fu_841_ap_start,
        ap_done => grp_genChain_fu_841_ap_done,
        ap_idle => grp_genChain_fu_841_ap_idle,
        ap_ready => grp_genChain_fu_841_ap_ready,
        ap_ce => grp_genChain_fu_841_ap_ce,
        control_bits_V_23 => grp_genChain_fu_841_control_bits_V_23,
        p_in_0_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_42,
        p_in_1_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_39,
        p_in_2_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_36,
        p_in_3_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_33,
        p_in_4_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_30,
        p_in_5_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_27,
        p_in_6_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_24,
        p_in_7_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_21,
        p_in_8_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_18,
        p_in_9_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_15,
        p_in_10_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_12,
        p_in_11_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_9,
        p_in_12_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_6,
        p_in_13_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_3,
        p_in_14_sample_M_real_V_read => call_ret_i_process_1_fu_1064_ap_return_0,
        p_in_15_sample_M_real_V_read => delayline_Array_samp_207_q0,
        p_in_0_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_43,
        p_in_1_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_40,
        p_in_2_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_37,
        p_in_3_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_34,
        p_in_4_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_31,
        p_in_5_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_28,
        p_in_6_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_25,
        p_in_7_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_22,
        p_in_8_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_19,
        p_in_9_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_16,
        p_in_10_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_13,
        p_in_11_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_10,
        p_in_12_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_7,
        p_in_13_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_4,
        p_in_14_sample_M_imag_V_read => call_ret_i_process_1_fu_1064_ap_return_1,
        p_in_15_sample_M_imag_V_read => delayline_Array_samp_239_q0,
        p_in_0_valid_read => grp_genChain_fu_841_p_in_0_valid_read,
        p_in_1_valid_read => grp_genChain_fu_841_p_in_1_valid_read,
        p_in_2_valid_read => grp_genChain_fu_841_p_in_2_valid_read,
        p_in_3_valid_read => grp_genChain_fu_841_p_in_3_valid_read,
        p_in_4_valid_read => grp_genChain_fu_841_p_in_4_valid_read,
        p_in_5_valid_read => grp_genChain_fu_841_p_in_5_valid_read,
        p_in_6_valid_read => grp_genChain_fu_841_p_in_6_valid_read,
        p_in_7_valid_read => grp_genChain_fu_841_p_in_7_valid_read,
        p_in_8_valid_read => grp_genChain_fu_841_p_in_8_valid_read,
        p_in_9_valid_read => grp_genChain_fu_841_p_in_9_valid_read,
        p_in_10_valid_read => grp_genChain_fu_841_p_in_10_valid_read,
        p_in_11_valid_read => grp_genChain_fu_841_p_in_11_valid_read,
        p_in_12_valid_read => grp_genChain_fu_841_p_in_12_valid_read,
        p_in_13_valid_read => grp_genChain_fu_841_p_in_13_valid_read,
        p_in_14_valid_read => grp_genChain_fu_841_p_in_14_valid_read,
        p_in_15_valid_read => grp_genChain_fu_841_p_in_15_valid_read,
        ap_return_0 => grp_genChain_fu_841_ap_return_0,
        ap_return_1 => grp_genChain_fu_841_ap_return_1,
        ap_return_2 => grp_genChain_fu_841_ap_return_2,
        ap_return_3 => grp_genChain_fu_841_ap_return_3,
        ap_return_4 => grp_genChain_fu_841_ap_return_4,
        ap_return_5 => grp_genChain_fu_841_ap_return_5,
        ap_return_6 => grp_genChain_fu_841_ap_return_6,
        ap_return_7 => grp_genChain_fu_841_ap_return_7,
        ap_return_8 => grp_genChain_fu_841_ap_return_8,
        ap_return_9 => grp_genChain_fu_841_ap_return_9,
        ap_return_10 => grp_genChain_fu_841_ap_return_10,
        ap_return_11 => grp_genChain_fu_841_ap_return_11,
        ap_return_12 => grp_genChain_fu_841_ap_return_12,
        ap_return_13 => grp_genChain_fu_841_ap_return_13,
        ap_return_14 => grp_genChain_fu_841_ap_return_14,
        ap_return_15 => grp_genChain_fu_841_ap_return_15,
        ap_return_16 => grp_genChain_fu_841_ap_return_16,
        ap_return_17 => grp_genChain_fu_841_ap_return_17,
        ap_return_18 => grp_genChain_fu_841_ap_return_18,
        ap_return_19 => grp_genChain_fu_841_ap_return_19,
        ap_return_20 => grp_genChain_fu_841_ap_return_20,
        ap_return_21 => grp_genChain_fu_841_ap_return_21,
        ap_return_22 => grp_genChain_fu_841_ap_return_22,
        ap_return_23 => grp_genChain_fu_841_ap_return_23,
        ap_return_24 => grp_genChain_fu_841_ap_return_24,
        ap_return_25 => grp_genChain_fu_841_ap_return_25,
        ap_return_26 => grp_genChain_fu_841_ap_return_26,
        ap_return_27 => grp_genChain_fu_841_ap_return_27,
        ap_return_28 => grp_genChain_fu_841_ap_return_28,
        ap_return_29 => grp_genChain_fu_841_ap_return_29,
        ap_return_30 => grp_genChain_fu_841_ap_return_30,
        ap_return_31 => grp_genChain_fu_841_ap_return_31,
        ap_return_32 => grp_genChain_fu_841_ap_return_32,
        ap_return_33 => grp_genChain_fu_841_ap_return_33,
        ap_return_34 => grp_genChain_fu_841_ap_return_34,
        ap_return_35 => grp_genChain_fu_841_ap_return_35,
        ap_return_36 => grp_genChain_fu_841_ap_return_36,
        ap_return_37 => grp_genChain_fu_841_ap_return_37,
        ap_return_38 => grp_genChain_fu_841_ap_return_38,
        ap_return_39 => grp_genChain_fu_841_ap_return_39,
        ap_return_40 => grp_genChain_fu_841_ap_return_40,
        ap_return_41 => grp_genChain_fu_841_ap_return_41,
        ap_return_42 => grp_genChain_fu_841_ap_return_42,
        ap_return_43 => grp_genChain_fu_841_ap_return_43,
        ap_return_44 => grp_genChain_fu_841_ap_return_44);

    call_ret_process_r_fu_922 : component process_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_process_r_fu_922_ap_start,
        ap_done => call_ret_process_r_fu_922_ap_done,
        ap_idle => call_ret_process_r_fu_922_ap_idle,
        ap_ready => call_ret_process_r_fu_922_ap_ready,
        p_in_0_sample_M_real_V_read => temp_tagged_output_t_reg_2706_pp0_iter9_reg,
        p_in_1_sample_M_real_V_read => temp_tagged_output_t_144_reg_2721,
        p_in_2_sample_M_real_V_read => temp_tagged_output_t_147_reg_2736,
        p_in_3_sample_M_real_V_read => temp_tagged_output_t_150_reg_2751,
        p_in_4_sample_M_real_V_read => temp_tagged_output_t_153_reg_2766,
        p_in_5_sample_M_real_V_read => temp_tagged_output_t_156_reg_2781,
        p_in_6_sample_M_real_V_read => temp_tagged_output_t_159_reg_2796,
        p_in_7_sample_M_real_V_read => temp_tagged_output_t_162_reg_2811,
        p_in_8_sample_M_real_V_read => temp_tagged_output_t_165_reg_2826,
        p_in_9_sample_M_real_V_read => temp_tagged_output_t_168_reg_2841,
        p_in_10_sample_M_real_V_read => temp_tagged_output_t_171_reg_2856,
        p_in_11_sample_M_real_V_read => temp_tagged_output_t_174_reg_2871,
        p_in_12_sample_M_real_V_read => temp_tagged_output_t_177_reg_2886,
        p_in_13_sample_M_real_V_read => temp_tagged_output_t_180_reg_2901,
        p_in_14_sample_M_real_V_read => temp_tagged_output_t_183_reg_2916,
        p_in_15_sample_M_real_V_read => temp_tagged_output_t_186_reg_2931,
        p_in_0_sample_M_imag_V_read => temp_tagged_output_t_142_reg_2711_pp0_iter9_reg,
        p_in_1_sample_M_imag_V_read => temp_tagged_output_t_145_reg_2726,
        p_in_2_sample_M_imag_V_read => temp_tagged_output_t_148_reg_2741,
        p_in_3_sample_M_imag_V_read => temp_tagged_output_t_151_reg_2756,
        p_in_4_sample_M_imag_V_read => temp_tagged_output_t_154_reg_2771,
        p_in_5_sample_M_imag_V_read => temp_tagged_output_t_157_reg_2786,
        p_in_6_sample_M_imag_V_read => temp_tagged_output_t_160_reg_2801,
        p_in_7_sample_M_imag_V_read => temp_tagged_output_t_163_reg_2816,
        p_in_8_sample_M_imag_V_read => temp_tagged_output_t_166_reg_2831,
        p_in_9_sample_M_imag_V_read => temp_tagged_output_t_169_reg_2846,
        p_in_10_sample_M_imag_V_read => temp_tagged_output_t_172_reg_2861,
        p_in_11_sample_M_imag_V_read => temp_tagged_output_t_175_reg_2876,
        p_in_12_sample_M_imag_V_read => temp_tagged_output_t_178_reg_2891,
        p_in_13_sample_M_imag_V_read => temp_tagged_output_t_181_reg_2906,
        p_in_14_sample_M_imag_V_read => temp_tagged_output_t_184_reg_2921,
        p_in_15_sample_M_imag_V_read => temp_tagged_output_t_187_reg_2936,
        p_in_0_valid_read => call_ret_process_r_fu_922_p_in_0_valid_read,
        p_in_1_valid_read => call_ret_process_r_fu_922_p_in_1_valid_read,
        p_in_2_valid_read => call_ret_process_r_fu_922_p_in_2_valid_read,
        p_in_3_valid_read => call_ret_process_r_fu_922_p_in_3_valid_read,
        p_in_4_valid_read => call_ret_process_r_fu_922_p_in_4_valid_read,
        p_in_5_valid_read => call_ret_process_r_fu_922_p_in_5_valid_read,
        p_in_6_valid_read => call_ret_process_r_fu_922_p_in_6_valid_read,
        p_in_7_valid_read => call_ret_process_r_fu_922_p_in_7_valid_read,
        p_in_8_valid_read => call_ret_process_r_fu_922_p_in_8_valid_read,
        p_in_9_valid_read => call_ret_process_r_fu_922_p_in_9_valid_read,
        p_in_10_valid_read => call_ret_process_r_fu_922_p_in_10_valid_read,
        p_in_11_valid_read => call_ret_process_r_fu_922_p_in_11_valid_read,
        p_in_12_valid_read => call_ret_process_r_fu_922_p_in_12_valid_read,
        p_in_13_valid_read => call_ret_process_r_fu_922_p_in_13_valid_read,
        p_in_14_valid_read => call_ret_process_r_fu_922_p_in_14_valid_read,
        p_in_15_valid_read => call_ret_process_r_fu_922_p_in_15_valid_read,
        ap_return_0 => call_ret_process_r_fu_922_ap_return_0,
        ap_return_1 => call_ret_process_r_fu_922_ap_return_1,
        ap_return_2 => call_ret_process_r_fu_922_ap_return_2,
        ap_return_3 => call_ret_process_r_fu_922_ap_return_3,
        ap_return_4 => call_ret_process_r_fu_922_ap_return_4,
        ap_return_5 => call_ret_process_r_fu_922_ap_return_5,
        ap_return_6 => call_ret_process_r_fu_922_ap_return_6,
        ap_return_7 => call_ret_process_r_fu_922_ap_return_7,
        ap_return_8 => call_ret_process_r_fu_922_ap_return_8,
        ap_return_9 => call_ret_process_r_fu_922_ap_return_9,
        ap_return_10 => call_ret_process_r_fu_922_ap_return_10,
        ap_return_11 => call_ret_process_r_fu_922_ap_return_11,
        ap_return_12 => call_ret_process_r_fu_922_ap_return_12,
        ap_return_13 => call_ret_process_r_fu_922_ap_return_13,
        ap_return_14 => call_ret_process_r_fu_922_ap_return_14,
        ap_return_15 => call_ret_process_r_fu_922_ap_return_15,
        ap_return_16 => call_ret_process_r_fu_922_ap_return_16,
        ap_return_17 => call_ret_process_r_fu_922_ap_return_17,
        ap_return_18 => call_ret_process_r_fu_922_ap_return_18,
        ap_return_19 => call_ret_process_r_fu_922_ap_return_19,
        ap_return_20 => call_ret_process_r_fu_922_ap_return_20,
        ap_return_21 => call_ret_process_r_fu_922_ap_return_21,
        ap_return_22 => call_ret_process_r_fu_922_ap_return_22,
        ap_return_23 => call_ret_process_r_fu_922_ap_return_23,
        ap_return_24 => call_ret_process_r_fu_922_ap_return_24,
        ap_return_25 => call_ret_process_r_fu_922_ap_return_25,
        ap_return_26 => call_ret_process_r_fu_922_ap_return_26,
        ap_return_27 => call_ret_process_r_fu_922_ap_return_27,
        ap_return_28 => call_ret_process_r_fu_922_ap_return_28,
        ap_return_29 => call_ret_process_r_fu_922_ap_return_29,
        ap_return_30 => call_ret_process_r_fu_922_ap_return_30,
        ap_return_31 => call_ret_process_r_fu_922_ap_return_31,
        ap_return_32 => call_ret_process_r_fu_922_ap_return_32,
        ap_return_33 => call_ret_process_r_fu_922_ap_return_33,
        ap_return_34 => call_ret_process_r_fu_922_ap_return_34,
        ap_return_35 => call_ret_process_r_fu_922_ap_return_35,
        ap_return_36 => call_ret_process_r_fu_922_ap_return_36,
        ap_return_37 => call_ret_process_r_fu_922_ap_return_37,
        ap_return_38 => call_ret_process_r_fu_922_ap_return_38,
        ap_return_39 => call_ret_process_r_fu_922_ap_return_39,
        ap_return_40 => call_ret_process_r_fu_922_ap_return_40,
        ap_return_41 => call_ret_process_r_fu_922_ap_return_41,
        ap_return_42 => call_ret_process_r_fu_922_ap_return_42,
        ap_return_43 => call_ret_process_r_fu_922_ap_return_43,
        ap_return_44 => call_ret_process_r_fu_922_ap_return_44,
        ap_return_45 => call_ret_process_r_fu_922_ap_return_45,
        ap_return_46 => call_ret_process_r_fu_922_ap_return_46,
        ap_return_47 => call_ret_process_r_fu_922_ap_return_47,
        ap_ce => call_ret_process_r_fu_922_ap_ce);

    call_ret_i_process_1_fu_1064 : component process_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_i_process_1_fu_1064_ap_start,
        ap_done => call_ret_i_process_1_fu_1064_ap_done,
        ap_idle => call_ret_i_process_1_fu_1064_ap_idle,
        ap_ready => call_ret_i_process_1_fu_1064_ap_ready,
        p_in_0_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476,
        p_in_1_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511,
        p_in_2_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533,
        p_in_3_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555,
        p_in_4_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577,
        p_in_5_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599,
        p_in_6_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621,
        p_in_7_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643,
        p_in_8_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665,
        p_in_9_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687,
        p_in_10_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709,
        p_in_11_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731,
        p_in_12_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753,
        p_in_13_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775,
        p_in_14_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797,
        p_in_0_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487,
        p_in_1_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522,
        p_in_2_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544,
        p_in_3_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566,
        p_in_4_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588,
        p_in_5_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610,
        p_in_6_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632,
        p_in_7_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654,
        p_in_8_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676,
        p_in_9_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698,
        p_in_10_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720,
        p_in_11_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742,
        p_in_12_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764,
        p_in_13_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786,
        p_in_14_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808,
        p_in_0_valid_read => call_ret_i_process_1_fu_1064_p_in_0_valid_read,
        ap_return_0 => call_ret_i_process_1_fu_1064_ap_return_0,
        ap_return_1 => call_ret_i_process_1_fu_1064_ap_return_1,
        ap_return_2 => call_ret_i_process_1_fu_1064_ap_return_2,
        ap_return_3 => call_ret_i_process_1_fu_1064_ap_return_3,
        ap_return_4 => call_ret_i_process_1_fu_1064_ap_return_4,
        ap_return_5 => call_ret_i_process_1_fu_1064_ap_return_5,
        ap_return_6 => call_ret_i_process_1_fu_1064_ap_return_6,
        ap_return_7 => call_ret_i_process_1_fu_1064_ap_return_7,
        ap_return_8 => call_ret_i_process_1_fu_1064_ap_return_8,
        ap_return_9 => call_ret_i_process_1_fu_1064_ap_return_9,
        ap_return_10 => call_ret_i_process_1_fu_1064_ap_return_10,
        ap_return_11 => call_ret_i_process_1_fu_1064_ap_return_11,
        ap_return_12 => call_ret_i_process_1_fu_1064_ap_return_12,
        ap_return_13 => call_ret_i_process_1_fu_1064_ap_return_13,
        ap_return_14 => call_ret_i_process_1_fu_1064_ap_return_14,
        ap_return_15 => call_ret_i_process_1_fu_1064_ap_return_15,
        ap_return_16 => call_ret_i_process_1_fu_1064_ap_return_16,
        ap_return_17 => call_ret_i_process_1_fu_1064_ap_return_17,
        ap_return_18 => call_ret_i_process_1_fu_1064_ap_return_18,
        ap_return_19 => call_ret_i_process_1_fu_1064_ap_return_19,
        ap_return_20 => call_ret_i_process_1_fu_1064_ap_return_20,
        ap_return_21 => call_ret_i_process_1_fu_1064_ap_return_21,
        ap_return_22 => call_ret_i_process_1_fu_1064_ap_return_22,
        ap_return_23 => call_ret_i_process_1_fu_1064_ap_return_23,
        ap_return_24 => call_ret_i_process_1_fu_1064_ap_return_24,
        ap_return_25 => call_ret_i_process_1_fu_1064_ap_return_25,
        ap_return_26 => call_ret_i_process_1_fu_1064_ap_return_26,
        ap_return_27 => call_ret_i_process_1_fu_1064_ap_return_27,
        ap_return_28 => call_ret_i_process_1_fu_1064_ap_return_28,
        ap_return_29 => call_ret_i_process_1_fu_1064_ap_return_29,
        ap_return_30 => call_ret_i_process_1_fu_1064_ap_return_30,
        ap_return_31 => call_ret_i_process_1_fu_1064_ap_return_31,
        ap_return_32 => call_ret_i_process_1_fu_1064_ap_return_32,
        ap_return_33 => call_ret_i_process_1_fu_1064_ap_return_33,
        ap_return_34 => call_ret_i_process_1_fu_1064_ap_return_34,
        ap_return_35 => call_ret_i_process_1_fu_1064_ap_return_35,
        ap_return_36 => call_ret_i_process_1_fu_1064_ap_return_36,
        ap_return_37 => call_ret_i_process_1_fu_1064_ap_return_37,
        ap_return_38 => call_ret_i_process_1_fu_1064_ap_return_38,
        ap_return_39 => call_ret_i_process_1_fu_1064_ap_return_39,
        ap_return_40 => call_ret_i_process_1_fu_1064_ap_return_40,
        ap_return_41 => call_ret_i_process_1_fu_1064_ap_return_41,
        ap_return_42 => call_ret_i_process_1_fu_1064_ap_return_42,
        ap_return_43 => call_ret_i_process_1_fu_1064_ap_return_43,
        ap_return_44 => call_ret_i_process_1_fu_1064_ap_return_44,
        ap_ce => call_ret_i_process_1_fu_1064_ap_ce);

    fft_top_mux_164_2eJT_U934 : component fft_top_mux_164_2eJT
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 21,
        din2_WIDTH => 21,
        din3_WIDTH => 21,
        din4_WIDTH => 21,
        din5_WIDTH => 21,
        din6_WIDTH => 21,
        din7_WIDTH => 21,
        din8_WIDTH => 21,
        din9_WIDTH => 21,
        din10_WIDTH => 21,
        din11_WIDTH => 21,
        din12_WIDTH => 21,
        din13_WIDTH => 21,
        din14_WIDTH => 21,
        din15_WIDTH => 21,
        din16_WIDTH => 4,
        dout_WIDTH => 21)
    port map (
        din0 => call_ret_i_process_1_fu_1064_ap_return_42,
        din1 => call_ret_i_process_1_fu_1064_ap_return_39,
        din2 => call_ret_i_process_1_fu_1064_ap_return_36,
        din3 => call_ret_i_process_1_fu_1064_ap_return_33,
        din4 => call_ret_i_process_1_fu_1064_ap_return_30,
        din5 => call_ret_i_process_1_fu_1064_ap_return_27,
        din6 => call_ret_i_process_1_fu_1064_ap_return_24,
        din7 => call_ret_i_process_1_fu_1064_ap_return_21,
        din8 => call_ret_i_process_1_fu_1064_ap_return_18,
        din9 => call_ret_i_process_1_fu_1064_ap_return_15,
        din10 => call_ret_i_process_1_fu_1064_ap_return_12,
        din11 => call_ret_i_process_1_fu_1064_ap_return_9,
        din12 => call_ret_i_process_1_fu_1064_ap_return_6,
        din13 => call_ret_i_process_1_fu_1064_ap_return_3,
        din14 => call_ret_i_process_1_fu_1064_ap_return_0,
        din15 => delayline_Array_samp_207_q0,
        din16 => control_bits_V_3,
        dout => temp_tagged_output_t_fu_1906_p18);

    fft_top_mux_164_2eJT_U935 : component fft_top_mux_164_2eJT
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 21,
        din2_WIDTH => 21,
        din3_WIDTH => 21,
        din4_WIDTH => 21,
        din5_WIDTH => 21,
        din6_WIDTH => 21,
        din7_WIDTH => 21,
        din8_WIDTH => 21,
        din9_WIDTH => 21,
        din10_WIDTH => 21,
        din11_WIDTH => 21,
        din12_WIDTH => 21,
        din13_WIDTH => 21,
        din14_WIDTH => 21,
        din15_WIDTH => 21,
        din16_WIDTH => 4,
        dout_WIDTH => 21)
    port map (
        din0 => call_ret_i_process_1_fu_1064_ap_return_43,
        din1 => call_ret_i_process_1_fu_1064_ap_return_40,
        din2 => call_ret_i_process_1_fu_1064_ap_return_37,
        din3 => call_ret_i_process_1_fu_1064_ap_return_34,
        din4 => call_ret_i_process_1_fu_1064_ap_return_31,
        din5 => call_ret_i_process_1_fu_1064_ap_return_28,
        din6 => call_ret_i_process_1_fu_1064_ap_return_25,
        din7 => call_ret_i_process_1_fu_1064_ap_return_22,
        din8 => call_ret_i_process_1_fu_1064_ap_return_19,
        din9 => call_ret_i_process_1_fu_1064_ap_return_16,
        din10 => call_ret_i_process_1_fu_1064_ap_return_13,
        din11 => call_ret_i_process_1_fu_1064_ap_return_10,
        din12 => call_ret_i_process_1_fu_1064_ap_return_7,
        din13 => call_ret_i_process_1_fu_1064_ap_return_4,
        din14 => call_ret_i_process_1_fu_1064_ap_return_1,
        din15 => delayline_Array_samp_239_q0,
        din16 => control_bits_V_3,
        dout => temp_tagged_output_t_142_fu_1944_p18);

    fft_top_mux_164_12iS_U936 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => call_ret_i_process_1_fu_1064_ap_return_44,
        din1 => call_ret_i_process_1_fu_1064_ap_return_41,
        din2 => call_ret_i_process_1_fu_1064_ap_return_38,
        din3 => call_ret_i_process_1_fu_1064_ap_return_35,
        din4 => call_ret_i_process_1_fu_1064_ap_return_32,
        din5 => call_ret_i_process_1_fu_1064_ap_return_29,
        din6 => call_ret_i_process_1_fu_1064_ap_return_26,
        din7 => call_ret_i_process_1_fu_1064_ap_return_23,
        din8 => call_ret_i_process_1_fu_1064_ap_return_20,
        din9 => call_ret_i_process_1_fu_1064_ap_return_17,
        din10 => call_ret_i_process_1_fu_1064_ap_return_14,
        din11 => call_ret_i_process_1_fu_1064_ap_return_11,
        din12 => call_ret_i_process_1_fu_1064_ap_return_8,
        din13 => call_ret_i_process_1_fu_1064_ap_return_5,
        din14 => call_ret_i_process_1_fu_1064_ap_return_2,
        din15 => delayline_Array_vali_63_q0,
        din16 => control_bits_V_3,
        dout => temp_tagged_output_t_143_fu_1982_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2695_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    call_ret_i_process_1_fu_1064_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_i_process_1_fu_1064_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op125_call_state4_state3 = ap_const_boolean_1))) then 
                    call_ret_i_process_1_fu_1064_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_i_process_1_fu_1064_ap_ready = ap_const_logic_1)) then 
                    call_ret_i_process_1_fu_1064_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    call_ret_process_r_fu_922_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_process_r_fu_922_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_predicate_op231_call_state12_state11 = ap_const_boolean_1))) then 
                    call_ret_process_r_fu_922_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_process_r_fu_922_ap_ready = ap_const_logic_1)) then 
                    call_ret_process_r_fu_922_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_genChain_fu_841_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_genChain_fu_841_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op178_call_state4_state3 = ap_const_boolean_1))) then 
                    grp_genChain_fu_841_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_genChain_fu_841_ap_ready = ap_const_logic_1)) then 
                    grp_genChain_fu_841_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= p_sampleIn_V_superSample_dout(377 downto 357);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= p_sampleIn_V_superSample_dout(62 downto 42);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= p_sampleIn_V_superSample_dout(398 downto 378);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= p_sampleIn_V_superSample_dout(83 downto 63);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= p_sampleIn_V_superSample_dout(419 downto 399);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= p_sampleIn_V_superSample_dout(104 downto 84);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= p_sampleIn_V_superSample_dout(440 downto 420);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= p_sampleIn_V_superSample_dout(125 downto 105);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= p_sampleIn_V_superSample_dout(461 downto 441);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= p_sampleIn_V_superSample_dout(146 downto 126);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= p_sampleIn_V_superSample_dout(482 downto 462);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= p_sampleIn_V_superSample_dout(167 downto 147);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= p_sampleIn_V_superSample_dout(503 downto 483);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= p_sampleIn_V_superSample_dout(188 downto 168);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= p_sampleIn_V_superSample_dout(524 downto 504);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= p_sampleIn_V_superSample_dout(209 downto 189);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= p_sampleIn_V_superSample_dout(545 downto 525);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= p_sampleIn_V_superSample_dout(230 downto 210);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= p_sampleIn_V_superSample_dout(566 downto 546);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= p_sampleIn_V_superSample_dout(251 downto 231);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= p_sampleIn_V_superSample_dout(587 downto 567);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= p_sampleIn_V_superSample_dout(272 downto 252);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= p_sampleIn_V_superSample_dout(608 downto 588);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= p_sampleIn_V_superSample_dout(293 downto 273);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= p_sampleIn_V_superSample_dout(629 downto 609);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= p_sampleIn_V_superSample_dout(314 downto 294);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= p_sampleIn_V_superSample_dout(650 downto 630);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= p_sampleIn_V_superSample_dout(335 downto 315);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= p_sampleIn_V_superSample_dout(671 downto 651);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= p_sampleIn_V_superSample_dout(356 downto 336);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= ap_const_lv1_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= p_sampleIn_V_superSample_dout(41 downto 21);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1214_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= ap_const_lv21_0;
                elsif ((empty_n_fu_1214_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= trunc_ln203_fu_1222_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476;
                end if;
            end if; 
        end if;
    end process;

    pf_count_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1133)) then
                if ((icmp_ln879_fu_1590_p2 = ap_const_lv1_1)) then 
                    pf_count_V_1 <= ap_const_lv4_0;
                elsif ((icmp_ln879_fu_1590_p2 = ap_const_lv1_0)) then 
                    pf_count_V_1 <= add_ln700_fu_1596_p2;
                end if;
            end if; 
        end if;
    end process;

    t_047_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2695 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_047_reg_462 <= t_reg_2690;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2695 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_047_reg_462 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_loa_reg_2702_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter9_reg = ap_const_lv1_1)))) then
                and_ln498_14_reg_3106 <= and_ln498_14_fu_2481_p2;
                commuted_output_samp_100_reg_3001 <= call_ret_process_r_fu_922_ap_return_12;
                commuted_output_samp_101_reg_3006 <= call_ret_process_r_fu_922_ap_return_13;
                commuted_output_samp_102_reg_3011 <= call_ret_process_r_fu_922_ap_return_14;
                commuted_output_samp_103_reg_3016 <= call_ret_process_r_fu_922_ap_return_15;
                commuted_output_samp_104_reg_3021 <= call_ret_process_r_fu_922_ap_return_16;
                commuted_output_samp_105_reg_3026 <= call_ret_process_r_fu_922_ap_return_17;
                commuted_output_samp_106_reg_3031 <= call_ret_process_r_fu_922_ap_return_18;
                commuted_output_samp_107_reg_3036 <= call_ret_process_r_fu_922_ap_return_19;
                commuted_output_samp_108_reg_3041 <= call_ret_process_r_fu_922_ap_return_20;
                commuted_output_samp_109_reg_3046 <= call_ret_process_r_fu_922_ap_return_21;
                commuted_output_samp_110_reg_3051 <= call_ret_process_r_fu_922_ap_return_22;
                commuted_output_samp_111_reg_3056 <= call_ret_process_r_fu_922_ap_return_23;
                commuted_output_samp_112_reg_3061 <= call_ret_process_r_fu_922_ap_return_24;
                commuted_output_samp_113_reg_3066 <= call_ret_process_r_fu_922_ap_return_25;
                commuted_output_samp_114_reg_3071 <= call_ret_process_r_fu_922_ap_return_26;
                commuted_output_samp_115_reg_3076 <= call_ret_process_r_fu_922_ap_return_27;
                commuted_output_samp_116_reg_3081 <= call_ret_process_r_fu_922_ap_return_28;
                commuted_output_samp_117_reg_3086 <= call_ret_process_r_fu_922_ap_return_29;
                commuted_output_samp_118_reg_3091 <= call_ret_process_r_fu_922_ap_return_30;
                commuted_output_samp_119_reg_3096 <= call_ret_process_r_fu_922_ap_return_31;
                commuted_output_samp_120_reg_3101 <= call_ret_process_r_fu_922_ap_return_32;
                commuted_output_samp_121_reg_2951 <= call_ret_process_r_fu_922_ap_return_0;
                commuted_output_samp_91_reg_2956 <= call_ret_process_r_fu_922_ap_return_3;
                commuted_output_samp_92_reg_2961 <= call_ret_process_r_fu_922_ap_return_4;
                commuted_output_samp_93_reg_2966 <= call_ret_process_r_fu_922_ap_return_5;
                commuted_output_samp_94_reg_2971 <= call_ret_process_r_fu_922_ap_return_6;
                commuted_output_samp_95_reg_2976 <= call_ret_process_r_fu_922_ap_return_7;
                commuted_output_samp_96_reg_2981 <= call_ret_process_r_fu_922_ap_return_8;
                commuted_output_samp_97_reg_2986 <= call_ret_process_r_fu_922_ap_return_9;
                commuted_output_samp_98_reg_2991 <= call_ret_process_r_fu_922_ap_return_10;
                commuted_output_samp_99_reg_2996 <= call_ret_process_r_fu_922_ap_return_11;
                commuted_output_samp_reg_2946 <= call_ret_process_r_fu_922_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2526 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_3 <= control_count_V_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2526 = ap_const_lv1_1) and (icmp_ln879_fu_1590_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_count_V_3 <= add_ln700_1_fu_1614_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_fu_1214_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall <= icmp_ln457_fu_1552_p2;
                sample_in_read_count_3 <= add_ln700_2_fu_1546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2526 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_loa_reg_2702 <= delay_line_stall;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                delay_line_stall_loa_reg_2702_pp0_iter10_reg <= delay_line_stall_loa_reg_2702_pp0_iter9_reg;
                delay_line_stall_loa_reg_2702_pp0_iter2_reg <= delay_line_stall_loa_reg_2702;
                delay_line_stall_loa_reg_2702_pp0_iter3_reg <= delay_line_stall_loa_reg_2702_pp0_iter2_reg;
                delay_line_stall_loa_reg_2702_pp0_iter4_reg <= delay_line_stall_loa_reg_2702_pp0_iter3_reg;
                delay_line_stall_loa_reg_2702_pp0_iter5_reg <= delay_line_stall_loa_reg_2702_pp0_iter4_reg;
                delay_line_stall_loa_reg_2702_pp0_iter6_reg <= delay_line_stall_loa_reg_2702_pp0_iter5_reg;
                delay_line_stall_loa_reg_2702_pp0_iter7_reg <= delay_line_stall_loa_reg_2702_pp0_iter6_reg;
                delay_line_stall_loa_reg_2702_pp0_iter8_reg <= delay_line_stall_loa_reg_2702_pp0_iter7_reg;
                delay_line_stall_loa_reg_2702_pp0_iter9_reg <= delay_line_stall_loa_reg_2702_pp0_iter8_reg;
                empty_n_reg_2526_pp0_iter10_reg <= empty_n_reg_2526_pp0_iter9_reg;
                empty_n_reg_2526_pp0_iter2_reg <= empty_n_reg_2526_pp0_iter1_reg;
                empty_n_reg_2526_pp0_iter3_reg <= empty_n_reg_2526_pp0_iter2_reg;
                empty_n_reg_2526_pp0_iter4_reg <= empty_n_reg_2526_pp0_iter3_reg;
                empty_n_reg_2526_pp0_iter5_reg <= empty_n_reg_2526_pp0_iter4_reg;
                empty_n_reg_2526_pp0_iter6_reg <= empty_n_reg_2526_pp0_iter5_reg;
                empty_n_reg_2526_pp0_iter7_reg <= empty_n_reg_2526_pp0_iter6_reg;
                empty_n_reg_2526_pp0_iter8_reg <= empty_n_reg_2526_pp0_iter7_reg;
                empty_n_reg_2526_pp0_iter9_reg <= empty_n_reg_2526_pp0_iter8_reg;
                icmp_ln436_reg_2695_pp0_iter10_reg <= icmp_ln436_reg_2695_pp0_iter9_reg;
                icmp_ln436_reg_2695_pp0_iter2_reg <= icmp_ln436_reg_2695_pp0_iter1_reg;
                icmp_ln436_reg_2695_pp0_iter3_reg <= icmp_ln436_reg_2695_pp0_iter2_reg;
                icmp_ln436_reg_2695_pp0_iter4_reg <= icmp_ln436_reg_2695_pp0_iter3_reg;
                icmp_ln436_reg_2695_pp0_iter5_reg <= icmp_ln436_reg_2695_pp0_iter4_reg;
                icmp_ln436_reg_2695_pp0_iter6_reg <= icmp_ln436_reg_2695_pp0_iter5_reg;
                icmp_ln436_reg_2695_pp0_iter7_reg <= icmp_ln436_reg_2695_pp0_iter6_reg;
                icmp_ln436_reg_2695_pp0_iter8_reg <= icmp_ln436_reg_2695_pp0_iter7_reg;
                icmp_ln436_reg_2695_pp0_iter9_reg <= icmp_ln436_reg_2695_pp0_iter8_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter3_reg <= temp_tagged_output_t_142_reg_2711;
                temp_tagged_output_t_142_reg_2711_pp0_iter4_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter3_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter5_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter4_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter6_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter5_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter7_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter6_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter8_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter7_reg;
                temp_tagged_output_t_142_reg_2711_pp0_iter9_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter8_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter3_reg <= temp_tagged_output_t_143_reg_2716;
                temp_tagged_output_t_143_reg_2716_pp0_iter4_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter3_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter5_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter4_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter6_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter5_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter7_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter6_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter8_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter7_reg;
                temp_tagged_output_t_143_reg_2716_pp0_iter9_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter8_reg;
                temp_tagged_output_t_reg_2706_pp0_iter3_reg <= temp_tagged_output_t_reg_2706;
                temp_tagged_output_t_reg_2706_pp0_iter4_reg <= temp_tagged_output_t_reg_2706_pp0_iter3_reg;
                temp_tagged_output_t_reg_2706_pp0_iter5_reg <= temp_tagged_output_t_reg_2706_pp0_iter4_reg;
                temp_tagged_output_t_reg_2706_pp0_iter6_reg <= temp_tagged_output_t_reg_2706_pp0_iter5_reg;
                temp_tagged_output_t_reg_2706_pp0_iter7_reg <= temp_tagged_output_t_reg_2706_pp0_iter6_reg;
                temp_tagged_output_t_reg_2706_pp0_iter8_reg <= temp_tagged_output_t_reg_2706_pp0_iter7_reg;
                temp_tagged_output_t_reg_2706_pp0_iter9_reg <= temp_tagged_output_t_reg_2706_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_n_reg_2526 <= p_sampleIn_V_superSa_nbread_fu_434_p2_0;
                empty_n_reg_2526_pp0_iter1_reg <= empty_n_reg_2526;
                icmp_ln436_reg_2695 <= icmp_ln436_fu_1570_p2;
                icmp_ln436_reg_2695_pp0_iter1_reg <= icmp_ln436_reg_2695;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_2690 <= t_fu_1536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_142_reg_2711 <= temp_tagged_output_t_142_fu_1944_p18;
                temp_tagged_output_t_143_reg_2716 <= temp_tagged_output_t_143_fu_1982_p18;
                temp_tagged_output_t_reg_2706 <= temp_tagged_output_t_fu_1906_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_loa_reg_2702_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter8_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_144_reg_2721 <= grp_genChain_fu_841_ap_return_0;
                temp_tagged_output_t_145_reg_2726 <= grp_genChain_fu_841_ap_return_1;
                temp_tagged_output_t_146_reg_2731 <= grp_genChain_fu_841_ap_return_2;
                temp_tagged_output_t_147_reg_2736 <= grp_genChain_fu_841_ap_return_3;
                temp_tagged_output_t_148_reg_2741 <= grp_genChain_fu_841_ap_return_4;
                temp_tagged_output_t_149_reg_2746 <= grp_genChain_fu_841_ap_return_5;
                temp_tagged_output_t_150_reg_2751 <= grp_genChain_fu_841_ap_return_6;
                temp_tagged_output_t_151_reg_2756 <= grp_genChain_fu_841_ap_return_7;
                temp_tagged_output_t_152_reg_2761 <= grp_genChain_fu_841_ap_return_8;
                temp_tagged_output_t_153_reg_2766 <= grp_genChain_fu_841_ap_return_9;
                temp_tagged_output_t_154_reg_2771 <= grp_genChain_fu_841_ap_return_10;
                temp_tagged_output_t_155_reg_2776 <= grp_genChain_fu_841_ap_return_11;
                temp_tagged_output_t_156_reg_2781 <= grp_genChain_fu_841_ap_return_12;
                temp_tagged_output_t_157_reg_2786 <= grp_genChain_fu_841_ap_return_13;
                temp_tagged_output_t_158_reg_2791 <= grp_genChain_fu_841_ap_return_14;
                temp_tagged_output_t_159_reg_2796 <= grp_genChain_fu_841_ap_return_15;
                temp_tagged_output_t_160_reg_2801 <= grp_genChain_fu_841_ap_return_16;
                temp_tagged_output_t_161_reg_2806 <= grp_genChain_fu_841_ap_return_17;
                temp_tagged_output_t_162_reg_2811 <= grp_genChain_fu_841_ap_return_18;
                temp_tagged_output_t_163_reg_2816 <= grp_genChain_fu_841_ap_return_19;
                temp_tagged_output_t_164_reg_2821 <= grp_genChain_fu_841_ap_return_20;
                temp_tagged_output_t_165_reg_2826 <= grp_genChain_fu_841_ap_return_21;
                temp_tagged_output_t_166_reg_2831 <= grp_genChain_fu_841_ap_return_22;
                temp_tagged_output_t_167_reg_2836 <= grp_genChain_fu_841_ap_return_23;
                temp_tagged_output_t_168_reg_2841 <= grp_genChain_fu_841_ap_return_24;
                temp_tagged_output_t_169_reg_2846 <= grp_genChain_fu_841_ap_return_25;
                temp_tagged_output_t_170_reg_2851 <= grp_genChain_fu_841_ap_return_26;
                temp_tagged_output_t_171_reg_2856 <= grp_genChain_fu_841_ap_return_27;
                temp_tagged_output_t_172_reg_2861 <= grp_genChain_fu_841_ap_return_28;
                temp_tagged_output_t_173_reg_2866 <= grp_genChain_fu_841_ap_return_29;
                temp_tagged_output_t_174_reg_2871 <= grp_genChain_fu_841_ap_return_30;
                temp_tagged_output_t_175_reg_2876 <= grp_genChain_fu_841_ap_return_31;
                temp_tagged_output_t_176_reg_2881 <= grp_genChain_fu_841_ap_return_32;
                temp_tagged_output_t_177_reg_2886 <= grp_genChain_fu_841_ap_return_33;
                temp_tagged_output_t_178_reg_2891 <= grp_genChain_fu_841_ap_return_34;
                temp_tagged_output_t_179_reg_2896 <= grp_genChain_fu_841_ap_return_35;
                temp_tagged_output_t_180_reg_2901 <= grp_genChain_fu_841_ap_return_36;
                temp_tagged_output_t_181_reg_2906 <= grp_genChain_fu_841_ap_return_37;
                temp_tagged_output_t_182_reg_2911 <= grp_genChain_fu_841_ap_return_38;
                temp_tagged_output_t_183_reg_2916 <= grp_genChain_fu_841_ap_return_39;
                temp_tagged_output_t_184_reg_2921 <= grp_genChain_fu_841_ap_return_40;
                temp_tagged_output_t_185_reg_2926 <= grp_genChain_fu_841_ap_return_41;
                temp_tagged_output_t_186_reg_2931 <= grp_genChain_fu_841_ap_return_42;
                temp_tagged_output_t_187_reg_2936 <= grp_genChain_fu_841_ap_return_43;
                temp_tagged_output_t_188_reg_2941 <= grp_genChain_fu_841_ap_return_44;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln700_1_fu_1614_p2 <= std_logic_vector(unsigned(control_count_V_3) + unsigned(ap_const_lv4_1));
    add_ln700_2_fu_1546_p2 <= std_logic_vector(unsigned(sample_in_read_count_3) + unsigned(ap_const_lv8_1));
    add_ln700_fu_1596_p2 <= std_logic_vector(unsigned(pf_count_V_1) + unsigned(ap_const_lv4_1));
    and_ln498_10_fu_2457_p2 <= (call_ret_process_r_fu_922_ap_return_45 and call_ret_process_r_fu_922_ap_return_44);
    and_ln498_11_fu_2463_p2 <= (call_ret_process_r_fu_922_ap_return_47 and call_ret_process_r_fu_922_ap_return_46);
    and_ln498_12_fu_2469_p2 <= (and_ln498_11_fu_2463_p2 and and_ln498_10_fu_2457_p2);
    and_ln498_13_fu_2475_p2 <= (and_ln498_9_fu_2451_p2 and and_ln498_12_fu_2469_p2);
    and_ln498_14_fu_2481_p2 <= (and_ln498_6_fu_2433_p2 and and_ln498_13_fu_2475_p2);
    and_ln498_1_fu_2403_p2 <= (call_ret_process_r_fu_922_ap_return_35 and call_ret_process_r_fu_922_ap_return_34);
    and_ln498_2_fu_2409_p2 <= (and_ln498_fu_2397_p2 and and_ln498_1_fu_2403_p2);
    and_ln498_3_fu_2415_p2 <= (call_ret_process_r_fu_922_ap_return_37 and call_ret_process_r_fu_922_ap_return_36);
    and_ln498_4_fu_2421_p2 <= (call_ret_process_r_fu_922_ap_return_39 and call_ret_process_r_fu_922_ap_return_38);
    and_ln498_5_fu_2427_p2 <= (and_ln498_4_fu_2421_p2 and and_ln498_3_fu_2415_p2);
    and_ln498_6_fu_2433_p2 <= (and_ln498_5_fu_2427_p2 and and_ln498_2_fu_2409_p2);
    and_ln498_7_fu_2439_p2 <= (call_ret_process_r_fu_922_ap_return_41 and call_ret_process_r_fu_922_ap_return_40);
    and_ln498_8_fu_2445_p2 <= (call_ret_process_r_fu_922_ap_return_43 and call_ret_process_r_fu_922_ap_return_42);
    and_ln498_9_fu_2451_p2 <= (and_ln498_8_fu_2445_p2 and and_ln498_7_fu_2439_p2);
    and_ln498_fu_2397_p2 <= (call_ret_process_r_fu_922_ap_return_33 and call_ret_process_r_fu_922_ap_return_2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp178_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp178 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp231_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp231 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter11_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call102_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call102 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call3_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call3 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call56_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call56 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1133_assign_proc : process(ap_CS_fsm_pp0_stage0, empty_n_reg_2526, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1133 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2526 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_76_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_903_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_903 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln436_reg_2695_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2695_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_047_phi_fu_466_p6_assign_proc : process(t_047_reg_462, t_reg_2690, icmp_ln436_reg_2695, ap_condition_903)
    begin
        if ((ap_const_boolean_1 = ap_condition_903)) then
            if ((icmp_ln436_reg_2695 = ap_const_lv1_1)) then 
                ap_phi_mux_t_047_phi_fu_466_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln436_reg_2695 = ap_const_lv1_0)) then 
                ap_phi_mux_t_047_phi_fu_466_p6 <= t_reg_2690;
            else 
                ap_phi_mux_t_047_phi_fu_466_p6 <= t_047_reg_462;
            end if;
        else 
            ap_phi_mux_t_047_phi_fu_466_p6 <= t_047_reg_462;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498 <= "X";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511 <= "XXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476 <= "XXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op125_call_state4_assign_proc : process(delay_line_stall_loa_reg_2702, empty_n_reg_2526_pp0_iter1_reg)
    begin
                ap_predicate_op125_call_state4 <= ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op125_call_state4_state3_assign_proc : process(empty_n_reg_2526, delay_line_stall)
    begin
                ap_predicate_op125_call_state4_state3 <= ((delay_line_stall = ap_const_lv1_0) or (empty_n_reg_2526 = ap_const_lv1_1));
    end process;


    ap_predicate_op178_call_state4_assign_proc : process(delay_line_stall_loa_reg_2702, empty_n_reg_2526_pp0_iter1_reg)
    begin
                ap_predicate_op178_call_state4 <= ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op178_call_state4_state3_assign_proc : process(empty_n_reg_2526, delay_line_stall)
    begin
                ap_predicate_op178_call_state4_state3 <= ((delay_line_stall = ap_const_lv1_0) or (empty_n_reg_2526 = ap_const_lv1_1));
    end process;


    ap_predicate_op231_call_state12_assign_proc : process(empty_n_reg_2526_pp0_iter9_reg, delay_line_stall_loa_reg_2702_pp0_iter9_reg)
    begin
                ap_predicate_op231_call_state12 <= ((delay_line_stall_loa_reg_2702_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter9_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op231_call_state12_state11_assign_proc : process(empty_n_reg_2526_pp0_iter8_reg, delay_line_stall_loa_reg_2702_pp0_iter8_reg)
    begin
                ap_predicate_op231_call_state12_state11 <= ((delay_line_stall_loa_reg_2702_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter8_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op297_write_state13_assign_proc : process(delay_line_stall_loa_reg_2702_pp0_iter10_reg, and_ln498_14_reg_3106, empty_n_reg_2526_pp0_iter10_reg)
    begin
                ap_predicate_op297_write_state13 <= (((empty_n_reg_2526_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_14_reg_3106)) or ((delay_line_stall_loa_reg_2702_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln498_14_reg_3106)));
    end process;


    ap_ready_assign_proc : process(icmp_ln436_fu_1570_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_fu_1570_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_i_process_1_fu_1064_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_i_process_1_fu_1064_ap_ce <= ap_const_logic_1;
        else 
            call_ret_i_process_1_fu_1064_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_i_process_1_fu_1064_ap_start <= call_ret_i_process_1_fu_1064_ap_start_reg;
    call_ret_i_process_1_fu_1064_p_in_0_valid_read <= ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498(0);

    call_ret_process_r_fu_922_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp231) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_process_r_fu_922_ap_ce <= ap_const_logic_1;
        else 
            call_ret_process_r_fu_922_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_process_r_fu_922_ap_start <= call_ret_process_r_fu_922_ap_start_reg;
    call_ret_process_r_fu_922_p_in_0_valid_read <= temp_tagged_output_t_143_reg_2716_pp0_iter9_reg(0);
    call_ret_process_r_fu_922_p_in_10_valid_read <= temp_tagged_output_t_173_reg_2866(0);
    call_ret_process_r_fu_922_p_in_11_valid_read <= temp_tagged_output_t_176_reg_2881(0);
    call_ret_process_r_fu_922_p_in_12_valid_read <= temp_tagged_output_t_179_reg_2896(0);
    call_ret_process_r_fu_922_p_in_13_valid_read <= temp_tagged_output_t_182_reg_2911(0);
    call_ret_process_r_fu_922_p_in_14_valid_read <= temp_tagged_output_t_185_reg_2926(0);
    call_ret_process_r_fu_922_p_in_15_valid_read <= temp_tagged_output_t_188_reg_2941(0);
    call_ret_process_r_fu_922_p_in_1_valid_read <= temp_tagged_output_t_146_reg_2731(0);
    call_ret_process_r_fu_922_p_in_2_valid_read <= temp_tagged_output_t_149_reg_2746(0);
    call_ret_process_r_fu_922_p_in_3_valid_read <= temp_tagged_output_t_152_reg_2761(0);
    call_ret_process_r_fu_922_p_in_4_valid_read <= temp_tagged_output_t_155_reg_2776(0);
    call_ret_process_r_fu_922_p_in_5_valid_read <= temp_tagged_output_t_158_reg_2791(0);
    call_ret_process_r_fu_922_p_in_6_valid_read <= temp_tagged_output_t_161_reg_2806(0);
    call_ret_process_r_fu_922_p_in_7_valid_read <= temp_tagged_output_t_164_reg_2821(0);
    call_ret_process_r_fu_922_p_in_8_valid_read <= temp_tagged_output_t_167_reg_2836(0);
    call_ret_process_r_fu_922_p_in_9_valid_read <= temp_tagged_output_t_170_reg_2851(0);

    control_delayline_Ar_55_ce0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_55_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_55_we0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_55_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_207_ce0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_207_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_207_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_207_we0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_207_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_207_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_239_ce0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_239_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_239_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_239_we0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_239_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_239_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_63_ce0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_63_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_63_we0_assign_proc : process(delay_line_stall_loa_reg_2702, ap_block_pp0_stage0_11001, empty_n_reg_2526_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_loa_reg_2702 = ap_const_lv1_0) or (empty_n_reg_2526_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_63_we0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_n_fu_1214_p1 <= p_sampleIn_V_superSa_nbread_fu_434_p2_0;

    grp_genChain_fu_841_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp178)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp178) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_genChain_fu_841_ap_ce <= ap_const_logic_1;
        else 
            grp_genChain_fu_841_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_genChain_fu_841_ap_start <= grp_genChain_fu_841_ap_start_reg;
    grp_genChain_fu_841_control_bits_V_23 <= control_delayline_Ar_55_q0(4 - 1 downto 0);
    grp_genChain_fu_841_p_in_0_valid_read <= call_ret_i_process_1_fu_1064_ap_return_44(0);
    grp_genChain_fu_841_p_in_10_valid_read <= call_ret_i_process_1_fu_1064_ap_return_14(0);
    grp_genChain_fu_841_p_in_11_valid_read <= call_ret_i_process_1_fu_1064_ap_return_11(0);
    grp_genChain_fu_841_p_in_12_valid_read <= call_ret_i_process_1_fu_1064_ap_return_8(0);
    grp_genChain_fu_841_p_in_13_valid_read <= call_ret_i_process_1_fu_1064_ap_return_5(0);
    grp_genChain_fu_841_p_in_14_valid_read <= call_ret_i_process_1_fu_1064_ap_return_2(0);
    grp_genChain_fu_841_p_in_15_valid_read <= delayline_Array_vali_63_q0(0);
    grp_genChain_fu_841_p_in_1_valid_read <= call_ret_i_process_1_fu_1064_ap_return_41(0);
    grp_genChain_fu_841_p_in_2_valid_read <= call_ret_i_process_1_fu_1064_ap_return_38(0);
    grp_genChain_fu_841_p_in_3_valid_read <= call_ret_i_process_1_fu_1064_ap_return_35(0);
    grp_genChain_fu_841_p_in_4_valid_read <= call_ret_i_process_1_fu_1064_ap_return_32(0);
    grp_genChain_fu_841_p_in_5_valid_read <= call_ret_i_process_1_fu_1064_ap_return_29(0);
    grp_genChain_fu_841_p_in_6_valid_read <= call_ret_i_process_1_fu_1064_ap_return_26(0);
    grp_genChain_fu_841_p_in_7_valid_read <= call_ret_i_process_1_fu_1064_ap_return_23(0);
    grp_genChain_fu_841_p_in_8_valid_read <= call_ret_i_process_1_fu_1064_ap_return_20(0);
    grp_genChain_fu_841_p_in_9_valid_read <= call_ret_i_process_1_fu_1064_ap_return_17(0);
    icmp_ln436_fu_1570_p2 <= "1" when (ap_phi_mux_t_047_phi_fu_466_p6 = ap_const_lv9_1EF) else "0";
    icmp_ln457_fu_1552_p2 <= "0" when (sample_in_read_count_3 = ap_const_lv8_FF) else "1";
    icmp_ln879_fu_1590_p2 <= "1" when (pf_count_V_1 = ap_const_lv4_F) else "0";
    p_sampleIn_V_superSa_nbread_fu_434_p2_0 <= (0=>(p_sampleIn_V_superSample_empty_n), others=>'-');

    p_sampleIn_V_superSample_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, p_sampleIn_V_superSample_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_sampleIn_V_superSample_empty_n = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_sampleIn_V_superSample_read <= ap_const_logic_1;
        else 
            p_sampleIn_V_superSample_read <= ap_const_logic_0;
        end if; 
    end process;


    p_sampleOut_V_superSample_blk_n_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_sampleOut_V_superSample_blk_n <= p_sampleOut_V_superSample_full_n;
        else 
            p_sampleOut_V_superSample_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_sampleOut_V_superSample_din <= (((((((((((((((((((((((((((((((commuted_output_samp_120_reg_3101 & commuted_output_samp_119_reg_3096) & commuted_output_samp_118_reg_3091) & commuted_output_samp_117_reg_3086) & commuted_output_samp_116_reg_3081) & commuted_output_samp_115_reg_3076) & commuted_output_samp_114_reg_3071) & commuted_output_samp_113_reg_3066) & commuted_output_samp_112_reg_3061) & commuted_output_samp_111_reg_3056) & commuted_output_samp_110_reg_3051) & commuted_output_samp_109_reg_3046) & commuted_output_samp_108_reg_3041) & commuted_output_samp_107_reg_3036) & commuted_output_samp_106_reg_3031) & commuted_output_samp_reg_2946) & commuted_output_samp_105_reg_3026) & commuted_output_samp_104_reg_3021) & commuted_output_samp_103_reg_3016) & commuted_output_samp_102_reg_3011) & commuted_output_samp_101_reg_3006) & commuted_output_samp_100_reg_3001) & commuted_output_samp_99_reg_2996) & commuted_output_samp_98_reg_2991) & commuted_output_samp_97_reg_2986) & commuted_output_samp_96_reg_2981) & commuted_output_samp_95_reg_2976) & commuted_output_samp_94_reg_2971) & commuted_output_samp_93_reg_2966) & commuted_output_samp_92_reg_2961) & commuted_output_samp_91_reg_2956) & commuted_output_samp_121_reg_2951);

    p_sampleOut_V_superSample_write_assign_proc : process(ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1))) then 
            p_sampleOut_V_superSample_write <= ap_const_logic_1;
        else 
            p_sampleOut_V_superSample_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_1536_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(ap_phi_mux_t_047_phi_fu_466_p6));
    trunc_ln203_fu_1222_p1 <= p_sampleIn_V_superSample_dout(21 - 1 downto 0);
    zext_ln66_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_3),32));
end behav;
