

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Mon Aug  5 17:48:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.038 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- delete_patch_perPatch                                     |        ?|        ?|        85|          -|          -|     ?|        no|
        | + delete_patch_perSuperpointSP_delete_patch_perPointSP     |       82|       82|         4|          1|          1|    80|       yes|
        |- delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP  |       80|       80|         2|          1|          1|    80|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 11 2 
2 --> 3 8 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 2 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%index_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %index"   --->   Operation 12 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_patches_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 13 'read' 'n_patches_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%index_cast20 = zext i2 %index_read"   --->   Operation 14 'zext' 'index_cast20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.58ns)   --->   "%icmp_ln543 = icmp_ugt  i8 %n_patches_read_2, i8 %index_cast20" [patchMaker.cpp:543]   --->   Operation 15 'icmp' 'icmp_ln543' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %._crit_edge, void %.lr.ph.preheader" [patchMaker.cpp:543]   --->   Operation 16 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln552 = br void %.lr.ph" [patchMaker.cpp:552]   --->   Operation 17 'br' 'br_ln552' <Predicate = (icmp_ln543)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_011 = phi i2 %i, void, i2 %index_read, void %.lr.ph.preheader"   --->   Operation 18 'phi' 'i_011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %i_011, i32 1" [patchMaker.cpp:552]   --->   Operation 19 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln552 = br i1 %tmp_23, void %.split10, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:552]   --->   Operation 20 'br' 'br_ln552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln552 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [patchMaker.cpp:552]   --->   Operation 21 'specloopname' 'specloopname_ln552' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.43ns)   --->   "%i = add i2 %i_011, i2 1"   --->   Operation 22 'add' 'i' <Predicate = (!tmp_23)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i2 %i" [patchMaker.cpp:569]   --->   Operation 23 'zext' 'zext_ln569' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [patchMaker.cpp:569]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln569 = add i4 %tmp, i4 %zext_ln569" [patchMaker.cpp:569]   --->   Operation 25 'add' 'add_ln569' <Predicate = (!tmp_23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i2 %i_011" [patchMaker.cpp:569]   --->   Operation 26 'zext' 'zext_ln569_1' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_011, i2 0" [patchMaker.cpp:569]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln569_1 = add i4 %tmp_s, i4 %zext_ln569_1" [patchMaker.cpp:569]   --->   Operation 28 'add' 'add_ln569_1' <Predicate = (!tmp_23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln558 = br void" [patchMaker.cpp:558]   --->   Operation 29 'br' 'br_ln558' <Predicate = (!tmp_23)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln580 = br void %._crit_edge.loopexit.preheader" [patchMaker.cpp:580]   --->   Operation 30 'br' 'br_ln580' <Predicate = (tmp_23)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split10, i7 %add_ln558_1, void %.split8" [patchMaker.cpp:558]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split10, i3 %select_ln558_1, void %.split8" [patchMaker.cpp:558]   --->   Operation 32 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%b = phi i5 0, void %.split10, i5 %add_ln564, void %.split8" [patchMaker.cpp:564]   --->   Operation 33 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln558_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:558]   --->   Operation 34 'add' 'add_ln558_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.59ns)   --->   "%icmp_ln558 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:558]   --->   Operation 36 'icmp' 'icmp_ln558' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln558 = br i1 %icmp_ln558, void %.split8, void" [patchMaker.cpp:558]   --->   Operation 37 'br' 'br_ln558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln558 = add i3 %a, i3 1" [patchMaker.cpp:558]   --->   Operation 38 'add' 'add_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln564 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:564]   --->   Operation 39 'icmp' 'icmp_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln558 = select i1 %icmp_ln564, i5 0, i5 %b" [patchMaker.cpp:558]   --->   Operation 40 'select' 'select_ln558' <Predicate = (!icmp_ln558)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln558_1 = select i1 %icmp_ln564, i3 %add_ln558, i3 %a" [patchMaker.cpp:558]   --->   Operation 41 'select' 'select_ln558_1' <Predicate = (!icmp_ln558)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i3 %select_ln558_1" [patchMaker.cpp:569]   --->   Operation 42 'zext' 'zext_ln569_2' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln569_2 = add i4 %add_ln569, i4 %zext_ln569_2" [patchMaker.cpp:569]   --->   Operation 43 'add' 'add_ln569_2' <Predicate = (!icmp_ln558)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln564 = add i5 %select_ln558, i5 1" [patchMaker.cpp:564]   --->   Operation 44 'add' 'add_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln569_2, i4 0" [patchMaker.cpp:569]   --->   Operation 45 'bitconcatenate' 'tmp_50_cast' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i3 %select_ln558_1" [patchMaker.cpp:569]   --->   Operation 46 'zext' 'zext_ln569_3' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln569_3 = add i4 %add_ln569_1, i4 %zext_ln569_3" [patchMaker.cpp:569]   --->   Operation 47 'add' 'add_ln569_3' <Predicate = (!icmp_ln558)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_52_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln569_3, i4 0" [patchMaker.cpp:569]   --->   Operation 48 'bitconcatenate' 'tmp_52_cast' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln569_4 = zext i5 %select_ln558" [patchMaker.cpp:569]   --->   Operation 49 'zext' 'zext_ln569_4' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln569_4 = add i8 %tmp_50_cast, i8 %zext_ln569_4" [patchMaker.cpp:569]   --->   Operation 50 'add' 'add_ln569_4' <Predicate = (!icmp_ln558)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln569_5 = zext i8 %add_ln569_4" [patchMaker.cpp:569]   --->   Operation 51 'zext' 'zext_ln569_5' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln569_5" [patchMaker.cpp:569]   --->   Operation 52 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln569_5 = add i8 %tmp_52_cast, i8 %zext_ln569_4" [patchMaker.cpp:569]   --->   Operation 53 'add' 'add_ln569_5' <Predicate = (!icmp_ln558)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (1.20ns)   --->   "%patches_superpoints_load = load i8 %patches_superpoints_addr" [patchMaker.cpp:569]   --->   Operation 54 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln558)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 55 [1/2] (1.20ns)   --->   "%patches_superpoints_load = load i8 %patches_superpoints_addr" [patchMaker.cpp:569]   --->   Operation 55 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln558)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSP_delete_patch_perPointSP_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln569_6 = zext i8 %add_ln569_5" [patchMaker.cpp:569]   --->   Operation 59 'zext' 'zext_ln569_6' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln569_6" [patchMaker.cpp:569]   --->   Operation 60 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln564 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [patchMaker.cpp:564]   --->   Operation 61 'specloopname' 'specloopname_ln564' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln569 = store i64 %patches_superpoints_load, i8 %patches_superpoints_addr_3" [patchMaker.cpp:569]   --->   Operation 62 'store' 'store_ln569' <Predicate = (!icmp_ln558)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln558)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.62>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln580_1, void %._crit_edge.loopexit, i7 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:580]   --->   Operation 65 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%a_3 = phi i3 %select_ln580_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:580]   --->   Operation 66 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%b_5 = phi i5 %add_ln586, void %._crit_edge.loopexit, i5 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:586]   --->   Operation 67 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln580_1 = add i7 %indvar_flatten7, i7 1" [patchMaker.cpp:580]   --->   Operation 68 'add' 'add_ln580_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln580 = icmp_eq  i7 %indvar_flatten7, i7 80" [patchMaker.cpp:580]   --->   Operation 70 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln580 = br i1 %icmp_ln580, void %._crit_edge.loopexit, void" [patchMaker.cpp:580]   --->   Operation 71 'br' 'br_ln580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.57ns)   --->   "%add_ln580 = add i3 %a_3, i3 1" [patchMaker.cpp:580]   --->   Operation 72 'add' 'add_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.63ns)   --->   "%icmp_ln586 = icmp_eq  i5 %b_5, i5 16" [patchMaker.cpp:586]   --->   Operation 73 'icmp' 'icmp_ln586' <Predicate = (!icmp_ln580)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.27ns)   --->   "%select_ln580 = select i1 %icmp_ln586, i5 0, i5 %b_5" [patchMaker.cpp:580]   --->   Operation 74 'select' 'select_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln580_1 = select i1 %icmp_ln586, i3 %add_ln580, i3 %a_3" [patchMaker.cpp:580]   --->   Operation 75 'select' 'select_ln580_1' <Predicate = (!icmp_ln580)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln586 = add i5 %select_ln580, i5 1" [patchMaker.cpp:586]   --->   Operation 76 'add' 'add_ln586' <Predicate = (!icmp_ln580)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 3> <Delay = 2.03>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 78 'speclooptripcount' 'empty_98' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln580_1, i4 0" [patchMaker.cpp:591]   --->   Operation 79 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln591 = zext i7 %tmp_5" [patchMaker.cpp:591]   --->   Operation 80 'zext' 'zext_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln591 = add i8 %zext_ln591, i8 160" [patchMaker.cpp:591]   --->   Operation 81 'add' 'add_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln591_1 = zext i5 %select_ln580" [patchMaker.cpp:591]   --->   Operation 83 'zext' 'zext_ln591_1' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln591_1 = add i8 %add_ln591, i8 %zext_ln591_1" [patchMaker.cpp:591]   --->   Operation 84 'add' 'add_ln591_1' <Predicate = (!icmp_ln580)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln591_2 = zext i8 %add_ln591_1" [patchMaker.cpp:591]   --->   Operation 85 'zext' 'zext_ln591_2' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln591_2" [patchMaker.cpp:591]   --->   Operation 86 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:586]   --->   Operation 87 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.20ns)   --->   "%store_ln591 = store i64 0, i8 %patches_superpoints_addr_2" [patchMaker.cpp:591]   --->   Operation 88 'store' 'store_ln591' <Predicate = (!icmp_ln580)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln580)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.70>
ST_10 : Operation 90 [2/2] (0.38ns)   --->   "%call_ln595 = call void @delete_patch_patches_parameters, i2 %index_read, i32 %patches_parameters" [patchMaker.cpp:595]   --->   Operation 90 'call' 'call_ln595' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln606 = add i8 %n_patches_read_2, i8 255" [patchMaker.cpp:606]   --->   Operation 91 'add' 'add_ln606' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln606 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %add_ln606" [patchMaker.cpp:606]   --->   Operation 92 'write' 'write_ln606' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln595 = call void @delete_patch_patches_parameters, i2 %index_read, i32 %patches_parameters" [patchMaker.cpp:595]   --->   Operation 93 'call' 'call_ln595' <Predicate = (icmp_ln543)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln607 = br void %._crit_edge" [patchMaker.cpp:607]   --->   Operation 94 'br' 'br_ln607' <Predicate = (icmp_ln543)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln607 = ret" [patchMaker.cpp:607]   --->   Operation 95 'ret' 'ret_ln607' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.581ns
The critical path consists of the following:
	wire read on port 'index' [6]  (0 ns)
	'icmp' operation ('icmp_ln543', patchMaker.cpp:543) [9]  (0.581 ns)

 <State 2>: 1.14ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('index_read') ('i') [14]  (0 ns)
	'add' operation ('i') [19]  (0.436 ns)
	'add' operation ('add_ln569', patchMaker.cpp:569) [22]  (0.708 ns)

 <State 3>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:564) with incoming values : ('add_ln564', patchMaker.cpp:564) [30]  (0 ns)
	'icmp' operation ('icmp_ln564', patchMaker.cpp:564) [39]  (0.637 ns)
	'select' operation ('select_ln558_1', patchMaker.cpp:558) [41]  (0.278 ns)
	'add' operation ('add_ln569_2', patchMaker.cpp:569) [43]  (0.708 ns)

 <State 4>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln569_4', patchMaker.cpp:569) [50]  (0.705 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:569) [52]  (0 ns)
	'load' operation ('patches_superpoints_load', patchMaker.cpp:569) on array 'patches_superpoints' [57]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load', patchMaker.cpp:569) on array 'patches_superpoints' [57]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr_3', patchMaker.cpp:569) [55]  (0 ns)
	'store' operation ('store_ln569', patchMaker.cpp:569) of variable 'patches_superpoints_load', patchMaker.cpp:569 on array 'patches_superpoints' [58]  (1.2 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:586) with incoming values : ('add_ln586', patchMaker.cpp:586) [68]  (0 ns)
	'icmp' operation ('icmp_ln586', patchMaker.cpp:586) [77]  (0.637 ns)
	'select' operation ('select_ln580', patchMaker.cpp:580) [78]  (0.278 ns)
	'add' operation ('add_ln586', patchMaker.cpp:586) [90]  (0.707 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'add' operation ('add_ln591', patchMaker.cpp:591) [82]  (0 ns)
	'add' operation ('add_ln591_1', patchMaker.cpp:591) [85]  (0.838 ns)
	'getelementptr' operation ('patches_superpoints_addr_2', patchMaker.cpp:591) [87]  (0 ns)
	'store' operation ('store_ln591', patchMaker.cpp:591) of constant 0 on array 'patches_superpoints' [89]  (1.2 ns)

 <State 10>: 0.705ns
The critical path consists of the following:
	'add' operation ('add_ln606', patchMaker.cpp:606) [94]  (0.705 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
