# RISC-V Reference SoC Tapeout Program â€“ Week 4

This repository contains the CMOS circuit design and SPICE simulation activities for Week 4 of the RISC-V Reference SoC Tapeout Program. The tasks focus on understanding transistor-level circuit properties and their impact on timing behavior analyzed in STA.

## Table of Contents

| SI No. | Tasks | Description |
|--------|-------|-------------|
| **[Task-1:](Task-1/Task-1.md)** | MOSFET Behavior & Id vs. Vds | Simulate NMOS, sweep Vds for different Vgs, plot Id vs. Vds curves, and observe regions. |
| **[Task-2:](Task-2/Task-2.md)** | Threshold Voltage & Velocity Saturation | Sweep Vgs vs. Id, extract Vt, and analyze velocity saturation effects. |
| **[Task-3:](Task-3/Task-3.md)** | CMOS Inverter VTC | Build inverter, sweep input, plot Vout vs. Vin, and identify switching threshold (Vm). |
| **[Task-4:](Task-4/Task-4.md)** | Transient Behavior & Delays | Apply pulse input, extract rise/fall delays from waveforms. |
| **[Task-5:](Task-5/Task-5.md)** | Noise Margin Analysis | From VTC, determine VIL/VIH/VOL/VOH, compute NML/NMH. |
| **[Task-6:](Task-6/Task-6.md)** | Variation Studies | Vary Vdd and transistor sizing, re-plot VTCs/delays, observe shifts in thresholds, margins, and delays. |



