[
    {
        "age": null,
        "album": "",
        "author": "/u/Chipdoc",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-27T22:25:25.353989+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-27T21:31:01+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Chipdoc\"> /u/Chipdoc </a> <br/> <span><a href=\"https://arxiv.org/abs/2506.15418\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lm5pca/riscv_for_hpc_an_update_of_where_we_are_and_main/\">[comments]</a></span>",
        "id": 3038287,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lm5pca/riscv_for_hpc_an_update_of_where_we_are_and_main",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V for HPC: An update of where we are and main action points",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/0BAD-C0DE",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-27T18:05:29.167574+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-27T17:10:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I often see instruction sequences like this one (disregard the <code>t6</code> register):</p> <pre><code> sfence.vma zero, zero csrw satp, t6 sfence.vma zero, zero </code></pre> <p>While I understand the second occurrence of <code>sfence</code>, I don&#39;t understand the need for the forst one: the TLB is supposedly in an healthy state until I modify the <code>satp</code> CSR.</p> <p>So why doing it at all <strong>before</strong>?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/0BAD-C0DE\"> /u/0BAD-C0DE </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llzcm8/why_do_i_need_to_execute_sfencevma_zero_zero/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llzcm8/why_do_i_need_to_execute_sfencevma_zero_zero/\">[comments]</a></span>",
        "id": 3036472,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1llzcm8/why_do_i_need_to_execute_sfencevma_zero_zero",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Why do I need to execute sfence.vma zero, zero before setting satp CSR?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/0BAD-C0DE",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-27T12:40:26.866041+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-27T11:52:18+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Can I write something like this instruction?</p> <pre><code>sd t1 16(zero) </code></pre> <p>That is accessing addresses using the <code>zero</code> register as base?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/0BAD-C0DE\"> /u/0BAD-C0DE </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llrx10/is_indirect_addressing_on_zero_register_allowed/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llrx10/is_indirect_addressing_on_zero_register_allowed/\">[comments]</a></span>",
        "id": 3033648,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1llrx10/is_indirect_addressing_on_zero_register_allowed",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Is indirect addressing on zero register allowed?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Beneficial_Towel_901",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-27T08:20:26.028957+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-27T07:49:38+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Can someone share good course on RISCV from computer architecture and embedded perspective and not with a motive of designing processor?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Beneficial_Towel_901\"> /u/Beneficial_Towel_901 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llo4m8/riscv_course/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1llo4m8/riscv_course/\">[comments]</a></span>",
        "id": 3031997,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1llo4m8/riscv_course",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCV course",
        "vote": 0
    }
]