module top_module(
	output reg zero);  //--> added 'reg' data type for zero output
	assign zero = 0;  //--> added assignment statement for zero output
endmodule
