[{"DBLP title": "Low-Power Rotary Clock Array Design.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2007, "MAG papers": [{"PaperId": 2069695849, "PaperTitle": "low power rotary clock array design", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Two New Techniques Integrated for Energy-Efficient TLB Design.", "DBLP authors": ["Yen-Jen Chang", "Maofeng Lan"], "year": 2007, "MAG papers": [{"PaperId": 2039701223, "PaperTitle": "two new techniques integrated for energy efficient tlb design", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "A Test Generation Framework for Quantum Cellular Automata Circuits.", "DBLP authors": ["Pallav Gupta", "Niraj K. Jha", "Loganathan Lingappan"], "year": 2007, "MAG papers": [{"PaperId": 2026866972, "PaperTitle": "a test generation framework for quantum cellular automata circuits", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 67, "Affiliations": {"princeton university": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2007, "MAG papers": [{"PaperId": 2039461958, "PaperTitle": "go no go testing of vco modulation rf transceivers through the delayed rf setup", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.", "DBLP authors": ["Dharmendra Saraswat", "Ramachandra Achar", "Michel S. Nakhla"], "year": 2007, "MAG papers": [{"PaperId": 2040579262, "PaperTitle": "fast passivity verification and enforcement via reciprocal systems for interconnects with large order macromodels", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"carleton university": 3.0}}], "source": "ES"}, {"DBLP title": "Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm.", "DBLP authors": ["Dipanjan Gope", "Albert E. Ruehli", "Vikram Jandhyala"], "year": 2007, "MAG papers": [{"PaperId": 1977404975, "PaperTitle": "speeding up peec partial inductance computations using a qr based algorithm", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ibm": 1.0, "university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips.", "DBLP authors": ["Ruibing Lu", "Aiqun Cao", "Cheng-Kok Koh"], "year": 2007, "MAG papers": [{"PaperId": 1980283343, "PaperTitle": "samba bus a high performance bus architecture for system on chips", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 67, "Affiliations": {"synopsys": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design.", "DBLP authors": ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2091339753, "PaperTitle": "a robust power gating structure and power mode transition strategy for mtcmos design", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 75, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends.", "DBLP authors": ["Ye Li", "Bertan Bakkaloglu", "Chaitali Chakrabarti"], "year": 2007, "MAG papers": [{"PaperId": 2045963985, "PaperTitle": "a system level energy model and energy quality evaluation for integrated transceiver front ends", "Year": 2007, "CitationCount": 135, "EstimatedCitation": 182, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Zhongfeng Wang", "Zhiqiang Cui"], "year": 2007, "MAG papers": [{"PaperId": 1990436563, "PaperTitle": "low complexity high speed decoder design for quasi cyclic ldpc codes", "Year": 2007, "CitationCount": 120, "EstimatedCitation": 170, "Affiliations": {"oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "Floating-Point Divider Design for FPGAs.", "DBLP authors": ["K. Scott Hemmert", "Keith D. Underwood"], "year": 2007, "MAG papers": [{"PaperId": 1991685733, "PaperTitle": "floating point divider design for fpgas", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"sandia national laboratories": 2.0}}], "source": "ES"}, {"DBLP title": "VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment.", "DBLP authors": ["P. Rajesh Kumar", "K. Sridharan"], "year": 2007, "MAG papers": [{"PaperId": 2070835585, "PaperTitle": "vlsi efficient scheme and fpga realization for robotic mapping in a dynamic environment", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper.", "DBLP authors": ["A. Amirabadi", "Ali Afzali-Kusha", "Y. Mortazavi", "Mehrdad Nourani"], "year": 2007, "MAG papers": [{"PaperId": 2051348865, "PaperTitle": "clock delayed domino logic with efficient variable threshold voltage keeper", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of tehran": 2.0, "university of texas at dallas": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Design Methodology for Global Resonant H-Tree Clock Distribution Networks.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Integrated Placement and Skew Optimization for Rotary Clocking.", "DBLP authors": ["Ganesh Venkataraman", "Jiang Hu", "Frank Liu"], "year": 2007, "MAG papers": [{"PaperId": 2164846254, "PaperTitle": "integrated placement and skew optimization for rotary clocking", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas a m university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Interconnect Lifetime Prediction for Reliability-Aware Systems.", "DBLP authors": ["Zhijian Lu", "Wei Huang", "Mircea R. Stan", "Kevin Skadron", "John Lach"], "year": 2007, "MAG papers": [{"PaperId": 2014726346, "PaperTitle": "interconnect lifetime prediction for reliability aware systems", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 67, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "A New Single-Ended SRAM Cell With Write-Assist.", "DBLP authors": ["Richard F. Hobson"], "year": 2007, "MAG papers": [{"PaperId": 2000410358, "PaperTitle": "a new single ended sram cell with write assist", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs.", "DBLP authors": ["Jason Meyer", "Fatih Kocan"], "year": 2007, "MAG papers": [{"PaperId": 2024203951, "PaperTitle": "sharing of sram tables among npn equivalent luts in sram based fpgas", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"southern methodist university": 2.0}}], "source": "ES"}, {"DBLP title": "Segmented Virtual Ground Architecture for Low-Power Embedded SRAM.", "DBLP authors": ["Mohammad Sharifkhani", "Manoj Sachdev"], "year": 2007, "MAG papers": [{"PaperId": 1969775274, "PaperTitle": "segmented virtual ground architecture for low power embedded sram", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 68, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations.", "DBLP authors": ["Vishal Khandelwal", "Ankur Srivastava"], "year": 2007, "MAG papers": [{"PaperId": 1979441310, "PaperTitle": "a quadratic modeling based framework for accurate statistical timing analysis considering correlations", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Online Fault Tolerance for FPGA Logic Blocks.", "DBLP authors": ["John M. Emmert", "Charles E. Stroud", "Miron Abramovici"], "year": 2007, "MAG papers": [{"PaperId": 2128755437, "PaperTitle": "online fault tolerance for fpga logic blocks", "Year": 2007, "CitationCount": 97, "EstimatedCitation": 150, "Affiliations": {"wright state university": 1.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks.", "DBLP authors": ["Hae-Moon Seo", "YeonKug Moon", "Yong-Kuk Park", "Dongsu Kim", "Dong-Sun Kim", "Youn-Sung Lee", "Kwang-Ho Won", "Seong-Dong Kim", "Pyung Choi"], "year": 2007, "MAG papers": [{"PaperId": 2068073463, "PaperTitle": "a low power fully cmos integrated rf transceiver ic for wireless sensor networks", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"kyungpook national university": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses.", "DBLP authors": ["Liang Zhang", "John M. Wilson", "Rizwan Bashirullah", "Lei Luo", "Jian Xu", "Paul D. Franzon"], "year": 2007, "MAG papers": [{"PaperId": 2122394711, "PaperTitle": "voltage mode driver preemphasis technique for on chip global buses", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"north carolina state university": 5.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs.", "DBLP authors": ["Jyh-Ting Lai", "An-Yeu Wu", "Chien-Hsiung Lee"], "year": 2007, "MAG papers": [{"PaperId": 2100821597, "PaperTitle": "joint agc equalization algorithm and vlsi architecture for wirelined transceiver designs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes.", "DBLP authors": ["Sankalp S. Kallakuri", "Alex Doboli"], "year": 2007, "MAG papers": [{"PaperId": 2004622345, "PaperTitle": "customization of arbitration policies and buffer space distribution using continuous time markov decision processes", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection.", "DBLP authors": ["Alexandru Andrei", "Petru Eles", "Zebo Peng", "Marcus T. Schmitz", "Bashir M. Al-Hashimi"], "year": 2007, "MAG papers": [{"PaperId": 2045674116, "PaperTitle": "energy optimization of multiprocessor systems on chip by voltage selection", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 85, "Affiliations": {"bosch": 1.0, "university of southampton": 1.0}}], "source": "ES"}, {"DBLP title": "A Predictably Low-Leakage ASIC Design Style.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2007, "MAG papers": [{"PaperId": 2162666476, "PaperTitle": "a predictably low leakage asic design style", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing.", "DBLP authors": ["Abbes Amira", "Shrutisagar Chandrasekaran"], "year": 2007, "MAG papers": [{"PaperId": 2018982470, "PaperTitle": "power modeling and efficient fpga implementation of fht for signal processing", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"brunel university london": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems.", "DBLP authors": ["Najwa Aaraj", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2024050738, "PaperTitle": "hybrid architectures for efficient and secure face authentication in embedded systems", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"princeton university": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Warren J. Gross", "Frank R. Kschischang", "P. Glenn Gulak"], "year": 2007, "MAG papers": [{"PaperId": 2162822404, "PaperTitle": "architecture and implementation of an interpolation processor for soft decision reed solomon decoding", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 2.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications.", "DBLP authors": ["Ada S. Y. Poon"], "year": 2007, "MAG papers": [{"PaperId": 2140495006, "PaperTitle": "an energy efficient reconfigurable baseband processor for wireless communications", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Relaxed K-Best MIMO Signal Detector Design and VLSI Implementation.", "DBLP authors": ["Sizhong Chen", "Tong Zhang", "Yan Xin"], "year": 2007, "MAG papers": [{"PaperId": 2000871594, "PaperTitle": "relaxed k best mimo signal detector design and vlsi implementation", "Year": 2007, "CitationCount": 135, "EstimatedCitation": 181, "Affiliations": {"rensselaer polytechnic institute": 2.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Golconda", "Magdy A. Bayoumi", "Robert A. Barcenas", "Weidong Kuang"], "year": 2007, "MAG papers": [{"PaperId": 2023138935, "PaperTitle": "low power clock branch sharing double edge triggered flip flop", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 107, "Affiliations": {"intel": 1.0, "university of texas pan american": 1.0, "chapman university": 2.0, "university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization.", "DBLP authors": ["Chen Shoushun", "Amine Bermak"], "year": 2007, "MAG papers": [{"PaperId": 2049767724, "PaperTitle": "arbitrated time to first spike cmos image sensor with on chip histogram equalization", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 88, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 90-dB Omega 10-Gb/s Optical Receiver Analog Front-End in a 0.18\u00b5m CMOS Technology.", "DBLP authors": ["Wei-Zen Chen", "Da-Shin Lin"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing.", "DBLP authors": ["Justin Gregg", "Tom W. Chen"], "year": 2007, "MAG papers": [{"PaperId": 1999253425, "PaperTitle": "post silicon power performance optimization in the presence of process variations using individual well adaptive body biasing", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 73, "Affiliations": {"colorado state university": 2.0}}], "source": "ES"}, {"DBLP title": "SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse.", "DBLP authors": ["Lesley Shannon", "Paul Chow"], "year": 2007, "MAG papers": [{"PaperId": 2042776533, "PaperTitle": "simppl an adaptable soc framework using a programmable controller ip interface to facilitate design reuse", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Power and Reliability Management of SoCs.", "DBLP authors": ["Tajana Simunic Rosing", "Kresimir Mihic", "Giovanni De Micheli"], "year": 2007, "MAG papers": [{"PaperId": 2128773197, "PaperTitle": "power and reliability management of socs", "Year": 2007, "CitationCount": 74, "EstimatedCitation": 112, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of california san diego": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection.", "DBLP authors": ["Xiaoding Chen", "Michael S. Hsiao"], "year": 2007, "MAG papers": [{"PaperId": 2058549720, "PaperTitle": "an overlapping scan architecture for reducing both test time and test power by pipelining fault detection", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "On Concurrent Detection of Errors in Polynomial Basis Multiplication.", "DBLP authors": ["Siavash Bayat Sarmadi", "M. Anwar Hasan"], "year": 2007, "MAG papers": [{"PaperId": 2087866481, "PaperTitle": "on concurrent detection of errors in polynomial basis multiplication", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 70, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems.", "DBLP authors": ["Jiong Luo", "Niraj K. Jha", "Li-Shiuan Peh"], "year": 2007, "MAG papers": [{"PaperId": 2105445590, "PaperTitle": "simultaneous dynamic voltage scaling of processors and communication links in real time distributed embedded systems", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 81, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Positions of Twists in Global On-Chip Differential Interconnects.", "DBLP authors": ["Eisse Mensink", "Dani\u00ebl Schinkel", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "MAG papers": [{"PaperId": 2107945666, "PaperTitle": "optimal positions of twists in global on chip differential interconnects", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications.", "DBLP authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"], "year": 2007, "MAG papers": [{"PaperId": 2040796756, "PaperTitle": "computation of storage requirements for multi dimensional signal processing applications", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Testable Designs of Multiple Precharged Domino Circuits.", "DBLP authors": ["Themistoklis Haniotakis", "Y. Tsiatouhas", "Dimitris Nikolos", "Costas Efstathiou"], "year": 2007, "MAG papers": [{"PaperId": 2068519083, "PaperTitle": "testable designs of multiple precharged domino circuits", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of patras": 1.0, "university of ioannina": 1.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis.", "DBLP authors": ["Nachiketh R. Potlapally", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha", "Ruby B. Lee"], "year": 2007, "MAG papers": [{"PaperId": 2073472614, "PaperTitle": "aiding side channel attacks on cryptographic software with satisfiability based analysis", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "High-Speed Recursion Architectures for MAP-Based Turbo Decoders.", "DBLP authors": ["Zhongfeng Wang"], "year": 2007, "MAG papers": [{"PaperId": 2072180155, "PaperTitle": "high speed recursion architectures for map based turbo decoders", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Flexible Architecture for Precise Gamma Correction.", "DBLP authors": ["Dong-U Lee", "Ray C. C. Cheung", "John D. Villasenor"], "year": 2007, "MAG papers": [{"PaperId": 2007603558, "PaperTitle": "a flexible architecture for precise gamma correction", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"imperial college london": 1.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A Processor-In-Memory Architecture for Multimedia Compression.", "DBLP authors": ["Brandon J. Jasionowski", "Michelle K. Lay", "Martin Margala"], "year": 2007, "MAG papers": [{"PaperId": 2042835112, "PaperTitle": "a processor in memory architecture for multimedia compression", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Zhongfeng Wang", "Zhiqiang Cui"], "year": 2007, "MAG papers": [{"PaperId": 2160065222, "PaperTitle": "a memory efficient partially parallel decoder architecture for quasi cyclic ldpc codes", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 59, "Affiliations": {"oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "A Methodology for Transistor-Efficient Supergate Design.", "DBLP authors": ["Dimitrios Kagaris", "Themistoklis Haniotakis"], "year": 2007, "MAG papers": [{"PaperId": 2040537281, "PaperTitle": "a methodology for transistor efficient supergate design", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "First Silicon Functional Validation and Debug of Multicore Microprocessors.", "DBLP authors": ["Todd J. Foster", "Dennis L. Lastor", "Padmaraj Singh"], "year": 2007, "MAG papers": [{"PaperId": 2132894060, "PaperTitle": "first silicon functional validation and debug of multicore microprocessors", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores.", "DBLP authors": ["Chung-Ho Chen", "Chih-Kai Wei", "Tai-Hua Lu", "Hsun-Wei Gao"], "year": 2007, "MAG papers": [{"PaperId": 2082836981, "PaperTitle": "software based self testing with multiple level abstractions for soft processor cores", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors.", "DBLP authors": ["Loganathan Lingappan", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2037073597, "PaperTitle": "satisfiability based automatic test program generation and design for testability for microprocessors", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"princeton university": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit.", "DBLP authors": ["Yinhe Han", "Yu Hu", "Xiaowei Li", "Huawei Li", "Anshuman Chandra"], "year": 2007, "MAG papers": [{"PaperId": 2003299974, "PaperTitle": "embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"synopsys": 1.0, "chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "STEAC: A Platform for Automatic SOC Test Integration.", "DBLP authors": ["Chih-Yen Lo", "Chen-Hsing Wang", "Kuo-Liang Cheng", "Jing-Reng Huang", "Chih-Wea Wang", "Shin-Moe Wang", "Cheng-Wen Wu"], "year": 2007, "MAG papers": [{"PaperId": 2156203118, "PaperTitle": "steac a platform for automatic soc test integration", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 7.0}}], "source": "ES"}, {"DBLP title": "Architectural Support for Run-Time Validation of Program Data Properties.", "DBLP authors": ["Divya Arora", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2119789280, "PaperTitle": "architectural support for run time validation of program data properties", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"princeton university": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Adaptive Voltage Scaling System.", "DBLP authors": ["Mohamed Elgebaly", "Manoj Sachdev"], "year": 2007, "MAG papers": [{"PaperId": 1993107416, "PaperTitle": "variation aware adaptive voltage scaling system", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 140, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops.", "DBLP authors": ["Antonio Zenteno Ram\u00edrez", "Guillermo Espinosa", "V\u00edctor H. Champac"], "year": 2007, "MAG papers": [{"PaperId": 2123618005, "PaperTitle": "design for test techniques for opens in undetected branches in cmos latches and flip flops", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"freescale semiconductor": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores.", "DBLP authors": ["Encarnaci\u00f3n Castillo", "Uwe Meyer-B\u00e4se", "Antonio Garc\u00eda", "Luis Parrilla", "Antonio Lloris-Ru\u00edz"], "year": 2007, "MAG papers": [{"PaperId": 1988381220, "PaperTitle": "ipp hdl efficient intellectual property protection scheme for ip cores", "Year": 2007, "CitationCount": 96, "EstimatedCitation": 122, "Affiliations": {"florida state university": 1.0, "university of granada": 4.0}}], "source": "ES"}, {"DBLP title": "Thermal Management of On-Chip Caches Through Power Density Minimization.", "DBLP authors": ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "year": 2007, "MAG papers": [{"PaperId": 2152128555, "PaperTitle": "thermal management of on chip caches through power density minimization", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 67, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution.", "DBLP authors": ["Nachiketh R. Potlapally", "Srivaths Ravi", "Anand Raghunathan", "Ruby B. Lee", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 1983834607, "PaperTitle": "configuration and extension of embedded processors to optimize ipsec protocol execution", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Parametric Yield Analysis and Optimization in Leakage Dominated Technologies.", "DBLP authors": ["Kanak Agarwal", "Rahul M. Rao", "Dennis Sylvester", "Richard B. Brown"], "year": 2007, "MAG papers": [{"PaperId": 2051812692, "PaperTitle": "parametric yield analysis and optimization in leakage dominated technologies", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ibm": 2.0, "university of michigan": 1.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing.", "DBLP authors": ["Tianpei Zhang", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2161954515, "PaperTitle": "simultaneous shield and buffer insertion for crosstalk noise reduction in global routing", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of minnesota": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint.", "DBLP authors": ["Jun Cheng Chi", "Hung Hsie Lee", "Sung Han Tsai", "Mely Chen Chi"], "year": 2007, "MAG papers": [{"PaperId": 1973992962, "PaperTitle": "gate level multiple supply voltage assignment algorithm for power optimization under timing constraint", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"chung yuan christian university": 4.0}}], "source": "ES"}, {"DBLP title": "Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation.", "DBLP authors": ["Hiroshi Yamamoto", "Jeffrey A. Davis"], "year": 2007, "MAG papers": [{"PaperId": 2124542519, "PaperTitle": "decreased effectiveness of on chip decoupling capacitance in high frequency operation", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Device-Aware Yield-Centric Dual-Vt Design Under Parameter Variations in Nanoscale Technologies.", "DBLP authors": ["Amit Agarwal", "Kunhyuk Kang", "Swarup Bhunia", "James D. Gallagher", "Kaushik Roy"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits.", "DBLP authors": ["Scott C. Smith"], "year": 2007, "MAG papers": [{"PaperId": 2114683624, "PaperTitle": "design of an fpga logic element for implementing asynchronous null convention logic circuits", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"missouri university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "MAG papers": [{"PaperId": 2178247634, "PaperTitle": "mousetrap high speed transition signaling asynchronous pipelines", "Year": 2007, "CitationCount": 123, "EstimatedCitation": 178, "Affiliations": {"university of north carolina at chapel hill": 1.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC.", "DBLP authors": ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "year": 2007, "MAG papers": [{"PaperId": 2030110222, "PaperTitle": "exploring software partitions for fast security processing on a multiprocessor mobile soc", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas instruments": 1.0, "princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Sorter Based Permutation Units for Media-Enhanced Microprocessors.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Christos Mavrokefalidis", "Costas Galanopoulos", "Dimitris Nikolos"], "year": 2007, "MAG papers": [{"PaperId": 2007723124, "PaperTitle": "sorter based permutation units for media enhanced microprocessors", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization.", "DBLP authors": ["Tetsuya Iizuka", "Makoto Ikeda", "Kunihiro Asada"], "year": 2007, "MAG papers": [{"PaperId": 3021235980, "PaperTitle": "timing aware cell layout de compaction for yield optimization by critical area minimization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2086283332, "PaperTitle": "timing aware cell layout de compaction for yield optimization by critical area minimization", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Registers for Phase Difference Based Logic.", "DBLP authors": ["Delong Shang", "Alexandre Yakovlev", "Albert Koelmans", "Danil Sokolov", "Alexandre V. Bystrov"], "year": 2007, "MAG papers": [{"PaperId": 2132683268, "PaperTitle": "registers for phase difference based logic", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"newcastle university": 5.0}}], "source": "ES"}, {"DBLP title": "Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform.", "DBLP authors": ["Shih-Chang Hsia", "Szu-Hong Wang"], "year": 2007, "MAG papers": [{"PaperId": 2066650353, "PaperTitle": "shift register based data transposition for cost effective discrete cosine transform", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national kaohsiung first university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump.", "DBLP authors": ["Ka-Ming Keung", "Vineela Manne", "Akhilesh Tyagi"], "year": 2007, "MAG papers": [{"PaperId": 2013121854, "PaperTitle": "a novel charge recycling design scheme based on adiabatic charge pump", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"iowa state university": 2.0, "micron technology": 1.0}}], "source": "ES"}, {"DBLP title": "Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling.", "DBLP authors": ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "year": 2007, "MAG papers": [{"PaperId": 1998009542, "PaperTitle": "variations aware low power design and block clustering with voltage scaling", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of toronto": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits.", "DBLP authors": ["Youngsoo Shin", "Sewan Heo", "Hyung-Ock Kim", "Jung Yun Choi"], "year": 2007, "MAG papers": [{"PaperId": 2090940600, "PaperTitle": "supply switching with ground collapse simultaneous control of subthreshold and gate leakage current in nanometer scale cmos circuits", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 2.0, "samsung": 1.0, "electronics and telecommunications research institute": 1.0}}], "source": "ES"}, {"DBLP title": "A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design.", "DBLP authors": ["Shih-Ping Lin", "Chung-Len Lee", "Jwu-E Chen", "Ji-Jan Chen", "Kun-Lun Luo", "Wen-Ching Wu"], "year": 2007, "MAG papers": [{"PaperId": 2077562862, "PaperTitle": "a multilayer data copy test data compression scheme for reducing shifting in power for multiple scan design", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national chiao tung university": 2.0, "industrial technology research institute": 3.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "A BIST TPG for Low Power Dissipation and High Fault Coverage.", "DBLP authors": ["Seongmoon Wang"], "year": 2007, "MAG papers": [{"PaperId": 2125054260, "PaperTitle": "a bist tpg for low power dissipation and high fault coverage", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": {"princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester.", "DBLP authors": ["Yoshiyuki Nakamura", "Thomas Clouqueur", "Kewal K. Saluja", "Hideo Fujiwara"], "year": 2007, "MAG papers": [{"PaperId": 2123887307, "PaperTitle": "diagnosing at speed scan bist circuits using a low speed and low memory tester", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nara institute of science and technology": 2.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards.", "DBLP authors": ["Myoung-Cheol Shin", "In-Cheol Park"], "year": 2007, "MAG papers": [{"PaperId": 2055683424, "PaperTitle": "simd processor based turbo decoder supporting multiple third generation wireless standards", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 55, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Xinmiao Zhang"], "year": 2007, "MAG papers": [{"PaperId": 1995361747, "PaperTitle": "further exploring the strength of prediction in the factorization of soft decision reed solomon decoding", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"case western reserve university": 1.0}}], "source": "ES"}, {"DBLP title": "Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design.", "DBLP authors": ["Tony Tae-Hyoung Kim", "John Keane", "Hanyong Eom", "Chris H. Kim"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Microarchitecture Configurations and Floorplanning Co-Optimization.", "DBLP authors": ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2150377841, "PaperTitle": "microarchitecture configurations and floorplanning co optimization", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 1.0, "intel": 1.0, "nvidia": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Concurrent Error Detection in Reed-Solomon Encoders and Decoders.", "DBLP authors": ["Gian Carlo Cardarilli", "Salvatore Pontarelli", "Marco Re", "Adelio Salsano"], "year": 2007, "MAG papers": [{"PaperId": 2020731716, "PaperTitle": "concurrent error detection in reed solomon encoders and decoders", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Low-Power Multiplier With the Spurious Power Suppression Technique.", "DBLP authors": ["Kuan-Hung Chen", "Yuan-Sun Chu"], "year": 2007, "MAG papers": [{"PaperId": 2166670172, "PaperTitle": "a low power multiplier with the spurious power suppression technique", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": {"feng chia university": 1.0, "national chung cheng university": 1.0}}], "source": "ES"}, {"DBLP title": "Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks.", "DBLP authors": ["Vassos Soteriou", "Noel Eisley", "Hangsheng Wang", "Bin Li", "Li-Shiuan Peh"], "year": 2007, "MAG papers": [{"PaperId": 2032911965, "PaperTitle": "polaris a system level roadmapping toolchain for on chip interconnection networks", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"freescale semiconductor": 1.0, "princeton university": 4.0}}], "source": "ES"}, {"DBLP title": "Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors.", "DBLP authors": ["Srinivasan Murali", "David Atienza", "Paolo Meloni", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "year": 2007, "MAG papers": [{"PaperId": 2044609477, "PaperTitle": "synthesis of predictable networks on chip based interconnect architectures for chip multiprocessors", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": {"university of cagliari": 3.0, "ecole polytechnique federale de lausanne": 2.0, "complutense university of madrid": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication.", "DBLP authors": ["Jongsun Kim", "Ingrid Verbauwhede", "M.-C. Frank Chang"], "year": 2007, "MAG papers": [{"PaperId": 2063465495, "PaperTitle": "design of an interconnect architecture and signaling technology for parallelism in communication", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow.", "DBLP authors": ["Valavan Manohararajah", "Gordon R. Chiu", "Deshanand P. Singh", "Stephen Dean Brown"], "year": 2007, "MAG papers": [{"PaperId": 1998292918, "PaperTitle": "predicting interconnect delay for physical synthesis in a fpga cad flow", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement.", "DBLP authors": ["Andrew B. Kahng", "Bao Liu", "Qinke Wang"], "year": 2007, "MAG papers": [{"PaperId": 2016652650, "PaperTitle": "stochastic power ground supply voltage prediction and optimization via analytical placement", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 2.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models.", "DBLP authors": ["Xiaoji Ye", "Frank Liu", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 1998637132, "PaperTitle": "fast variational interconnect delay and slew computation using quadratic models", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect.", "DBLP authors": ["Ian O&aposConnor", "Faress Tissafi-Drissi", "Fr\u00e9d\u00e9ric Gaffiot", "Joni Dambre", "Michiel De Wilde", "Jan Van Campenhout", "Dries Van Thourhout", "Dirk Stroobandt"], "year": 2007, "MAG papers": [{"PaperId": 2029826558, "PaperTitle": "systematic simulation based predictive synthesis of integrated optical interconnect", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ghent university": 5.0}}], "source": "ES"}, {"DBLP title": "Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture.", "DBLP authors": ["Jin Guo", "Antonis Papanikolaou", "H. Zhang", "Francky Catthoor"], "year": 2007, "MAG papers": [{"PaperId": 1995477258, "PaperTitle": "energy area delay tradeoffs in the physical design of on chip segmented bus architecture", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Post-Placement Interconnect Entropy.", "DBLP authors": ["Wenyi Feng", "Jonathan W. Greene"], "year": 2007, "MAG papers": [{"PaperId": 2017479249, "PaperTitle": "post placement interconnect entropy", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"actel": 2.0}}], "source": "ES"}, {"DBLP title": "Routability of Network Topologies in FPGAs.", "DBLP authors": ["Manuel Salda\u00f1a", "Lesley Shannon", "Jia Shuo Yue", "Sikang Bian", "John Craig", "Paul Chow"], "year": 2007, "MAG papers": [{"PaperId": 2156790537, "PaperTitle": "routability of network topologies in fpgas", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of toronto": 6.0}}], "source": "ES"}, {"DBLP title": "Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method.", "DBLP authors": ["Ray C. C. Cheung", "Dong-U Lee", "Wayne Luk", "John D. Villasenor"], "year": 2007, "MAG papers": [{"PaperId": 2033532123, "PaperTitle": "hardware generation of arbitrary random number distributions from uniform distributions via the inversion method", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 81, "Affiliations": {"university of california los angeles": 2.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits.", "DBLP authors": ["Ja Chun Ku", "Yehea I. Ismail"], "year": 2007, "MAG papers": [{"PaperId": 2145497009, "PaperTitle": "thermal aware methodology for repeater insertion in low power vlsi circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northwestern university": 2.0}}, {"PaperId": 2074179528, "PaperTitle": "thermal aware methodology for repeater insertion in low power vlsi circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip.", "DBLP authors": ["Andreas Apostolakis", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2007, "MAG papers": [{"PaperId": 1979442401, "PaperTitle": "functional processor based testing of communication peripherals in systems on chip", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Code Decompression Unit Design for VLIW Embedded Processors.", "DBLP authors": ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "year": 2007, "MAG papers": [{"PaperId": 2083042011, "PaperTitle": "code decompression unit design for vliw embedded processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"princeton university": 2.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "A VLSI Architecture for Image Registration in Real Time.", "DBLP authors": ["N. Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2027935887, "PaperTitle": "a vlsi architecture for image registration in real time", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing.", "DBLP authors": ["Ajay Joshi", "Gerald G. Lopez", "Jeffrey A. Davis"], "year": 2007, "MAG papers": [{"PaperId": 1993575047, "PaperTitle": "design and optimization of on chip interconnects using wave pipelined multiplexed routing", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"massachusetts institute of technology": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Run-Time Integration of Reconfigurable Video Processing Systems.", "DBLP authors": ["N. Pete Sedcole", "Peter Y. K. Cheung", "George A. Constantinides", "Wayne Luk"], "year": 2007, "MAG papers": [{"PaperId": 2074551907, "PaperTitle": "run time integration of reconfigurable video processing systems", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies.", "DBLP authors": ["Jaeseo Lee", "Geoff Hatcher", "Lieven Vandenberghe", "Chih-Kong Ken Yang"], "year": 2007, "MAG papers": [{"PaperId": 2145473619, "PaperTitle": "evaluation of fully integrated switching regulators for cmos process technologies", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 67, "Affiliations": {"university of california los angeles": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Measuring Deep Metastability and Its Effect on Synchronizer Performance.", "DBLP authors": ["David Kinniment", "Charles E. Dike", "Keith Heron", "Gordon Russell", "Alexandre Yakovlev"], "year": 2007, "MAG papers": [{"PaperId": 2050479057, "PaperTitle": "measuring deep metastability and its effect on synchronizer performance", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"newcastle university": 1.0, "intel": 1.0, "university of newcastle": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Approach to On-Chip Logic Minimization.", "DBLP authors": ["Seraj Ahmad", "Rabi N. Mahapatra"], "year": 2007, "MAG papers": [{"PaperId": 1990562741, "PaperTitle": "an efficient approach to on chip logic minimization", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"magma design automation": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits.", "DBLP authors": ["Chao You", "Jong-Ru Guo", "Russell P. Kraft", "Michael Chu", "Bryan S. Goda", "John F. McDonald"], "year": 2007, "MAG papers": [{"PaperId": 1977812795, "PaperTitle": "a 12 gb s demux implemented with sige high speed fpga circuits", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"military academy": 1.0, "rensselaer polytechnic institute": 3.0, "ibm": 1.0, "north dakota state university": 1.0}}, {"PaperId": 3014616357, "PaperTitle": "a 12 gb s demux implemented with sige high speed fpga circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level.", "DBLP authors": ["Hiroe Iwasaki", "Jiro Naganuma", "Koyo Nitta", "Ken Nakamura", "Takeshi Yoshitome", "Mitsuo Ogura", "Yasuyuki Nakajima", "Yutaka Tashiro", "Takayuki Onishi", "Mitsuo Ikeda", "Toshihiro Minami", "Makoto Endo", "Yoshiyuki Yashima"], "year": 2007, "MAG papers": [{"PaperId": 1976350018, "PaperTitle": "single chip mpeg 2 422p hl codec lsi with multichip configuration for large scale processing beyond hdtv level", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nippon telegraph and telephone": 13.0}}], "source": "ES"}, {"DBLP title": "Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy.", "DBLP authors": ["Seongmoo Heo", "Ronny Krashinsky", "Krste Asanovic"], "year": 2007, "MAG papers": [{"PaperId": 2133484447, "PaperTitle": "activity sensitive flip flop and latch selection for reduced energy", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Utilizing Redundancy for Timing Critical Interconnect.", "DBLP authors": ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2047383049, "PaperTitle": "utilizing redundancy for timing critical interconnect", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "3-D Topologies for Networks-on-Chip.", "DBLP authors": ["Vasilis F. Pavlidis", "Eby G. Friedman"], "year": 2007, "MAG papers": [{"PaperId": 2132321891, "PaperTitle": "3 d topologies for networks on chip", "Year": 2007, "CitationCount": 318, "EstimatedCitation": 542, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Applying CDMA Technique to Network-on-Chip.", "DBLP authors": ["Xin Wang", "Tapani Ahonen", "Jari Nurmi"], "year": 2007, "MAG papers": [{"PaperId": 1976000412, "PaperTitle": "applying cdma technique to network on chip", "Year": 2007, "CitationCount": 125, "EstimatedCitation": 125, "Affiliations": {"tampere university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration.", "DBLP authors": ["Koichiro Noguchi", "Makoto Nagata"], "year": 2007, "MAG papers": [{"PaperId": 1995460436, "PaperTitle": "an on chip multichannel waveform monitor for diagnosis of systems on a chip integration", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"kobe university": 2.0}}], "source": "ES"}, {"DBLP title": "Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic.", "DBLP authors": ["Sujan Pandey", "Manfred Glesner"], "year": 2007, "MAG papers": [{"PaperId": 2090594820, "PaperTitle": "simultaneous on chip bus synthesis and voltage scaling under random on chip data traffic", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains.", "DBLP authors": ["Ryan W. Apperson", "Zhiyi Yu", "Michael J. Meeuwsen", "Tinoosh Mohsenin", "Bevan M. Baas"], "year": 2007, "MAG papers": [{"PaperId": 2126647846, "PaperTitle": "a scalable dual clock fifo for data transfers between arbitrary and haltable clock domains", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 86, "Affiliations": {"university of california davis": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips.", "DBLP authors": ["Chao-Da Huang", "Jin-Fu Li", "Tsu-Wei Tseng"], "year": 2007, "MAG papers": [{"PaperId": 1973508428, "PaperTitle": "protar an infrastructure ip for repairing rams in system on chips", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 62, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Wafer-Level Modular Testing of Core-Based SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2037990151, "PaperTitle": "wafer level modular testing of core based socs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits.", "DBLP authors": ["Venkat Satagopan", "Bonita Bhaskaran", "Waleed K. Al-Assadi", "Scott C. Smith", "Sindhu Kakarla"], "year": 2007, "MAG papers": [{"PaperId": 2023686814, "PaperTitle": "dft techniques and automation for asynchronous null conventional logic circuits", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Code Compression for VLIW Embedded Systems Using a Self-Generating Table.", "DBLP authors": ["Chang Hong Lin", "Yuan Xie", "Wayne H. Wolf"], "year": 2007, "MAG papers": [{"PaperId": 2028657033, "PaperTitle": "code compression for vliw embedded systems using a self generating table", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"georgia institute of technology": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2007, "MAG papers": [{"PaperId": 1987371512, "PaperTitle": "low power limited search parallel state viterbi decoder implementation based on scarce state transition", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Overview of a Compiler for Mapping Software Binaries to Hardware.", "DBLP authors": ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "year": 2007, "MAG papers": [{"PaperId": 2083547532, "PaperTitle": "an overview of a compiler for mapping software binaries to hardware", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of illinois at chicago": 3.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis.", "DBLP authors": ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2030905142, "PaperTitle": "generation of heterogeneous distributed architectures for memory intensive applications through high level synthesis", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"princeton university": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis.", "DBLP authors": ["Peng Li", "Zhuo Feng", "Emrah Acar"], "year": 2007, "MAG papers": [{"PaperId": 2005624023, "PaperTitle": "characterizing multistage nonlinear drivers and variability for accurate timing and noise analysis", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas a m university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating.", "DBLP authors": ["Harmander Singh", "Kanak Agarwal", "Dennis Sylvester", "Kevin J. Nowka"], "year": 2007, "MAG papers": [{"PaperId": 2046826624, "PaperTitle": "enhanced leakage reduction techniques using intermediate strength power gating", "Year": 2007, "CitationCount": 121, "EstimatedCitation": 176, "Affiliations": {"ibm": 2.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed-Solomon Codes.", "DBLP authors": ["Jun Ma", "Alexander Vardy", "Zhongfeng Wang"], "year": 2007, "MAG papers": [{"PaperId": 2095959930, "PaperTitle": "low latency factorization architecture for algebraic soft decision decoding of reed solomon codes", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"oregon state university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects.", "DBLP authors": ["Atul Maheshwari", "Wayne P. Burleson"], "year": 2007, "MAG papers": [{"PaperId": 2143808685, "PaperTitle": "current sensing and repeater hybrid circuit technique for on chip interconnects", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 1.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Graphical IDDQ Signatures Reduce Defect Level and Yield Loss.", "DBLP authors": ["Lan Rao", "Michael L. Bushnell", "Vishwani D. Agrawal"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "MAG papers": [{"PaperId": 2092892712, "PaperTitle": "the design of high performance dynamic asynchronous pipelines lookahead style", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 71, "Affiliations": {"columbia university": 1.0, "university of north carolina at chapel hill": 1.0}}], "source": "ES"}, {"DBLP title": "The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "MAG papers": [{"PaperId": 1998380797, "PaperTitle": "the design of high performance dynamic asynchronous pipelines high capacity style", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 81, "Affiliations": {"columbia university": 1.0, "university of north carolina at chapel hill": 1.0}}], "source": "ES"}, {"DBLP title": "Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs.", "DBLP authors": ["Bao Liu", "Sheldon X.-D. Tan"], "year": 2007, "MAG papers": [{"PaperId": 2064691694, "PaperTitle": "minimum decoupling capacitor insertion in vlsi power ground supply networks by semidefinite and linear programs", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california riverside": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method.", "DBLP authors": ["Qinwei Xu", "Pinaki Mazumder"], "year": 2007, "MAG papers": [{"PaperId": 2038339287, "PaperTitle": "efficient modeling of transmission lines with electromagnetic wave coupling by using the finite difference quadrature method", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of Pattern Matching Circuits for Regular Expression on FPGA.", "DBLP authors": ["Cheng-Hung Lin", "Chih-Tsun Huang", "Chang-Ping Jiang", "Shih-Chieh Chang"], "year": 2007, "MAG papers": [{"PaperId": 2073709434, "PaperTitle": "optimization of pattern matching circuits for regular expression on fpga", "Year": 2007, "CitationCount": 85, "EstimatedCitation": 136, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies.", "DBLP authors": ["Zhiyu Liu", "Volkan Kursun"], "year": 2007, "MAG papers": [{"PaperId": 1997449957, "PaperTitle": "pmos only sleep switch dual threshold voltage domino logic in sub 65 nm cmos technologies", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs.", "DBLP authors": ["Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2007, "MAG papers": [{"PaperId": 2061783171, "PaperTitle": "analytical techniques for soft error rate modeling and mitigation of fpga based designs", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 67, "Affiliations": {"emc corporation": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Wire Sizing and Spacing for Lithographic Printability and Timing Optimization.", "DBLP authors": ["Ke Cao", "Jiang Hu", "Mosong Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2041398950, "PaperTitle": "wire sizing and spacing for lithographic printability and timing optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 2.0, "marvell technology group": 1.0}}], "source": "ES"}, {"DBLP title": "A Design-for-Digital-Testability Circuit Structure for Sigma-Delta Modulators.", "DBLP authors": ["Hao-Chiao Hong"], "year": 2007, "MAG papers": [{"PaperId": 1516585181, "PaperTitle": "a design for digital testability circuit structure for sigma delta modulators", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing.", "DBLP authors": ["Yung-Chuan Jiang", "Jhing-Fa Wang"], "year": 2007, "MAG papers": [{"PaperId": 2019271234, "PaperTitle": "temporal partitioning data flow graphs for dynamically reconfigurable computing", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System.", "DBLP authors": ["Michalis D. Galanis", "Grigoris Dimitroulakos", "Costas E. Goutis"], "year": 2007, "MAG papers": [{"PaperId": 1975407784, "PaperTitle": "speedups and energy reductions from mapping dsp applications on an embedded reconfigurable system", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of patras": 3.0}}], "source": "ES"}]