# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Memory.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/writer_4bit.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/writer.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/shift.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/regF.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/PMpath.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/pc_writer.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/NextState.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/mux_5_1.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/mux_4_1_5bit.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/mux_4_1_4bit.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/mux_3_1_4bit.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/mux_3_1.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/mux_2_1_4bit.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/mux_2_1.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/Multiplier.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/MainControl.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/Decoder.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/Bctrl.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Lab4_comp_done/ALU.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/Actrl.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/memory2.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/DataPath/Datapath.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/imports/Controller/Controller.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/new/ssd.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/output.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/mux.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/switches.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/mem_state.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/mem.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/sources_1/new/D+C.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/decoder_bus.vhd"
vhdl xil_defaultlib  "../../../lab6_new.srcs/sources_1/imports/src/A6/bus.vhd"

# Do not sort compile order
nosort
