================================================================================ 
Commit: 2b6cd0193f26fe183a12997edd333bf63a9304e5 
Author: landort <xiaoran.shen@intel.com> 
Date: Thu Feb 23 10:23:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4075_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 50
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to A3
Update BIOS version to 4075_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A

Change-Id: I618e12a9b3aacda9ca93e4de73704b4acdda3dc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c1ea145faedd38fc90799c3794fc7b8191543eef 
Author: landort <xiaoran.shen@intel.com> 
Date: Thu Feb 23 10:20:30 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "[TCSS][BR HOST]Power dependency issue on SV2" Part2

This reverts commit 8f5fa83f7a20ba4665c0230f3f82603abc514878.

Change-Id: Ibe7892c0fe7ea2cd0d00e3a754fdd978f0b1f3a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: 077c8a2e498eed17b64af21e81b908885129d6ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:22 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4064_02

[Issue Description]
Revert the BIOS version to 4064_02

[Resolution]
Update the BIOS version to 4064_02

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Fri Feb 17 21:36:32 2023 +0800
Change-Id: I2b67fe4fffe3ce1bf080d797b25f97c9416ca93c
Original commit hash: 018d30c241e2fdc1b0c19906d836ebd078e15b32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
AlderLakePlatSamplePkg/Setup/dTbtStringPool.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: f82f92199d1e31fb2d318746b9b9b6bc6fd6bfb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:16 2023 +0800 
-------------------------------------------------------------------------------- 
[DTBT] Define DSLT method in Rtd3PcieTbt.asl to avoid BSOD

[Issue Description]
Observe BSOD at boot when dTBT enabled but TBT controller
is not responsive.
If TBT is not booting correctly, gDTbtInfoHobGuid hob is not created.
Missing hob prevents load of DtbtSsdt asl table which contains DSLT
definition.
BSOD happens at boot when the undefined DSLT method is called by
Rtd3PcieTbt.asl file.

[Resolution]
Define method DSLT in Rtd3PcieTbt.asl so it is always available.
Rename macro PCIE_RP_TYPE_CPU to avoid redefinition of value from
ClientOneSiliconPkg code.

Package/Module:
AlderLakeBoardPkg/Acpi
AlderLakePlatSamplePkg/Features/Tbt

[Impacted Platform]
ALL

Hsd-es-id: 15012778845
Original commit date: Fri Feb 10 13:54:45 2023 +0800
Change-Id: I0622918d9988374ce4857bb1df02b767f3a3b77c
Original commit hash: 7b7db859b499056b74a5344e910590f58174a556

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: b3708020e2594edfed20dfbe032e0ce6513b2d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:14 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4073_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 20
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to A3
Update BIOS version to 4073_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A
Original commit date: Wed Feb 15 14:35:03 2023 +0800
Change-Id: I3f1dd358553c6a262fd4d863cd3ef3a8d84aa181
Original commit hash: 863d9eceb7a78c76a40a2a75dd7c379b4b0eae8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eabfe211ae057bdfec4cc7fe15c1527d30ae04cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:12 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Enable PcdWlanGapSupport on RPLS refresh DC2

[Issue Description]
PcdWlanGapSupport not enabled on DC2

[Resolution]
Enable PcdWlanGapSupport when 1) or 2) meet
1) Board ID is RPL-S S19 or RPL HX update RVP
2) Silicon is RPL refresh

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL S/Hx

Hsd-es-id: 15012787070
Original commit date: Mon Feb 6 09:30:26 2023 +0800
Change-Id: I1f6a9f7fb516cb4f2aee0f0994124bd4287a194e
Original commit hash: b17f31291eb7086051f0855119ad8e0c3076db43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: f3dd43f54f6b1b4dd43338e16f2af1fe0e65be48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:09 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4062_00

[Issue Description]
Revert the BIOS version to 4062_00

[Resolution]
Update the BIOS version to 4062_00

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Wed Feb 15 13:54:04 2023 +0800
Change-Id: I5a3471c71f34275c6c2925e565c8c933ea819c6f
Original commit hash: 66629722a4404d631c82c4a64e3c21f87c3459dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
AlderLakePlatSamplePkg/Setup/dTbtStringPool.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 826f90fccafa068f4474680c1e44cf3b374e42fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:31:00 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4071_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 70
Update BIOS version to 4071_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A
Original commit date: Mon Feb 13 13:23:49 2023 +0800
Change-Id: I80f643c05c4fd309b4a16fd21733364184c9b0fc
Original commit hash: b3afcfcfce0fc2e6192a0b290a2a3393a59adfe3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 285babbefa1fd3c20bcf436e512d26dbc100dff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:58 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000113 update for RPL B0

[Feature Description]
Updated patch 0x00000113 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15012768273
Original commit date: Thu Feb 9 11:23:38 2023 +0800
Change-Id: I44dd6cd56a90f83560c342f5ef87e3be8a31dcdb
Original commit hash: a617703fd0d3998b3bd1365b0c0cbc6334093d63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2160679a18fc9752f7505c7b5553a53e748cd908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:56 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.133

Hsd-es-id: N/A
Original commit date: Sun Feb 12 15:14:50 2023 -0800
Original commit hash: 02f6c7adb062318177cb6151b15418b00b99d048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 455173d0b5d38e08434ea9c595ea272973448256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:54 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 5600 for a new UDIMM 1Rx8

[Feature Description]
Enable DDR5 5600 for a new UDIMM 1Rx8

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM

Hsd-es-id: 22016645793
Original commit date: Thu Feb 9 06:23:49 2023 +0800
Change-Id: If109cf3cfb3f8e2b61a90c79f5c366d9fd8608e1
Original commit hash: f280fd49e40f63d4b305f0c80cb9d31dd7feb364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 27f230a11ebc4508c82c8e003c7558d90effcb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:50 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.132

Hsd-es-id: N/A
Original commit date: Wed Feb 8 22:18:44 2023 -0800
Original commit hash: 38a0b32fbc36783e70fb7830e1698e3a72b7090e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bca962f01cacfc485d46fbf02473b6e83ab7908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:49 2023 +0800 
-------------------------------------------------------------------------------- 
OdtTypeString update for display

[Feature Description]
OdtTypeString update for display.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012748046
Original commit date: Wed Feb 1 13:21:27 2023 +0800
Change-Id: I7e655f7da8a9ed8e6beed978d7688036615fb6b1
Original commit hash: 3d12764b23c8219fae7aba836b587d059f9e926c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 635786220e79abe05c530f58fcd18e9d0f3cff68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:45 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.131

Hsd-es-id: N/A
Original commit date: Mon Feb 6 19:50:41 2023 -0800
Original commit hash: fd53d387c36e206541449417f2c1deeb3c0a9fbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ccca5dca3f229448f7f9e3b7458ff1ba3aa2e10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:42 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.130

Hsd-es-id: N/A
Original commit date: Mon Feb 6 10:18:07 2023 -0800
Original commit hash: 0eac93282fc730c9ecf32441800dd77548c238a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 288147ed9d90df58b6f9970a10a8e110eeecdf1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 00:30:40 2023 +0800 
-------------------------------------------------------------------------------- 
Enabling LP5x high frequency

[Feature Description]
Enabling LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016629810
Original commit date: Tue Jan 10 13:12:36 2023 +0800
Change-Id: I5db1de185bc2a35935e3212fbe7f138c2908caf4
Original commit hash: 3523db0880e82c8ecd0c605218bb344509bebd37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
