{'RegOut': {'CDeps': [[[],
                       ['Reset'],
                       ['CWR_pulse', 'CCSB', 'CA_reg', 'CA_reg_set']],
                      [[], ['Reset']]],
            'CLines': [[None, '28:C', '30:C'], [None, '28:C']],
            'Clocked': True,
            'DDeps': [['CD_in_reg'], ['RegInit']],
            'DLines': ['31:D', '29:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8704f90f90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f87050df350>]}}
