Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:51:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_place_timing_summary.rpt
| Design       : Div_64b_unsigned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.201     -905.231                    530                 2068        0.075        0.000                      0                 2068        4.230        0.000                       0                  2164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.201     -905.231                    530                 2068        0.075        0.000                      0                 2068        4.230        0.000                       0                  2164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          530  Failing Endpoints,  Worst Slack       -2.201ns,  Total Violation     -905.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.201ns  (required time - arrival time)
  Source:                 numer_temp_23_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_19_q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.202ns  (logic 7.161ns (58.687%)  route 5.041ns (41.313%))
  Logic Levels:           54  (CARRY4=47 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.704     0.704    clock
    SLICE_X27Y46         FDRE                                         r  numer_temp_23_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  numer_temp_23_q_reg[26]/Q
                         net (fo=9, estimated)        0.639     1.684    numer_temp_23_q[26]
    SLICE_X27Y53         LUT4 (Prop_lut4_I1_O)        0.097     1.781 r  quo17_q_reg[23]_srl5_i_80/O
                         net (fo=1, routed)           0.000     1.781    quo17_q_reg[23]_srl5_i_80_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.193 r  quo17_q_reg[23]_srl5_i_65/CO[3]
                         net (fo=1, estimated)        0.000     2.193    quo17_q_reg[23]_srl5_i_65_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.282 r  quo17_q_reg[23]_srl5_i_56/CO[3]
                         net (fo=1, estimated)        0.000     2.282    quo17_q_reg[23]_srl5_i_56_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.371 r  quo17_q_reg[23]_srl5_i_47/CO[3]
                         net (fo=1, estimated)        0.000     2.371    quo17_q_reg[23]_srl5_i_47_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.460 r  quo17_q_reg[23]_srl5_i_38/CO[3]
                         net (fo=1, estimated)        0.000     2.460    quo17_q_reg[23]_srl5_i_38_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.549 r  quo17_q_reg[23]_srl5_i_29/CO[3]
                         net (fo=1, estimated)        0.000     2.549    quo17_q_reg[23]_srl5_i_29_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.638 r  quo17_q_reg[23]_srl5_i_20/CO[3]
                         net (fo=1, estimated)        0.000     2.638    quo17_q_reg[23]_srl5_i_20_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.727 r  quo17_q_reg[23]_srl5_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.727    quo17_q_reg[23]_srl5_i_11_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.816 r  quo17_q_reg[23]_srl5_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.816    quo17_q_reg[23]_srl5_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.905 r  quo17_q_reg[23]_srl5_i_1/CO[3]
                         net (fo=465, estimated)      0.823     3.728    quo13_d[23]
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.097     3.825 r  numer_temp_19_q[24]_i_3/O
                         net (fo=5, estimated)        0.338     4.163    numer_temp_19_q[24]_i_3_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I0_O)        0.097     4.260 r  quo17_q_reg[22]_srl5_i_79/O
                         net (fo=1, estimated)        0.430     4.690    quo17_q_reg[22]_srl5_i_79_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     5.076 r  quo17_q_reg[22]_srl5_i_68/CO[3]
                         net (fo=1, estimated)        0.000     5.076    quo17_q_reg[22]_srl5_i_68_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  quo17_q_reg[22]_srl5_i_59/CO[3]
                         net (fo=1, estimated)        0.000     5.168    quo17_q_reg[22]_srl5_i_59_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  quo17_q_reg[22]_srl5_i_50/CO[3]
                         net (fo=1, estimated)        0.000     5.260    quo17_q_reg[22]_srl5_i_50_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  quo17_q_reg[22]_srl5_i_41/CO[3]
                         net (fo=1, estimated)        0.000     5.352    quo17_q_reg[22]_srl5_i_41_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.444 r  quo17_q_reg[22]_srl5_i_32/CO[3]
                         net (fo=1, estimated)        0.000     5.444    quo17_q_reg[22]_srl5_i_32_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.536 r  quo17_q_reg[22]_srl5_i_23/CO[3]
                         net (fo=1, estimated)        0.000     5.536    quo17_q_reg[22]_srl5_i_23_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.628 r  quo17_q_reg[22]_srl5_i_14/CO[3]
                         net (fo=1, estimated)        0.000     5.628    quo17_q_reg[22]_srl5_i_14_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.720 r  quo17_q_reg[22]_srl5_i_5/CO[3]
                         net (fo=1, estimated)        0.000     5.720    quo17_q_reg[22]_srl5_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.812 r  quo17_q_reg[22]_srl5_i_2/CO[3]
                         net (fo=1, estimated)        0.000     5.812    quo17_q_reg[22]_srl5_i_2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     5.996 r  quo17_q_reg[22]_srl5_i_1/CO[0]
                         net (fo=296, estimated)      0.529     6.525    quo13_d[22]
    SLICE_X32Y63         LUT5 (Prop_lut5_I1_O)        0.262     6.787 r  numer_temp_19_q[29]_i_2/O
                         net (fo=8, estimated)        0.435     7.222    numer_temp_19_q[29]_i_2_n_0
    SLICE_X27Y63         LUT6 (Prop_lut6_I0_O)        0.097     7.319 r  quo17_q_reg[21]_srl5_i_72/O
                         net (fo=1, estimated)        0.331     7.650    quo17_q_reg[21]_srl5_i_72_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     8.042 r  quo17_q_reg[21]_srl5_i_59/CO[3]
                         net (fo=1, estimated)        0.000     8.042    quo17_q_reg[21]_srl5_i_59_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.131 r  quo17_q_reg[21]_srl5_i_50/CO[3]
                         net (fo=1, estimated)        0.000     8.131    quo17_q_reg[21]_srl5_i_50_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.220 r  quo17_q_reg[21]_srl5_i_41/CO[3]
                         net (fo=1, estimated)        0.000     8.220    quo17_q_reg[21]_srl5_i_41_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.309 r  quo17_q_reg[21]_srl5_i_32/CO[3]
                         net (fo=1, estimated)        0.000     8.309    quo17_q_reg[21]_srl5_i_32_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.398 r  quo17_q_reg[21]_srl5_i_23/CO[3]
                         net (fo=1, estimated)        0.000     8.398    quo17_q_reg[21]_srl5_i_23_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.487 r  quo17_q_reg[21]_srl5_i_14/CO[3]
                         net (fo=1, estimated)        0.000     8.487    quo17_q_reg[21]_srl5_i_14_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.576 r  quo17_q_reg[21]_srl5_i_5/CO[3]
                         net (fo=1, estimated)        0.000     8.576    quo17_q_reg[21]_srl5_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.665 r  quo17_q_reg[21]_srl5_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.665    quo17_q_reg[21]_srl5_i_2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.852 r  quo17_q_reg[21]_srl5_i_1/CO[0]
                         net (fo=283, estimated)      0.716     9.568    quo13_d[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.279     9.847 r  numer_temp_19_q[22]_i_2/O
                         net (fo=4, estimated)        0.501    10.348    numer_temp_19_q[22]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    10.646 r  numer_temp_19_q_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.646    numer_temp_19_q_reg[23]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.738 r  numer_temp_19_q_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.738    numer_temp_19_q_reg[27]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.830 r  numer_temp_19_q_reg[31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.830    numer_temp_19_q_reg[31]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.922 r  numer_temp_19_q_reg[35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.922    numer_temp_19_q_reg[35]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.014 r  numer_temp_19_q_reg[39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.014    numer_temp_19_q_reg[39]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.106 r  numer_temp_19_q_reg[43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.106    numer_temp_19_q_reg[43]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.198 r  numer_temp_19_q_reg[47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.198    numer_temp_19_q_reg[47]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.290 r  numer_temp_19_q_reg[51]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.290    numer_temp_19_q_reg[51]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.382 r  numer_temp_19_q_reg[55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.382    numer_temp_19_q_reg[55]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.474 r  numer_temp_19_q_reg[59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.474    numer_temp_19_q_reg[59]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.566 r  numer_temp_19_q_reg[63]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.566    numer_temp_19_q_reg[63]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.658 r  numer_temp_19_q_reg[67]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.658    numer_temp_19_q_reg[67]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.750 r  numer_temp_19_q_reg[71]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.750    numer_temp_19_q_reg[71]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.842 r  numer_temp_19_q_reg[75]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.842    numer_temp_19_q_reg[75]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.934 r  numer_temp_19_q_reg[79]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.934    numer_temp_19_q_reg[79]_i_2_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.026 r  numer_temp_19_q_reg[83]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.026    numer_temp_19_q_reg[83]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.118 r  numer_temp_19_q_reg[87]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.118    numer_temp_19_q_reg[87]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.210 r  numer_temp_19_q_reg[91]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.210    numer_temp_19_q_reg[91]_i_2_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    12.390 r  numer_temp_19_q_reg[94]_i_2/O[2]
                         net (fo=1, estimated)        0.299    12.689    numer_temp_19_d0[74]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.217    12.906 r  numer_temp_19_q[94]_i_1/O
                         net (fo=1, routed)           0.000    12.906    numer_temp_19_d[94]
    SLICE_X34Y75         FDRE                                         r  numer_temp_19_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2163, unset)         0.669    10.669    clock
    SLICE_X34Y75         FDRE                                         r  numer_temp_19_q_reg[94]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.072    10.705    numer_temp_19_q_reg[94]
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                 -2.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 numer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_7_q_reg[3]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.411     0.411    clock
    SLICE_X51Y122        FDRE                                         r  numer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  numer_reg[3]/Q
                         net (fo=1, estimated)        0.072     0.624    numer_reg_n_0_[3]
    SLICE_X50Y122        SRLC32E                                      r  numer_temp_7_q_reg[3]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.432     0.432    clock
    SLICE_X50Y122        SRLC32E                                      r  numer_temp_7_q_reg[3]_srl17/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    numer_temp_7_q_reg[3]_srl17
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y106  denom0_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y61   quo17_q_reg[35]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y61   quo17_q_reg[35]_srl9/CLK



