Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 10 19:08:39 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_MCU_timing_summary_routed.rpt -pb RV32I_MCU_timing_summary_routed.pb -rpx RV32I_MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (23)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]_replica_3/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_5/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica_2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_5/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_7/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_4/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_fndController/U_prescaler/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_BR_GEN/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.119    -2042.871                    737                 2071        0.076        0.000                      0                 2071        3.750        0.000                       0                   761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.119    -2042.871                    737                 2071        0.076        0.000                      0                 2071        3.750        0.000                       0                   761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          737  Failing Endpoints,  Worst Slack       -5.119ns,  Total Violation    -2042.871ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.119ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.820ns  (logic 2.564ns (17.301%)  route 12.256ns (82.699%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          1.395    17.483    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X15Y0          LUT6 (Prop_lut6_I4_O)        0.124    17.607 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_53/O
                         net (fo=1, routed)           0.577    18.184    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X28Y0          LUT5 (Prop_lut5_I4_O)        0.124    18.308 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_comp/O
                         net (fo=1, routed)           0.844    19.152    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_4_comp/O
                         net (fo=2, routed)           0.632    19.908    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.789    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -19.908    
  -------------------------------------------------------------------
                         slack                                 -5.119    

Slack (VIOLATED) :        -4.994ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.689ns  (logic 2.564ns (17.455%)  route 12.125ns (82.545%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          1.395    17.483    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X15Y0          LUT6 (Prop_lut6_I4_O)        0.124    17.607 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_53/O
                         net (fo=1, routed)           0.577    18.184    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X28Y0          LUT5 (Prop_lut5_I4_O)        0.124    18.308 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_comp/O
                         net (fo=1, routed)           0.844    19.152    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_4_comp/O
                         net (fo=2, routed)           0.502    19.777    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X30Y0          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.446    14.787    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y0          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y0          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                 -4.994    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.567ns  (logic 4.295ns (29.484%)  route 10.272ns (70.516%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q
                         net (fo=27, routed)          1.039     6.583    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]_repN_2
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.707 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_1/O
                         net (fo=39, routed)          1.250     7.958    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRB3
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.108 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           0.738     8.846    U_CPU_Core/U_DataPath/U_PC/RData20[8]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.348     9.194 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_16/O
                         net (fo=13, routed)          1.269    10.463    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[8]
    SLICE_X14Y7          LUT3 (Prop_lut3_I2_O)        0.124    10.587 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.587    U_CPU_Core/U_DataPath/U_ALU/ODR[31]_i_4__0_0[0]
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.100    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.217    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.334    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.451    U_CPU_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.568    U_CPU_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.883 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           1.214    13.097    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_0[3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.307    13.404 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32/O
                         net (fo=1, routed)           0.000    13.404    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32_n_0
    SLICE_X7Y15          MUXF7 (Prop_muxf7_I0_O)      0.212    13.616 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22/O
                         net (fo=1, routed)           0.597    14.213    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.299    14.512 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=3, routed)           0.818    15.331    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11_n_0
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.150    15.481 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_comp/O
                         net (fo=1, routed)           0.903    16.384    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_n_0_repN
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.348    16.732 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_comp/O
                         net (fo=31, routed)          0.958    17.690    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I4_O)        0.149    17.839 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_3_comp/O
                         net (fo=1, routed)           0.949    18.788    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0_repN
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.332    19.120 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=2, routed)           0.535    19.656    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X30Y14         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.440    14.781    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X30Y14         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.748    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -19.656    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.870ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.550ns  (logic 2.688ns (18.474%)  route 11.862ns (81.526%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=3 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          0.861    16.948    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.072 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_43/O
                         net (fo=1, routed)           0.402    17.475    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_43_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.599 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_44_comp/O
                         net (fo=1, routed)           0.557    18.156    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124    18.280 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_21_comp/O
                         net (fo=1, routed)           0.397    18.677    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_21_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.837    19.638    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X14Y1          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y1          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -19.638    
  -------------------------------------------------------------------
                         slack                                 -4.870    

Slack (VIOLATED) :        -4.856ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.295ns (29.590%)  route 10.220ns (70.410%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q
                         net (fo=27, routed)          1.039     6.583    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]_repN_2
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.707 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_1/O
                         net (fo=39, routed)          1.250     7.958    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRB3
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.108 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           0.738     8.846    U_CPU_Core/U_DataPath/U_PC/RData20[8]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.348     9.194 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_16/O
                         net (fo=13, routed)          1.269    10.463    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[8]
    SLICE_X14Y7          LUT3 (Prop_lut3_I2_O)        0.124    10.587 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.587    U_CPU_Core/U_DataPath/U_ALU/ODR[31]_i_4__0_0[0]
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.100    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.217    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.334    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.451    U_CPU_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.568    U_CPU_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.883 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           1.214    13.097    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_0[3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.307    13.404 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32/O
                         net (fo=1, routed)           0.000    13.404    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32_n_0
    SLICE_X7Y15          MUXF7 (Prop_muxf7_I0_O)      0.212    13.616 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22/O
                         net (fo=1, routed)           0.597    14.213    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.299    14.512 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=3, routed)           0.818    15.331    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11_n_0
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.150    15.481 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_comp/O
                         net (fo=1, routed)           0.903    16.384    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_n_0_repN
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.348    16.732 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_comp/O
                         net (fo=31, routed)          0.958    17.690    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I4_O)        0.149    17.839 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_3_comp/O
                         net (fo=1, routed)           0.949    18.788    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0_repN
    SLICE_X30Y16         LUT6 (Prop_lut6_I5_O)        0.332    19.120 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=2, routed)           0.483    19.603    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X30Y15         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.439    14.780    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X30Y15         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X30Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.747    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -4.856    

Slack (VIOLATED) :        -4.839ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.595ns  (logic 4.062ns (27.831%)  route 10.533ns (72.169%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q
                         net (fo=27, routed)          1.039     6.583    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]_repN_2
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.707 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_1/O
                         net (fo=39, routed)          1.250     7.958    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRB3
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.108 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           0.738     8.846    U_CPU_Core/U_DataPath/U_PC/RData20[8]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.348     9.194 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_16/O
                         net (fo=13, routed)          1.269    10.463    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[8]
    SLICE_X14Y7          LUT3 (Prop_lut3_I2_O)        0.124    10.587 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.587    U_CPU_Core/U_DataPath/U_ALU/ODR[31]_i_4__0_0[0]
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.100    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.217    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.334    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.451    U_CPU_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.568    U_CPU_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.883 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           1.214    13.097    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_0[3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.307    13.404 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32/O
                         net (fo=1, routed)           0.000    13.404    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32_n_0
    SLICE_X7Y15          MUXF7 (Prop_muxf7_I0_O)      0.212    13.616 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22/O
                         net (fo=1, routed)           0.597    14.213    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.299    14.512 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=3, routed)           0.818    15.331    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11_n_0
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.150    15.481 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_comp/O
                         net (fo=1, routed)           0.903    16.384    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_n_0_repN
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.348    16.732 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_comp/O
                         net (fo=31, routed)          1.658    18.390    U_UART_FIFO_IP/RegFile_reg_r1_0_31_6_11_i_2
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    18.514 r  U_UART_FIFO_IP/RegFile_reg_r1_0_31_6_11_i_12/O
                         net (fo=1, routed)           0.354    18.868    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.992 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.691    19.683    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DIA0
    SLICE_X30Y13         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.440    14.781    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y13         RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.845    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                 -4.839    

Slack (VIOLATED) :        -4.820ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.563ns  (logic 2.564ns (17.606%)  route 11.999ns (82.394%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          1.316    17.404    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X13Y0          LUT6 (Prop_lut6_I4_O)        0.124    17.528 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.906    18.434    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I3_O)        0.124    18.558 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.161    18.719    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I5_O)        0.124    18.843 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.808    19.652    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIB0
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.832    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                 -4.820    

Slack (VIOLATED) :        -4.804ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.484ns  (logic 2.564ns (17.702%)  route 11.920ns (82.298%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          1.458    17.545    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.124    17.669 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.447    18.116    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I4_O)        0.124    18.240 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_34_comp/O
                         net (fo=1, routed)           0.279    18.519    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.124    18.643 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_6_comp/O
                         net (fo=2, routed)           0.929    19.572    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -19.572    
  -------------------------------------------------------------------
                         slack                                 -4.804    

Slack (VIOLATED) :        -4.804ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.503ns  (logic 2.564ns (17.679%)  route 11.939ns (82.321%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y2          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=24, routed)          0.878     6.386    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.297     6.683 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          1.234     7.917    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRC2
    SLICE_X14Y1          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.070 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.556     8.626    U_CPU_Core/U_DataPath/U_PC/RData20[28]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.331     8.957 f  U_CPU_Core/U_DataPath/U_PC/i__carry__2_i_12/O
                         net (fo=13, routed)          1.012     9.969    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[28]
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.093 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135/O
                         net (fo=1, routed)           0.154    10.247    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_135_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124    10.371 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102/O
                         net (fo=1, routed)           0.762    11.133    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_102_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.257 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68/O
                         net (fo=25, routed)          0.852    12.109    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_68_n_0
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.233 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55/O
                         net (fo=28, routed)          1.233    13.466    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_55_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I0_O)        0.124    13.590 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=3, routed)           0.474    14.064    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.188 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=16, routed)          1.010    15.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.642    15.964    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.088 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_72/O
                         net (fo=96, routed)          1.330    17.418    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_13_1
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.542 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_36/O
                         net (fo=1, routed)           0.444    17.986    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_36_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124    18.110 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_16_comp/O
                         net (fo=1, routed)           0.878    18.988    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.124    19.112 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_3_comp/O
                         net (fo=2, routed)           0.480    19.592    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X14Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.788    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -19.592    
  -------------------------------------------------------------------
                         slack                                 -4.804    

Slack (VIOLATED) :        -4.793ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.547ns  (logic 3.938ns (27.071%)  route 10.609ns (72.929%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q
                         net (fo=27, routed)          1.039     6.583    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]_repN_2
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.707 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_1/O
                         net (fo=39, routed)          1.250     7.958    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRB3
    SLICE_X30Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.108 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           0.738     8.846    U_CPU_Core/U_DataPath/U_PC/RData20[8]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.348     9.194 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_16/O
                         net (fo=13, routed)          1.269    10.463    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[8]
    SLICE_X14Y7          LUT3 (Prop_lut3_I2_O)        0.124    10.587 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.587    U_CPU_Core/U_DataPath/U_ALU/ODR[31]_i_4__0_0[0]
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.100    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.217    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.334 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.334    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.451    U_CPU_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.568    U_CPU_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.883 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           1.214    13.097    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_0[3]
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.307    13.404 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32/O
                         net (fo=1, routed)           0.000    13.404    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_32_n_0
    SLICE_X7Y15          MUXF7 (Prop_muxf7_I0_O)      0.212    13.616 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22/O
                         net (fo=1, routed)           0.597    14.213    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_22_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.299    14.512 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11/O
                         net (fo=3, routed)           0.818    15.331    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_11_n_0
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.150    15.481 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_comp/O
                         net (fo=1, routed)           0.903    16.384    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10_n_0_repN
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.348    16.732 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_12_comp/O
                         net (fo=31, routed)          1.977    18.709    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I2_O)        0.124    18.833 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_7_comp/O
                         net (fo=2, routed)           0.802    19.635    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y2          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.842    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -19.635    
  -------------------------------------------------------------------
                         slack                                 -4.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/TX_EN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.039%)  route 0.246ns (56.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.562     1.445    U_UART_FIFO_IP/clk_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  U_UART_FIFO_IP/TX_EN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_UART_FIFO_IP/TX_EN_reg[0]/Q
                         net (fo=7, routed)           0.246     1.832    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/Q[0]
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.877 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_i_1/O
                         net (fo=1, routed)           0.000     1.877    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_i_1_n_0
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y5          FDCE (Hold_fdce_C_D)         0.091     1.801    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/TX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.562     1.445    U_UART_FIFO_IP/clk_IBUF_BUFG
    SLICE_X36Y7          FDCE                                         r  U_UART_FIFO_IP/TX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_FIFO_IP/TX_reg[3]/Q
                         net (fo=1, routed)           0.101     1.687    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/DIB1
    SLICE_X38Y6          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/WCLK
    SLICE_X38Y6          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.586    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X37Y5          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.291     1.878    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD0
    SLICE_X38Y5          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.832     1.959    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X38Y5          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.772    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y1    U_Button_IP/IDR_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y0    U_Button_IP/U_button/q_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y19   U_GPIOB/ODR_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y5    U_GPIOB/ODR_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y17   U_GPIOB/ODR_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y17   U_GPIOB/ODR_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y20   U_GPIOB/ODR_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X29Y18   U_GPIOB/ODR_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y6    U_GPIOB/ODR_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y1    U_RAM/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y1    U_RAM/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y0    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y14   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y14   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK



