// Seed: 983837822
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout uwire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_14 = 1;
  wire id_15;
  assign id_7 = 1;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout reg id_3;
  output wire id_2;
  input wire id_1;
  logic [id_4 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_5,
      id_7,
      id_7,
      id_5,
      id_7,
      id_7,
      id_1,
      id_2
  );
  wire id_8;
  initial id_3 = id_8;
endmodule
