// Seed: 3683365475
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
);
  for (id_3 = id_1; id_3; id_0 = 1)
  id_4 :
  assert property (@(1) 1)
  else;
  always if ("") assert (id_3);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input uwire id_7
);
  assign id_0 = (1);
  module_0(
      id_2, id_5
  );
  assign id_0 = id_5;
endmodule
