summari initi coverag cadenc design system
inc cadenc market perform rate price target
view cadenc secur defens way invest long-
term growth semiconductor system design industri
view cadenc sell pick shovel prospector
mine gold billion chip industri
trillion electron system market sell
believ long gold mine pick
shovel sold like long-term prospect
cadenc deter valuat rel absolut
instinct patient wait opportun time
becom construct rate like sarbanes-oxley share trade
within all-tim high ytd share vs
sarbanes-oxley vs
posit like competit dynam electron design
autom eda market duopoli structur result
price power high margin oper margin eda
also like cadenc long-term vision complement eda tool
disciplin approach develop licens select
type semiconductor design ip final recent launch
compani first field solver clariti strateg
partnership green hill softwar allow cadenc address
embed os market cadenc taken
billion billion
initi coverag
respect
would take construct rate
order us construct rate would
need see els equal commit new level
oper margin compani alreadi target margin may hard
accomplish tri bring marque custom
initi success recent launch clariti field solver
evid traction solver tool market import
compel entri point
pleas see page rate definit import disclosur
requir analyst certif estimates/forecast
well fargo secur llc seek busi compani
cover research report result investor awar
firm may conflict interest could affect object report
investor consid report singl factor make
initi coverag
compani data secur llc estim reuter
non-gaap figur exclud option expens amort intang
compani data secur llc estim reuter
initi coverag cadenc design system inc cadenc market perform rate
price target view cadenc secur defens way invest long-term growth
semiconductor electron system industri view cadenc sell pick shovel
prospector mine gold billion chip industri trillion electron
system market sell believ long gold mine pick
shovel sold like long-term prospect cadenc given paus
valuat rel absolut instinct patient wait opportun time
becom construct rate like sarbanes-oxley share trade within all-tim high ytd share
vs sarbanes-oxley vs
like competit dynam eda market duopoli structur result price power
high margin oper margin eda also like cadenc long-term vision
complement eda tool disciplin approach develop licens select type
semiconductor design ip final recent launch compani first field solver clariti
strateg partnership green hill softwar allow cadenc address embed os
market cadenc could see grow billion today billion five year
initi coverag revenue/ep non-gaap estim
respect
graph factset
price intra-day
would take construct rate believ manag
pull right lever respect competit product offer eda vi -- vi
semiconductor design ip also like manag expand compani mostli
organ mean howev order us construct rate would need
see els equal commit new level oper margin compani alreadi target
margin initi success recent launch clariti field solver evid traction field
solver market import compel entri point
initi coverag cadenc market perform rate price target view
cadenc secur defens way invest long-term growth semiconductor
industri cadenc sell pick shovel prospector mine gold
billion chip industri stellar chip design view address larg
believ long gold mine pick shovel sold like
long-term lt prospect cadenc put valuat rel absolut
instinct patient wait opportun time becom construct
rate initi coverag revenue/ep non-gaap
estim respect
eda great busi high margin gener mid-single-digit
growth duopoli structur high barrier competit price power core eda
software/hardwar market approxim billion continu grow rate
slight premium overal ic market view eda industri enjoy compel
dynam includ high barrier competit startup littl seed money
duopoli market structur cadenc near share mentor
graphic acquir siemen price power case sale peopl
sale quota period market dynam translat approxim oper
margin cadenc eda repres approxim overal compani revenu
clariti disrupt statu quo em solver market import cadenc
recent launch clariti lost us groundbreak platform re-think ansi
mathemat matrix approach electromagnet solver effici solver
algorithm help cadenc deliv lighter less expens effici cloud-
readi solut cadenc like take least share million serv avail
market expens today market share vertic target
clariti subsequ product launch clariti allow cadenc broadli tap
billion system analysi market addit new solver architectur
hook clariti cadenc exist allegro virtuoso product relat system
design flow make clariti easi sell exist cadenc custom
design ip attract end market cadenc player grow presenc
dsp/processor ip cadenc player semiconductor design ip cadenc oper
accomplish processor ip busi view via acquisit tensilica
cadenc walk away roughli million busi product scalable/profit
despit compani still manag growth ip sale design ip
market approxim billion grow approxim growth driver includ
outsourc third-parti ip block licens chip develop focu softwar
form differenti complex protocol allow specialist like cadenc stay
lead edg standard new market within captiv chip develop commun
design ip repres total revenu import note cadenc ip enables/acceler chip
design confus patent licens non-pract entiti npe
trend eda view movement toward chip design fragment despit
consolid among merchant ic compani disaggreg driven system
origin equip manufactur oem automot oem ford hyper-
scale data center oper amazon intern develop key integr circuit ic
sourc differenti system oem like repres total eda/ip sale
china goal develop home grown chip industri creat grow commun chip
designers/prospector sale china total revenu
predict revenu stream eda sale total revenu licens three-year
increment averag backlog ratabl recogn time frame sale
recur defin revenu gener time-bas product multi-period ip contract
mainten servic revenu recogn time
immun cycl within semiconductor cycl make synopsi cadenc rel
stabl invest dot-com bubbl burst global great recess
time eda revenu dip semiconductor industri downturn smaller
cycl chip inventori correct face deceler demand electron good
experienc gener affect eda revenu chip compani
system oem design ic next yr d/chip develop
lifeblood chip industri chip design activ remain resili time chip
design number chip design key long-term driver view
minim exposur memori ic market eda tool mostli use design analog
logic ic design cadenc develop sell tool big three memori ic compani
memori ic market repres approxim one-third semiconductor industri
sale memori market big driver eda sale reason eda industri
somewhat insul recent memori downturn
eda treadmil innov driven challeng moor law lifeblood eda
design ip constant quest smaller lithographi smaller process node howev mani
respect slow moor law present challeng eda growth largest
ic compani largest volum market opportun afford scale
develop cost chip design may justifi lead foundries/fabless
ic compani advanc chip packag off-set moor law slow also drive eda tool
sale believ part motiv launch clariti
may easier cadenc take share digit ic design
take share cadenc analog/mixed-sign ic design requir
diversifi outsid eda begin sever year ago cadenc re-architect
digit design eda tool allow compani take share digit design
recent greater share revenu may explain
valuat share price out-performance cadenc convers made
inroad cadenc core market analog mixed-sign ic design believ easier
cadenc take share digit design take share analog/mixed-
signal may explain cadenc less depend diversif outsid eda/ip
growth may explain intent grow softwar integr busi
disciplin capit alloc cadenc gener annual cash oper
sale cadenc repurchas share annual one compon effort
return cash sharehold equiti compens remain tool employe retent howev
share count past five year gener total cash held unit
state avail share buyback cadenc may time time issu debt fund
buy-back depend interest rate share price
valuat predict worth investor two main
comp cadenc ntm price-to-earnings non-gaap multipl current trade
upper end histor rang likewis cadenc upper end
histor rang ntm p/e respect see exhibit investor seem
appreci predict busi well beat-and-rais conserv
manag exhibit cadenc pattern beat rais howev much
worth
merchant chip vendor consolid prove minim concern sinc begin
close tie-up semiconductor marketplac exclud capit
equip past month seen larg tie-up announc
nvda/mlnx on/qtna cumul valu merger approxim billion
good gaug scale chip engin affect view theori
minimum shift bargain power hand user eda tool contrari initi concern
chip industri consolid minim impact eda industri sale even licens renew
acquisit could prove dilut first year cadenc complet acquisit
nearli two year complet dozen acquisit past year cadenc
recent took million stake green hill softwar develop real-tim
embed oper system cadenc invest impli million valuat
green hill approxim recent sold wind river acquisit target
cadenc would like dilut year one purchas account treatment in-plac
ratabl contracts/mainten revenu larger acquisit dilut
prolong chip industri downturn merchant ic compani repres approxim
total eda/ip licens activ prolong sever industri downturn dot-com
bubbl burst great recess could cut capital-expenditure and/or budget chip
compani would like immedi impact cadenc emul ip sale
up-front payment product
non-gaap oper margin may near cadenc accomplish rule
om revenue growth manag plan use rule determin
govern oper expens manag recent comment rule appli
sum oper margin guidanc revenu guidanc midpoint sum
oper margin may peak intermedi term although mani
cadenc chip custom carri oper margin extrem
pull-forward emul sale exit emul product cycl long
tooth capit budget issu end mani chip compani
request expedit year-end deliveri emul product cadenc perhap pull
million extra emul sale like cadenc enjoy three-year run
excel emul sale growth partial expens mentor/siemen share howev
emul sale like slow year emul product cycl manag
remain cautiou balanc taken conserv approach respect
forecast/guid emul sale view
cadenc
share price synopsi cadenc heavili correl correl sarbanes-oxley
cadenc share perform better one-and five-year basi see exhibit
stock correl highli one anoth heavili correl
sarbanes-oxley
slight lead eda market share two compani combin
market share eda
foster softwar integr busi acquisit
intent grow softwar integr busi organ inorgan cadenc
content grow organ focu take market share eda system analysi
room improv non-gaap oper margin cadenc
alreadi oper non-gaap oper margin tri expand
oper margin get
cloud offer cloud infrastructur matur lower latenc better secur
cadenc like gradual migrat eda tool cloud first appeal small
user util emulation-as-a-servic cadenc along market cloud-bas
servic forg relationship foundri hyper-scal data center oper
valuat despit cadenc similar top-lin growth profil despit
ep growth potenti oper margin headroom
view cadenc trade significantli higher valuat metric discrep lead
us favor share outperform
analog/mixed-sign vs logic/digit eda histor cadenc strength develop
much
worth
eda tool analog/mixed-sign ic design strength digital/log design
broader reach chip design ip last year cadenc took step back exit
type non-scal unprofit form ip synopsi ip busi larger
earn releas
upcom trade show company-sponsor event next six month includ
cdnlive emea/japan/taiwan/china/india/israel follow cdnlive usa earli april cdn
cadenc user event design autom conf la vega
two main comp cadenc ntm price-to-earnings non-gaap multipl
current trade upper end histor rang likewis
cadenc upper end histor rang ntm p/e
respect see exhibit investor seem appreci predict busi
well beat-and-rais conserv manag exhibit cadenc
pattern beat rais howev much worth addit cadenc like
trade premium recent launch clariti increas
like share gain howev opinion factor fulli discount cadenc
share remain ineffici drive out-performance cadenc share
matter us
cadenc
recommend whatev refer cadenc simpli eda tool develop
least presenc manag whether reaction chip chang design flow
holist approach system design parallel design track chang type chip
design simpli function new market pitch cadenc year
develop solut system design enabl sde launch clariti
consid intellig system design isd tool provid includ chip
design softwar verif tool emul hardwar licens algorithm s-paramet
model solver valid ip block processor core secur approach
market backdrop cadenc continu see shift type new custom
system oem non-merch chip develop sign license allow
cadenc address billion semiconductor market also includ trillion
electron system market final compon isd tailor comprehens design tool
specif vertic use-cas
quo
import cadenc recent launch clariti lost us groundbreak
platform re-think mathemat matrix approach electromagnet
solver effici solver algorithm help cadenc deliv lighter less expens
effici cloud-readi solut cadenc like take least share
million serv avail market expens today market share
vertic target clariti addit new solver architectur hook
clariti cadenc exist allegro virtuoso product relat system design
flow make clariti easi sell exist cadenc custom view
slow
chip design
wake
lifeblood eda design ip constant quest smaller lithographi smaller process
node howev mani respect slow moor law present challeng eda
growth largest ic compani largest volum market opportun afford
scale million develop cost chip design may justifi
lead foundries/fabless ic compani advanc chip packag off-set moor law
slow also drive eda tool sale globalfoundri decis skip exampl
miss opportunity/sal eda/ip view slow moor law could make difficult
eda tool vendor rais price posit note slow moor law benefit eda tool
develop side eda tool vendor skip node
believ cadenc sell pick shovel prospector mine gold
billion chip industri excel chip design address larg also
believ long gold mine pick shovel sold
key trend eda view movement toward chip design fragment despit
consolid among merchant ic compani disaggreg driven system oem
 automot oem ford hyper-scal data center oper amazon
intern develop key ic sourc differenti view system oem like
repres total eda/ip sale china goal develop home grown chip industri creat
grow commun chip design sale china total revenu final
wit acceler amount ventur capit money fund chip startup particular
ai/ml compani prospector
acquisit cadenc complet dozen acquisit
past year cadenc recent took million stake green hill softwar
develop real-tim embed oper system cadenc invest impli million
valuat green hill approxim recent sold wind river tpg
acquisit target cadenc includ green hill cadenc equiti stake move major
would like dilut year one purchas account treatment in-plac ratabl
contracts/mainten revenu larger acquisit dilut
late cadenc face mani challeng combin great recess busi
model transit fund issu fail attempt acquir mentor contribut uncertain
period compani histori lip bu tan appoint ceo lip bu person visit
top custom leverag pre-exist relationship reignit sale believ
instrument re-architect compani digit design tool allow compani better
compet lip bu remain plug chip industri serv sever
board includ cadenc vc firm founder aquantia well
trade group gsa esd allianc
believ cadenc acquisit target way back mani believ cadenc
possibl target privat equiti firm howev compani valuat high cadenc
merg due regulatori issu anticompetit siemen acquir mentor
graphic potenti part thesi
invest
like mani softwar compani cadenc manag employ rule mean
target organ initi articul panel prove sum
revenue/margin potenti growth must equal
peg cadenc top- bottom-lin ep growth rate high-single-digit percent area
respect see exhibit
eda sale expect grow rate
forecast ip sale growth
system analysi sale includ clariti contribut cadenc revenu
slight amount oper leverag drive margin expans ep growth sale growth
ep growth prospect appear greater cadenc
oper margin today manag target cadenc alreadi
sw hw
see two overarch trends/goal chip develop cost develop
advanc node acceler million get chip design market
shortest amount time especi consum end market
driven need design valid includ emul move parallel
software/hardwar develop overrid driver cadenc verif
simul emul eda tool
cloud infrastructur matur lower latenc better secur cadenc
like gradual migrat eda tool cloud first appeal small user use emulation-
as-a-servic believ cadenc along market cloud-bas servic forg
relationship foundri hyper-scal data center oper
move tool cloud alter structur licens deal term
chang manner revenu recogn
china-bas chip develop repres approxim cadenc total revenu china
desir foster domest chip industri like creat licens opportun
intermedi term howev china gain chip market share could come expens
incumb merchant compani least long term
rearview mirror cadenc impact cadenc revenu
recognit y/i comparison signific origin fear howev
take away approxim compani revenu growth rate view
relev make cadenc revenu littl volatil slightli less
predict turn orient up-front revenu recognit mostli ip
exhibit revenu mix product
note account hurt revenu hurt revenu growth
exhibit backlog fiscal year-end
percent quarterli revenu typic
recogn backlog
note provid end backlog end fiscal year typic revenu
recur
new actual would havebeen old milipsystem interconnect analysiscustom ic design simulationdigit ic design signofffunct verif emul forecast fy expect tocom backlog forecast qtr expect tocom backlog recurringin natur cadenc design system inc
exhibit trend non-gaap oper margin
compani report secur llc estim
note manag benchmark rule mean goal gener revenu
growth om equal greater revenu growth slow manag plan
off-set oper expens control implic would strive execut rule
case upsid estim would potenti occur
exhibit pattern rais evolut begin fy guid compar finish
note complet acquisit rocketick complet acquisit nusemi acquisit
ytd acquisit impact first full year revenu purchas account
headwind year two follow acquisit alreadi incorpor beginning-of-year guid
oper growth om oper margin growth rule fy guid midpoint fy guid midpoint fy guid midpoint fy guid midpoint fy actual iot wireless/datacent
exhibit pattern ep beat non-gaap ep report rel guidanc
exhibit capit alloc
note manag expect cash flow oper midpoint manag expect
abnorm high capital-expenditure
 guid midpoint report gross cash cash s-t invest market sec l-t bank end net cash gross cash less st lt use share use acquisitions/minor cadenc design system inc
exhibit histor ntm non-gaap price-to-earnings base ntm estim state point time
price intra-day
price intra-day
cadenc design system inc annual financi summari fiscal year dec fy end million except per share cadenc design price verif emul common share ic design ic design interconnect market total total debt current net incom enterpris gross margin op valuat opex yr incom ebit yr oper incom margin yr consensu yr yr ebitda margin yr non-gaap tax rate yr incom yr yr fulli dilut share capit share capital-expenditure currentmedian ntm value-to-sal value-to-ebit value-to-ebitda function verif softwar tool emulation/prototyp hadwar includ jasper gold xcellium palladium protiumdigit ic offer includ three major categori includ logic design stratu joul modu physic implement innovu signoff tempu voltu quantu pegasu custom ic design simul tool virtuoso spectr legato creat schematic/phys represent circuit transistor level analog mixed-sign custom digit memori rf designssystem interconnect analysi tool sigriti allegro orcad use creat print circuit board pcb ic packagesip offer consist pre-verifi customiz function block custom integr ic acceler develop process reduc risk error design processcagr average estim
earn model except per share decfi decfi decfi decfi decdecemb fiscal year total oper expensesmarket research gener amort acquir restructur total oper oper interest earn provis benefit incom net incom dilut ep reconcilli non- result non- gross profit non- oper expens non- oper incom non- pre-tax incom non- net non dilut common size gross margin margin margin margin rate y-o-i net figur exclud option expens amort intang non-cash non-recur chargesnot account hurt revenu hurt revenu growth semiconductor iot wireless/datacent
cadenc design system inc balanc asset short-term account receiv note hedges- prepaid current total current non current asset properti equip intang asset long-term total current liabil revolv account payabl accru convert notes- convers derivative- defer total current non current liabil long term defer long term long-term sharehold equitytot sharehold total liabil sharehold incom statement data net net incom sheet ratio current valu per hard book valu per s-t invest market net cash cash st invest market sec lt bank dep less net cash held sale outstand cadenc design system inc
price target nc
price target assum share trade slightli ntm non-gaap ep estim
highest end histor rang line peer group average
dsy-fr
risk includ chip industri consolid likelihood dilut acquisit cyclic natur
semiconductor industri lumpi hardwar emul sale
view cadenc secur defens way invest long-term growth semiconductor
system design industri view cadenc sell pick shovel prospector mine gold
 billion chip industri trillion electron system market sell
believ long gold mine pick shovel sold like long-term
prospect cadenc deter valuat rel absolut instinct
patient wait opportun time becom construct rate
cadenc san jose ca supplier electron design technolog engin servic
electron design autom eda industri compani develop softwar use design chip
print circuit board well intellectu properti ip cover broad rang area includ
interfac memori analog soc peripher dataplan process unit verif
thesi posit trend support invest thesi includ posit includ new-found
religion maxim oper expens driven partial slow pace growth prospect
ip softwar integr busi growth sale non-merchant- compani googl
amazon predict stabl revenu steam disciplin capit alloc plan
