[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-01T12:28:05.818736+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-01T11:32:44+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello, i want to add a custom extension to riscv in qemu. The extension is the one in this document: &quot;<a href=\"https://lists.riscv.org/g/tech-attached-matrix-extension/attachment/210/1/riscv-matrix-spec-v0.5b-64bit-encoding.pdf\">https://lists.riscv.org/g/tech-attached-matrix-extension/attachment/210/1/riscv-matrix-spec-v0.5b-64bit-encoding.pdf</a>&quot;. Not all of it just a few instructions. In order to do that i need to add some new CSRs and registers. Is there any documentation explaining \u00bfhow riscv is implemented in qemu? that i can check so i can accomplish that. Currently, i am just spamming grep command so i can find where things are. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Proper_Milk321\"> /u/Proper_Milk321 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kc6gyg/custom_extension_for_riscv_in_qemu/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/commen",
        "id": 2573376,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kc6gyg/custom_extension_for_riscv_in_qemu",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Custom extension for RISC-V in QEMU.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-01T09:12:17.932167+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-01T08:33:43+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kc3txf/upcoming_tab5_terminal_features_5_display_and/\"> <img src=\"https://external-preview.redd.it/EabdhFZtXB7KXvqYLXkKBaAx_C7Ao4s3Cn4_aN2LHnQ.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=e3c41f4a539bc1e91aa444b814f4fb64260a92e0\" alt=\"Upcoming Tab5 Terminal Features 5\u201d Display and RISC-V ESP32-P4 for Edge Applications\" title=\"Upcoming Tab5 Terminal Features 5\u201d Display and RISC-V ESP32-P4 for Edge Applications\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><blockquote> <p>M5Stack is preparing to launch the Tab5, a 5-inch smart touch terminal powered by the ESP32-P4 RISC-V processor, in early May. </p> </blockquote> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://linuxgizmos.com/upcoming-tab5-terminal-features-5-display-and-risc-v-esp32-p4-for-edge-applications/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com",
        "id": 2572118,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kc3txf/upcoming_tab5_terminal_features_5_display_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/EabdhFZtXB7KXvqYLXkKBaAx_C7Ao4s3Cn4_aN2LHnQ.jpg?width=640&crop=smart&auto=webp&s=e3c41f4a539bc1e91aa444b814f4fb64260a92e0",
        "title": "Upcoming Tab5 Terminal Features 5\u201d Display and RISC-V ESP32-P4 for Edge Applications",
        "vote": 0
    }
]