{"version":3,"file":"verilog.js","sources":["../../../src/prism/languages/verilog.js"],"sourcesContent":["import { languages } from '../core.js';\r\nimport { clikeComment } from '../utils/patterns.js';\r\n\r\nlanguages.verilog = {\r\n\t'comment': clikeComment(),\r\n\t'string': {\r\n\t\tpattern: /\"(?:\\\\[\\s\\S]|[^\\\\\\n\"])*\"/g,\r\n\t\tgreedy: true\r\n\t},\r\n\t'kernel-function': {\r\n\t\t// support for any kernel function (ex: $display())\r\n\t\tpattern: /\\B\\$\\w+/,\r\n\t\talias: 'property'\r\n\t},\r\n\t// support for user defined constants (ex: `define)\r\n\t'constant': /\\B`\\w+/,\r\n\t'function': /\\b\\w+(?=\\()/,\r\n\t// support for verilog and system verilog keywords\r\n\t'keyword': /\\b(?:alias|assert|assign|assume|automatic|before|begin|bin[ds]|binsof|bit|break|buf|bufif[01]|byte|case[xz]?|cell|chandle|class|clocking|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign|default|defparam|design|disable|dist|do|edge|else|end(?:case|class|clocking|config|function|generate|group|interface|module|package|primitive|program|property|sequence|specify|table|task)?|enum|event|expect|export|extends|extern|final|first_match|[fnw]or|force|foreach|forever|fork|forkjoin|function|generate|genvar|highz[01]|iff?|ifnone|ignore_bins|illegal_bins|import|incdir|include|initial|in[op]ut|inside|instance|int|integer|interface|intersect|join|join_any|join_none|large|liblist|library|local|localparam|logic|longint|macromodule|matches|medium|modport|module|[nrw]?and|negedge|new|noshowcancelled|not|notif[01]|null|output|package|packed|parameter|posedge|primitive|priority|program|property|protected|pull[01]|pulldown|pullup|pulsestyle_ondetect|pulsestyle_onevent|pure|randc|randcase|randsequence|r?[cnp]mos|real|realtime|re[fg]|release|repeat|return|r?tran|r?tranif[01]|scalared|sequence|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|string|strong[01]|struct|super|supply[01]|table|tagged|task|this|throughout|time|timeprecision|timeunit|tri[01]?|triand|trior|trireg|type|typedef|union|unique|unsigned|use|u?wire|var|vectored|virtual|void|wait|wait_order|weak[01]|while|wildcard|with|within|x?n?or)\\b/,\r\n\t// bold highlighting for all verilog and system verilog logic blocks\r\n\t'important': /\\b(?:always|always_comb|always_ff|always_latch)\\b(?: *@)?/,\r\n\t// support for time ticks, vectors, and real numbers\r\n\t'number': /\\B##?\\d+|(?:\\b\\d+)?'[odbh] ?[a-f\\dzx_?]+|\\b(?:\\d*[._])?\\d+(?:e[+-]?\\d+)?/i,\r\n\t'operator': /[{}~?%&|^!=<>/*+-]+/,\r\n\t'punctuation': /[()[\\].,:;]/\r\n};\r\n"],"names":[],"mappings":";;AAGA,UAAU,UAAU;AAAA,EACnB,WAAW,aAAc;AAAA,EACzB,UAAU;AAAA,IACT,SAAS;AAAA,IACT,QAAQ;AAAA,EACR;AAAA,EACD,mBAAmB;AAAA;AAAA,IAElB,SAAS;AAAA,IACT,OAAO;AAAA,EACP;AAAA;AAAA,EAED,YAAY;AAAA,EACZ,YAAY;AAAA;AAAA,EAEZ,WAAW;AAAA;AAAA,EAEX,aAAa;AAAA;AAAA,EAEb,UAAU;AAAA,EACV,YAAY;AAAA,EACZ,eAAe;AAChB;"}