design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/1248,top,RUN_2025.12.10_04.32.21,flow completed,0h0m39s0ms,0h0m31s0ms,160475.93455420714,0.008848678799999999,8023.796727710357,5.39,-1,482.05,45,0,0,0,0,0,0,0,0,0,0,-1,-1,1810,380,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1741940.0,0.0,6.6,7.83,0.0,0.0,0.0,1755,1906,9,160,0,0,0,1766,30,0,33,158,156,438,178,9,4,20,5,454,75,0,100,71,700,5920.678400000002,-1,-1,-1,5.15e-06,1.04e-05,7.91e-10,-1,-1,-1,1.6500000000000004,20.0,50.0,20.0,1,5,19.040,19.435,0.3,1,10,0.15,0,sky130_fd_sc_hd,AREA 0
