# Reading C:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do nios2leds_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/avalon_pwm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:35 on Sep 30,2018
# vcom -reportprogress 300 -93 -work work D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/avalon_pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avalon_pwm
# -- Compiling architecture RTL of avalon_pwm
# -- Compiling entity avalon_pwm_tb
# -- Compiling architecture TEST of avalon_pwm_tb
# -- Loading entity avalon_pwm
# End time: 16:30:35 on Sep 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib HostSystem
# vmap HostSystem HostSystem
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap HostSystem HostSystem 
# Modifying modelsim.ini
# 
vsim work.avalon_pwm_tb
# vsim work.avalon_pwm_tb 
# Start time: 16:30:57 on Sep 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalon_pwm_tb(test)
# Loading work.avalon_pwm(rtl)
vsim work.avalon_pwm_tb
# End time: 16:31:03 on Sep 30,2018, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.avalon_pwm_tb 
# Start time: 16:31:03 on Sep 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalon_pwm_tb(test)
# Loading work.avalon_pwm(rtl)
vsim work.avalon_pwm
# End time: 16:31:20 on Sep 30,2018, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.avalon_pwm 
# Start time: 16:31:20 on Sep 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalon_pwm(rtl)
vsim work.avalon_pwm_tb
# End time: 16:31:26 on Sep 30,2018, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.avalon_pwm_tb 
# Start time: 16:31:26 on Sep 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalon_pwm_tb(test)
# Loading work.avalon_pwm(rtl)
run
run
run
run
run
add wave -position insertpoint  \
sim:/avalon_pwm_tb/clk \
sim:/avalon_pwm_tb/reset \
sim:/avalon_pwm_tb/writedata \
sim:/avalon_pwm_tb/read \
sim:/avalon_pwm_tb/write \
sim:/avalon_pwm_tb/address \
sim:/avalon_pwm_tb/readdata \
sim:/avalon_pwm_tb/pwm_out \
sim:/avalon_pwm_tb/Done \
sim:/avalon_pwm_tb/Period
# Load canceled
vsim work.avalon_pwm_tb
# End time: 16:32:31 on Sep 30,2018, Elapsed time: 0:01:05
# Errors: 1, Warnings: 0
# vsim work.avalon_pwm_tb 
# Start time: 16:32:31 on Sep 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalon_pwm_tb(test)
# Loading work.avalon_pwm(rtl)
add wave -position insertpoint  \
sim:/avalon_pwm_tb/clk \
sim:/avalon_pwm_tb/reset \
sim:/avalon_pwm_tb/writedata \
sim:/avalon_pwm_tb/read \
sim:/avalon_pwm_tb/write \
sim:/avalon_pwm_tb/address \
sim:/avalon_pwm_tb/readdata \
sim:/avalon_pwm_tb/pwm_out \
sim:/avalon_pwm_tb/Done \
sim:/avalon_pwm_tb/Period
run
run
run -all
run -all
# End time: 16:33:17 on Sep 30,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
