#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c007550 .scope module, "cyclic_lamp_tb" "cyclic_lamp_tb" 2 1;
 .timescale 0 0;
v0x13c01c4f0_0 .var "clk", 0 0;
v0x13c01c5a0_0 .net "out", 0 2, v0x13c01c350_0;  1 drivers
S_0x13c004bf0 .scope module, "uut" "cyclic_lamp" 2 4, 3 1 0, S_0x13c007550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "out";
P_0x13c004d60 .param/l "GREEN" 0 3 5, C4<010>;
P_0x13c004da0 .param/l "RED" 0 3 5, C4<100>;
P_0x13c004de0 .param/l "S0" 0 3 4, +C4<00000000000000000000000000000000>;
P_0x13c004e20 .param/l "S1" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x13c004e60 .param/l "S2" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x13c004ea0 .param/l "YELLOW" 0 3 5, C4<001>;
v0x13c005880_0 .net "clk", 0 0, v0x13c01c4f0_0;  1 drivers
v0x13c01c350_0 .var "out", 2 0;
v0x13c01c400_0 .var "state", 0 1;
E_0x13c005ad0 .event anyedge, v0x13c01c400_0;
E_0x13c005b10 .event posedge, v0x13c005880_0;
    .scope S_0x13c004bf0;
T_0 ;
    %wait E_0x13c005b10;
    %load/vec4 v0x13c01c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13c01c400_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13c01c400_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13c01c400_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13c01c400_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c004bf0;
T_1 ;
    %wait E_0x13c005ad0;
    %load/vec4 v0x13c01c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13c01c350_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13c01c350_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13c01c350_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x13c01c350_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13c007550;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x13c01c4f0_0;
    %inv;
    %store/vec4 v0x13c01c4f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13c007550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c01c4f0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13c007550;
T_4 ;
    %vpi_call 2 11 "$dumpfile", "lamp.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13c007550 {0 0 0};
    %vpi_call 2 13 "$monitor", $time, " RGY=%b", v0x13c01c5a0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cyclic_lamp_tb.v";
    "lamp.v";
