Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Fri Jul  5 02:02:34 2024

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 3.77 sec.
Pre global placement takes 4.50 sec.
Global placement takes 3.91 sec.
Macro cell placement takes 0.06 sec.
Post global placement takes 4.22 sec.
Legalization takes 0.25 sec.
Timing-driven detailed placement takes 2.05 sec.
Placement done.
Total placement takes 15.80 sec.

Routing started.
Building routing graph takes 0.80 sec.
Processing design graph takes 0.23 sec.
Total nets for routing : 9507.
Global routing takes 10.36 sec.
Detailed routing takes 18.16 sec.
Finish routing takes 0.73 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 31.30 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                 | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LEDTEST              | output        | E2      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_clk              | output        | T11     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_clk2             | output        | N15     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_data1[10]        | input         | L17     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[11]        | input         | N16     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[4]         | input         | M13     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[5]         | input         | M14     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[6]         | input         | L14     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[7]         | input         | L15     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[8]         | input         | N18     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data1[9]         | input         | L18     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| adc_data_reve[0]     | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_data_reve[1]     | output        | V10     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_data_reve[2]     | output        | U11     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| adc_data_reve[3]     | output        | V11     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| clk_fx               | input         | J17     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cs_n_i               | input         | F14     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| miso_o               | output        | G14     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rst                  | input         | V12     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sclk_i               | input         | F13     | BANKR1     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk              | input         | B5      | BANKL0     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| test                 | output        | E17     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| uart_tx              | output        | C10     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2605     | 3274          | 80                  
|   FF                     | 353      | 19644         | 2                   
|   LUT                    | 7341     | 13096         | 56                  
|   LUT-FF pairs           | 147      | 13096         | 1                   
| Use of CLMS              | 873      | 1110          | 79                  
|   FF                     | 146      | 6660          | 2                   
|   LUT                    | 2355     | 4440          | 53                  
|   LUT-FF pairs           | 41       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 16       | 48            | 33                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 23       | 240           | 10                  
|   IOBD                   | 10       | 120           | 8                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 13       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 23       | 240           | 10                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 4        | 20            | 20                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                         | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_107        | ntclkbufg_0         | 2          | sys_clk_ibuf/opit_1                | IOL_7_298            
| clkbufg_1/gopclkbufg     | USCM_74_106        | ntclkbufg_1         | 16         | clk_fx_ibuf/opit_1                 | IOL_151_173          
| clkbufg_2/gopclkbufg     | USCM_74_105        | ntclkbufg_2         | 44         | clk_wiz_0_inst/u_pll_e1/goppll     | PLL_82_319           
| clkbufg_3/gopclkbufg     | USCM_74_104        | ntclkbufg_3         | 174        | clk_wiz_0_inst/u_pll_e1/goppll     | PLL_82_319           
+-----------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                            | DriverInst                         | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------+
| CLKFB      | clk_wiz_0_inst/u_pll_e1/ntCLKFB     | clk_wiz_0_inst/u_pll_e1/goppll     | PLL_82_319           
| CLKIN1     | _N38                                | sys_clk_ibuf/opit_1                | IOL_7_298            
| CLKIN2     | _N146                               | GND_91                             | CLMA_90_304          
+---------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                        | 9574     | 499     | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 23     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 4        
| + fiforst                  | 20       | 11      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adget                    | 4        | 12      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fifo                     | 199      | 182     | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_generator_0_u     | 126      | 111     | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mux                      | 79       | 75      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + trans                    | 9        | 2       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ad_delay                 | 9090     | 65      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + divadf2                  | 22       | 10      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + divadf                   | 43       | 33      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + f_measure                | 74       | 95      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + spi_slave                | 31       | 12      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + csget                    | 1        | 2       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + clk_wiz_0_inst           | 0        | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | F:/longxindaima/test3/test/device_map/top_map.adf                
|            | F:/longxindaima/test3/test/device_map/top.pcf                    
| Output     | F:/longxindaima/test3/test/place_route/top_pnr.adf               
|            | F:/longxindaima/test3/test/place_route/top.prr                   
|            | F:/longxindaima/test3/test/place_route/top_prr.prt               
|            | F:/longxindaima/test3/test/place_route/clock_utilization.txt     
|            | F:/longxindaima/test3/test/place_route/top_plc.adf               
+--------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 493,563,904 bytes
Total CPU  time to pnr completion : 50.469 sec
Total real time to pnr completion : 52.000 sec
