// Seed: 3475107649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_3 = 0;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  uwire id_4,
    output logic id_5,
    input  tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  tri0  id_9,
    output uwire id_10,
    input  tri0  id_11,
    input  tri   id_12,
    input  wire  id_13,
    input  uwire id_14
);
  assign id_5 = id_12;
  final begin : LABEL_0
    $unsigned(18);
    ;
  end
  initial begin : LABEL_1
    $signed(36);
    ;
    id_5 <= -1;
  end
  wire id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_10 = !-1;
  assign id_3  = 1'h0;
  logic id_17;
  assign id_1  = (id_4);
  assign id_10 = -1;
  wire id_18 = id_6;
endmodule
