I 000046 11 348 1353539755861 absminmaxsomsub
E absminmaxsomsub VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsom TIME = 5 ns
G Tabs TIME = 2 ns
G Tsub TIME = 5 ns
G Tmm TIME = 3 ns
P C _in STD_LOGIC_VECTOR[2:0]
P a _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P b _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P f _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X absminmaxsomsub
I 000037 11 146 1353539756048 and_ne
E And_NE VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NE INTEGER = 4
P Sp _in STD_LOGIC_VECTOR[NE-1:0]
P P _out STD_LOGIC
X And_NE
I 000045 11 264 1353539755705 buffertristate
E bufferTristate VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tenable TIME = 1 ns
G Tdisable TIME = 2 ns
P Oe _in STD_LOGIC
P I _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P O _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X bufferTristate
I 000039 11 339 1353539755814 contador
E contador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsetup TIME = 2 ns
G Tcarga TIME = 5 ns
G Tcount TIME = 3 ns
P C _in STD_LOGIC
P LC _in STD_LOGIC
P R _in STD_LOGIC
P UD _in STD_LOGIC
P D _in STD_LOGIC_VECTOR[NB-1:0]
P U _out STD_LOGIC
P Z _out STD_LOGIC
P Q _out STD_LOGIC_VECTOR[NB-1:0]
X contador
I 000034 11 296 1353539756188 csa
E CSA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
P Cin _in STD_LOGIC
P X _in STD_LOGIC_VECTOR[NB-1:0]
P Y _in STD_LOGIC_VECTOR[NB-1:0]
P Z _in STD_LOGIC_VECTOR[NB-1:0]
P Cout _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
P S _out STD_LOGIC_VECTOR[NB-1:0]
X CSA
I 000044 11 138 1353539755752 decodificador
E Decodificador VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P In0 _in STD_LOGIC_VECTOR[2:0]
P Sai _out STD_LOGIC_VECTOR[7:0]
X Decodificador
I 000040 11 216 1353539755330 deslocad1
E DeslocaD1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tdesl1 TIME = 1 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X DeslocaD1
I 000040 11 216 1353539755658 deslocad3
E DeslocaD3 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tdesl3 TIME = 1 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X DeslocaD3
I 000041 11 344 1353539755611 deslocador
E deslocador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tcarga TIME = 3 ns
G Tdesl TIME = 2 ns
P Clk _in STD_LOGIC
P D_E _in STD_LOGIC
P InBit _in STD_LOGIC
P T_D _in STD_LOGIC
P InA _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P SaiBit _out STD_LOGIC
P OutA _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X deslocador
I 000054 11 251 1353539755518 deslocador_combinatorio
E deslocador_combinatorio VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G NBD INTEGER = 1
G Tprop TIME = 1 ns
P DE _in STD_LOGIC
P I _in STD_LOGIC_VECTOR[NB-1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X deslocador_combinatorio
I 000042 11 418 1353539755564 dualregfile
E DualRegFile VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBend INTEGER = 4
G NBdado INTEGER = 8
G Tread TIME = 5 ns
G Twrite TIME = 5 ns
P clk _in STD_LOGIC
P we _in STD_LOGIC
P dadoina _in STD_LOGIC_VECTOR[NBdado-1:0]
P enda _in STD_LOGIC_VECTOR[NBend-1:0]
P endb _in STD_LOGIC_VECTOR[NBend-1:0]
P dadoouta _out STD_LOGIC_VECTOR[NBdado-1:0]
P dadooutb _out STD_LOGIC_VECTOR[NBdado-1:0]
X DualRegFile
I 000033 11 145 1353539756095 fa
E FA VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P ci _in STD_LOGIC
P x _in STD_LOGIC
P y _in STD_LOGIC
P co _out STD_LOGIC
P s _out STD_LOGIC
X FA
I 000035 11 131 1353539755377 fuse
E Fuse VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P FI _in STD_LOGIC
P FIL _in STD_LOGIC
P I _in STD_LOGIC
P S _out STD_LOGIC
X Fuse
V 000039 11 139 1270500471883 fuse_and
E Fuse_and VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P FI _in STD_LOGIC
P FIL _in STD_LOGIC
P I _in STD_LOGIC
P S _out STD_LOGIC
X Fuse_and
I 000038 11 118 1353539756001 fuse_ou
E fuse_ou VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P Fp _in STD_LOGIC
P P _in STD_LOGIC
P Ss _out STD_LOGIC
X fuse_ou
I 000033 11 162 1353539755954 ha
E HA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G Tgate TIME = 1 ns
P x _in STD_LOGIC
P y _in STD_LOGIC
P g _out STD_LOGIC
P p _out STD_LOGIC
X HA
I 000039 11 218 1353539755424 log_sinc
E Log_Sinc VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NSb INTEGER = 8
G Tprop TIME = 1 ns
P clk _in STD_LOGIC
P PCborda _in STD_LOGIC_VECTOR[NSb-1:0]
P Sborda _out STD_LOGIC_VECTOR[NSb-1:0]
X Log_Sinc
I 000037 11 180 1353539755471 maisum
E maisum VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tprop TIME = 2 ns
P I _in STD_LOGIC_VECTOR[NB-1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X maisum
I 000037 11 251 1353539753739 maximo
E maximo VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tmax TIME = 2 ns
P In1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X maximo
I 000037 11 251 1353539755284 minimo
E minimo VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tmin TIME = 3 ns
P In1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X minimo
I 000044 11 298 1353539755237 multiplexador
E multiplexador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsel TIME = 2 ns
G Tdata TIME = 1 ns
P S _in STD_LOGIC
P I0 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P I1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P O _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X multiplexador
I 000037 11 334 1353539755096 mux4x1
E Mux4x1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsel TIME = 3 ns
G Tdata TIME = 2 ns
P I0 _in STD_LOGIC_VECTOR[NB-1:0]
P I1 _in STD_LOGIC_VECTOR[NB-1:0]
P I2 _in STD_LOGIC_VECTOR[NB-1:0]
P I3 _in STD_LOGIC_VECTOR[NB-1:0]
P Sel _in STD_LOGIC_VECTOR[1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X Mux4x1
I 000037 11 470 1353539755190 mux8x1
E Mux8x1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsel TIME = 3 ns
G Tdata TIME = 2 ns
P I0 _in STD_LOGIC_VECTOR[NB-1:0]
P I1 _in STD_LOGIC_VECTOR[NB-1:0]
P I2 _in STD_LOGIC_VECTOR[NB-1:0]
P I3 _in STD_LOGIC_VECTOR[NB-1:0]
P I4 _in STD_LOGIC_VECTOR[NB-1:0]
P I5 _in STD_LOGIC_VECTOR[NB-1:0]
P I6 _in STD_LOGIC_VECTOR[NB-1:0]
P I7 _in STD_LOGIC_VECTOR[NB-1:0]
P Sel _in STD_LOGIC_VECTOR[2:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X Mux8x1
I 000036 11 144 1353539755143 ou_np
E Ou_NP VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NP INTEGER = 4
P Ss _in STD_LOGIC_VECTOR[NP-1:0]
P S _out STD_LOGIC
X Ou_NP
V 000036 11 144 1353539875426 ou_ns
E Ou_NS VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NP INTEGER = 4
P Ss _in STD_LOGIC_VECTOR[NP-1:0]
P S _out STD_LOGIC
X Ou_NS
I 000034 11 373 1354555705492 ram
E Ram VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G BE INTEGER = 8
G BP INTEGER = 16
G NA STRING = "mram.txt"
G Tz TIME = 2 ns
G Twrite TIME = 5 ns
G Tsetup TIME = 2 ns
G Tread TIME = 5 ns
P Clock _in STD_LOGIC
P enable _in STD_LOGIC
P rw _in STD_LOGIC
P ender _in STD_LOGIC_VECTOR[BE-1:0]
P pronto _out STD_LOGIC
P dado _inout STD_LOGIC_VECTOR[BP-1:0]
X Ram
I 000038 11 326 1353539755050 regfile
E RegFile VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBend INTEGER = 4
G NBdado INTEGER = 8
G Tread TIME = 5 ns
G Twrite TIME = 5 ns
P clk _in STD_LOGIC
P we _in STD_LOGIC
P dadoina _in STD_LOGIC_VECTOR[NBdado-1:0]
P enda _in STD_LOGIC_VECTOR[NBend-1:0]
P dadoouta _out STD_LOGIC_VECTOR[NBdado-1:0]
X RegFile
I 000042 11 289 1353539755908 registrador
E registrador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tprop TIME = 5 ns
G Tsetup TIME = 2 ns
P C _in STD_LOGIC
P R _in STD_LOGIC
P S _in STD_LOGIC
P D _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Q _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X registrador
I 000042 11 181 1353539756142 ringcounter
E RingCounter VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 1
P Clk _in STD_LOGIC
P R _in STD_LOGIC
P T0 _out STD_LOGIC
P T1 _out STD_LOGIC
X RingCounter
I 000034 11 226 1354555769371 rom
E ROM VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G BE INTEGER = 8
G BP INTEGER = 16
G Tacesso TIME = 5 ns
G NA STRING = "mrom.txt"
P ender _in STD_LOGIC_VECTOR[BE-1:0]
P dado _out STD_LOGIC_VECTOR[BP-1:0]
X ROM
I 000038 11 304 1353539754192 somador
E Somador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsoma TIME = 3 ns
G Tinc TIME = 2 ns
P S _in STD_LOGIC
P Vum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P B _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P C _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X Somador
I 000037 11 373 1353539754738 somsub
E SomSub VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsom TIME = 5 ns
G Tsub TIME = 5 ns
G Ttrans TIME = 5 ns
P Veum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NB-1:0]
P B _in STD_LOGIC_VECTOR[NB-1:0]
P cUla _in STD_LOGIC_VECTOR[1:0]
P Sinal _out STD_LOGIC
P Vaum _out STD_LOGIC
P Zero _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
X SomSub
I 000036 11 301 1353539754800 stack
E Stack VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBdado INTEGER = 8
G NBend INTEGER = 4
G Tpush TIME = 5 ns
G Tpop TIME = 5 ns
P Reset _in STD_LOGIC
P clk _in STD_LOGIC
P push_pop _in STD_LOGIC
P din _in STD_LOGIC_VECTOR[NBdado-1:0]
P dout _out STD_LOGIC_VECTOR[NBdado-1:0]
X Stack
I 000040 11 257 1353539840369 subtrator
E subtrator VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsub TIME = 3 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X subtrator
I 000034 11 387 1353539754660 ula
E ULA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsom TIME = 5 ns
G Tsub TIME = 5 ns
G Ttrans TIME = 5 ns
G Tgate TIME = 1 ns
P Veum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NB-1:0]
P B _in STD_LOGIC_VECTOR[NB-1:0]
P cUla _in STD_LOGIC_VECTOR[2:0]
P Sinal _out STD_LOGIC
P Vaum _out STD_LOGIC
P Zero _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
X ULA
I 000045 11 224 1353539754332 valor_absoluto
E valor_absoluto VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G numeroBits INTEGER = 8
G Tabs TIME = 2 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X valor_absoluto
I 000036 11 180 1353539754550 xsign
E xsign VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBE INTEGER = 8
G NBS INTEGER = 16
P I _in STD_LOGIC_VECTOR[NBE-1:0]
P O _out STD_LOGIC_VECTOR[NBS-1:0]
X xsign
I 000036 11 180 1353539754379 xzero
E xzero VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBE INTEGER = 8
G NBS INTEGER = 16
P I _in STD_LOGIC_VECTOR[NBE-1:0]
P O _out STD_LOGIC_VECTOR[NBS-1:0]
X xzero
V 000037 11 251 1354555818087 maximo
E maximo VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tmax TIME = 2 ns
P In1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X maximo
V 000058 60 364 1354555818086 ./compile/maximo.vhd*maximo
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂmaximo>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTmaxÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É!ÂIn2…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É"ÂOut1†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É#É$@ÂmaximoË Ì   @ Á
V 000062 60 15 1354555818086 ./compile/maximo.vhd*maximo__opt
222222222222V 000037 70 195 1354555818086 maximo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000068 60 117 1354555818088 ./compile/maximo.vhd*maximo|21+maximo
Ver. 1.30.v98.64
Ê É&LÂmaximoDÂmaximo>É(?É+ÂOut1 ÂIn1ÂTmaxaÂIn1!ÂIn2_É,ÂIn2ÂTmaxÉ.@ÂmaximoË Ì   @ Á
I 000072 60 15 1354555818088 ./compile/maximo.vhd*maximo|21+maximo__opt
222222222I 000044 70 195 1354555818088 maximo|maximo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000038 11 304 1354555818121 somador
E Somador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsoma TIME = 3 ns
G Tinc TIME = 2 ns
P S _in STD_LOGIC
P Vum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P B _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P C _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X Somador
V 000060 60 423 1354555818120 ./compile/somador.vhd*Somador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂSomador>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTsomaÂtimeÄÂnsÉÂTincÂtimeÄÂnsÉÉ BÉ!ÂS…Â	std_logicÉ"ÂVum…Â	std_logicÉ#ÂA…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É$ÂB…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É%ÂC†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É&É'@ÂSomadorË Ì   @ Á
V 000064 60 15 1354555818120 ./compile/somador.vhd*Somador__opt
222222222222V 000038 70 195 1354555818120 somador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000071 60 127 1354555818122 ./compile/somador.vhd*Somador|21+Somador
Ver. 1.30.v98.64
Ê É)LÂSomadorDÂSomador>É+?É.ÂC ÂAÂBÂVumÂTsomaaÂSÅ1_É/ÂAÂVumÂTincÉ1@ÂSomadorË Ì   @ Á
I 000075 60 15 1354555818122 ./compile/somador.vhd*Somador|21+Somador__opt
222222222I 000046 70 195 1354555818122 somador|Somador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000045 11 224 1354555818154 valor_absoluto
E valor_absoluto VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G numeroBits INTEGER = 8
G Tabs TIME = 2 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X valor_absoluto
V 000074 60 332 1354555818153 ./compile/valor_absoluto.vhd*valor_absoluto
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂvalor_absoluto>ÉAÉÂ
numeroBitsÂintegerÄÉÂTabsÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
numeroBitsÄsÄ É!ÂOut1†Âstd_logic_vectorÂ
numeroBitsÄsÄ É"É#@Âvalor_absolutoË Ì   @ Á
V 000078 60 15 1354555818153 ./compile/valor_absoluto.vhd*valor_absoluto__opt
222222222222V 000045 70 195 1354555818153 valor_absoluto
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000092 60 159 1354555818155 ./compile/valor_absoluto.vhd*valor_absoluto|21+valor_absoluto
Ver. 1.30.v98.64
Ê É%LÂvalor_absolutoDÂvalor_absoluto>É'?É*ÂOut1 ÂIn1ÂTabsaÂIn1Â
NumeroBitsÄÅ0_É+pÂIn1Å1ÂTabsÉ-@Âvalor_absolutoË Ì   @ Á
I 000096 60 15 1354555818155 ./compile/valor_absoluto.vhd*valor_absoluto|21+valor_absoluto__opt
222222222I 000060 70 195 1354555818155 valor_absoluto|valor_absoluto
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000036 11 180 1354555818185 xzero
E xzero VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBE INTEGER = 8
G NBS INTEGER = 16
P I _in STD_LOGIC_VECTOR[NBE-1:0]
P O _out STD_LOGIC_VECTOR[NBS-1:0]
X xzero
V 000056 60 225 1354555818184 ./compile/xzero.vhd*xzero
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂxzero>ÉAÉÂNBEÂintegerÄÉÂNBSÂintegerÄÉÉBÉÂI…Âstd_logic_vectorÂNBEÄsÄ É ÂO†Âstd_logic_vectorÂNBSÄsÄ É!É"@ÂxzeroË Ì   @ Á
V 000060 60 15 1354555818184 ./compile/xzero.vhd*xzero__opt
222222222222V 000035 70 64 1354555818184 xzero
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000065 60 128 1354555818186 ./compile/xzero.vhd*xzero|21+xzero
Ver. 1.30.v98.64
Ê É$LÂxzeroDÂxzero>É&?É)ÂOÂNBEÄsÄ  ÂIÂNBEÄsÄ É*ÂOÂNBSÄsÂNBE FÅ0É,@ÂxzeroË Ì   @ Á
I 000069 60 15 1354555818186 ./compile/xzero.vhd*xzero|21+xzero__opt
222222222I 000041 70 64 1354555818186 xzero|xzero
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000039 11 101 1354555818220 testfill
E testfill VHDL
L STD;
U STD.STANDARD;
PL 0
G NP_Mem INTEGER = 256
G NBP_Mem INTEGER = 16
X testfill
V 000061 60 254 1354555818219 ./src/fill_memory.vhd*testfill
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ<ÂSynopsysÉ=Âieee
Âstd_logic_1164
GÉ=Âsynopsys
Âstd_logic_signed
GÉ=Âsynopsys
Âstd_logic_arith
GÉ=Âstd
Âtextio
GÉHÂtestfill>É	AÂNP_MemÂintegerÄş É
ÂNBP_MemÂintegerÄÉ@ÂtestfillË Ì   @ Á
V 000065 60 15 1354555818219 ./src/fill_memory.vhd*testfill__opt
222222222222V 000039 70 258 1354555818219 testfill
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
Psynopsys|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Psynopsys|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000073 60 1067 1354555818221 ./src/fill_memory.vhd*testfill|21+fillmem
Ver. 1.30.v98.64
Ê ÉLÂfillmemDÂtestfill>É}Âtipo_memoria>xÄ rÂNP_MemDÂstd_logic_vectorÂNBP_MemÄsÄ ÉÂMemÂtipo_memoriaFFÅ0ÉŠÂfill_memoryÂmem‡Âtipo_memoria>É}ÂHexTable>xÂ	characterqDÂintegerÉ|ÂlookupÂHexTableÅ0rÅFÉÄ ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ
ÄÄÄÄÄÉÂinfileÂtextIÂ	read_mode>Æ	"mem.txt"É„ÂbuffÂlineÉ„Âaddr_sÂstringÄsÄÉ„Âdata_sÂstringÄsÄÉ„Âaddr_1Âbyte_cntÂintegerÉ„ÂdataÂintegerqÄş sÄ É?ÉcpÂendfileÂinfilebÉÂreadlineÂinfileÂbuffÉ ÂreadÂbuffÂaddr_sÉ!ÂreadÂbuffÂbyte_cnTÉ"Âaddr_1ÂlookupÂaddr_sÄÄş ÂlookupÂaddr_sÄÄş ÂlookupÂaddr_sÄÄÂlookupÂaddr_sÄÉ#ÂreadlineÂinfileÂbuffÉ$EÂi…ÄrÂbyte_cntbÉ%ÂreadÂbuffÂdata_sÉ&ÂdataÂlookupÂdata_sÄÄÂlookupÂdata_sÄÉ'ÂMemÂaddr_1 ÂCONV_STD_LOGIC_VECTORÂdataÂNBP_MemÉ(Âaddr_1Âaddr_1ÄÉ)@bÉ*@bÉ+@Âfill_memoryÉ,?É-Â	testbenchNÉ.?É/Âfill_memoryÂMemÉ1WÉ2@NÉ3@ÂfillmemË4 Ì   @ Á
V 000076 60 15 1354555818221 ./src/fill_memory.vhd*testfill|21+fillmem__opt
222222222V 000047 70 258 1354555818221 testfill|fillmem
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
Psynopsys|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Psynopsys|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000036 11 180 1354555818253 xsign
E xsign VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBE INTEGER = 8
G NBS INTEGER = 16
P I _in STD_LOGIC_VECTOR[NBE-1:0]
P O _out STD_LOGIC_VECTOR[NBS-1:0]
X xsign
V 000056 60 225 1354555818252 ./compile/xsign.vhd*xsign
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂxsign>ÉAÉÂNBEÂintegerÄÉÂNBSÂintegerÄÉÉBÉÂI…Âstd_logic_vectorÂNBEÄsÄ É ÂO†Âstd_logic_vectorÂNBSÄsÄ É!É"@ÂxsignË Ì   @ Á
V 000060 60 15 1354555818252 ./compile/xsign.vhd*xsign__opt
222222222222V 000035 70 64 1354555818252 xsign
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000065 60 126 1354555818254 ./compile/xsign.vhd*xsign|21+xsign
Ver. 1.30.v98.64
Ê É$LÂxsignDÂxsign>É&?É)ÂOÂNBEÄsÄ  ÂIÉ*ÂOÂNBSÄsÂNBE FÂIÂNBEÄÉ,@ÂxsignË Ì   @ Á
I 000069 60 15 1354555818254 ./compile/xsign.vhd*xsign|21+xsign__opt
222222222I 000041 70 64 1354555818254 xsign|xsign
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000040 11 257 1354555818286 subtrator
E subtrator VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsub TIME = 3 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X subtrator
V 000064 60 370 1354555818285 ./compile/subtrator.vhd*subtrator
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂ	subtrator>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTsubÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
numeroBitsÄsÄ É!ÂIn2…Âstd_logic_vectorÂ
numeroBitsÄsÄ É"ÂOut1†Âstd_logic_vectorÂ
numeroBitsÄsÄ É#É$@Â	subtratorË Ì   @ Á
V 000068 60 15 1354555818285 ./compile/subtrator.vhd*subtrator__opt
222222222222V 000040 70 195 1354555818285 subtrator
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000077 60 105 1354555818287 ./compile/subtrator.vhd*subtrator|21+subtrator
Ver. 1.30.v98.64
Ê É&LÂ	subtratorDÂ	subtrator>É(?É+ÂOut1 ÂIn1ÂIn2ÂTsubÉ-@Â	subtratorË Ì   @ Á
I 000081 60 15 1354555818287 ./compile/subtrator.vhd*subtrator|21+subtrator__opt
222222222I 000050 70 195 1354555818287 subtrator|subtrator
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000034 11 387 1354555818318 ula
E ULA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsom TIME = 5 ns
G Tsub TIME = 5 ns
G Ttrans TIME = 5 ns
G Tgate TIME = 1 ns
P Veum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NB-1:0]
P B _in STD_LOGIC_VECTOR[NB-1:0]
P cUla _in STD_LOGIC_VECTOR[2:0]
P Sinal _out STD_LOGIC
P Vaum _out STD_LOGIC
P Zero _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
X ULA
V 000052 60 516 1354555818317 ./compile/ULA.vhd*ULA
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂULA>ÉAÉÂNBÂintegerÄÉÂTsomÂtimeÄÂnsÉÂTsubÂtimeÄÂnsÉÂTtransÂtimeÄÂnsÉ ÂTgateÂtimeÄÂnsÉ!É"BÉ#ÂVeum…Â	std_logicÉ$ÂA…Âstd_logic_vectorÂNBÄsÄ É%ÂB…Âstd_logic_vectorÂNBÄsÄ É&ÂcUla…Âstd_logic_vectorÄsÄ É'ÂSinal†Â	std_logicÉ(ÂVaum†Â	std_logicÉ)ÂZero†Â	std_logicÉ*ÂC†Âstd_logic_vectorÂNBÄsÄ É+É,@ÂULAË Ì   @ Á
V 000056 60 15 1354555818317 ./compile/ULA.vhd*ULA__opt
222222222222V 000034 70 195 1354555818317 ula
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000059 60 913 1354555818319 ./compile/ULA.vhd*ULA|21+ULA
Ver. 1.30.v98.64
Ê É.LÂULADÂULA>É1ÂS_NBÂstd_logic_vectorÂNBsÄ É2ÂZerÂstd_logic_vectorÂNBÄsÄ FÅ0É3ÂUpperÂstd_logic_vectorÂNBsÄ Å1FÅ0É6?É9OÂcUlaPÉ:ÂS_NB Å0"ÂAÂVeumaÆ"000"É;Å0"ÂAÂBÂVeumaÆ"001"É<Å0"ÂBÂVeumaÆ"010"É=Å0"ÂAÂBÂVeumaÆ"011"É>Å0"ÂAhÂBaÆ"100"É?Å0"ÂAiÂBaÆ"101"É@Å0"ÂAjÂBaÆ"110"ÉAÅ0"pÂAaÆ"111"ÉBFÅ0aFÉDÂVaum ÂS_NBÂNBÂTsomÉFÂC ÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"000"_ÉGÂS_NBÂNBÄsÄ ÂTsomaÂcUlaÆ"001"_ÉHÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"010"_ÉIÂS_NBÂNBÄsÄ ÂTsubaÂcUlaÆ"011"_ÉJÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"100"_ÉKÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"101"_ÉLÂS_NBÂNBÄsÄ ÄÂTgateaÂcUlaÆ"110"_ÉMÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"111"ÉOÂSinal ÂS_NBÂNBÄÂTsomÉQÂZero Å1ÂTsomaÂS_NBÂNBÄsÄ ÂZer_ÉRÅ0ÂTsomÉT@ÂULAË Ì   @ Á
I 000063 60 15 1354555818319 ./compile/ULA.vhd*ULA|21+ULA__opt
222222222I 000038 70 195 1354555818319 ula|ULA
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000037 11 373 1354555818373 somsub
E SomSub VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsom TIME = 5 ns
G Tsub TIME = 5 ns
G Ttrans TIME = 5 ns
P Veum _in STD_LOGIC
P A _in STD_LOGIC_VECTOR[NB-1:0]
P B _in STD_LOGIC_VECTOR[NB-1:0]
P cUla _in STD_LOGIC_VECTOR[1:0]
P Sinal _out STD_LOGIC
P Vaum _out STD_LOGIC
P Zero _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
X SomSub
V 000058 60 498 1354555818372 ./compile/SomSub.vhd*SomSub
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂSomSub>ÉAÉÂNBÂintegerÄÉÂTsomÂtimeÄÂnsÉÂTsubÂtimeÄÂnsÉÂTtransÂtimeÄÂnsÉ É!BÉ"ÂVeum…Â	std_logicÉ#ÂA…Âstd_logic_vectorÂNBÄsÄ É$ÂB…Âstd_logic_vectorÂNBÄsÄ É%ÂcUla…Âstd_logic_vectorÄsÄ É&ÂSinal†Â	std_logicÉ'ÂVaum†Â	std_logicÉ(ÂZero†Â	std_logicÉ)ÂC†Âstd_logic_vectorÂNBÄsÄ É*É+@ÂSomSubË Ì   @ Á
V 000062 60 15 1354555818372 ./compile/SomSub.vhd*SomSub__opt
222222222222V 000037 70 195 1354555818372 somsub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000068 60 567 1354555818374 ./compile/SomSub.vhd*SomSub|21+SomSub
Ver. 1.30.v98.64
Ê É-LÂSomSubDÂSomSub>É0ÂS_NBÂstd_logic_vectorÂNBsÄ É1ÂZerÂstd_logic_vectorÂNBsÄ FÅ0É4?É7OÂcUlaPÉ8ÂS_NB Å0"ÂAÂVeumaÆ"00"É9Å0"ÂAÂBÂVeumaÆ"01"É:Å0"ÂBÂVeumaÆ"10"É;Å0"ÂAÂBÂVeumaÆ"11"É<FÅ0aFÉ>ÂVaum ÂS_NBÂNBÂTsomÉ@ÂC ÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"00"_ÉAÂS_NBÂNBÄsÄ ÂTsomaÂcUlaÆ"01"_ÉBÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"10"_ÉCÂS_NBÂNBÄsÄ ÂTsubaÂcUlaÆ"11"_ÉEÂSinal ÂS_NBÂNBÄÂTsomÉGÂZero Å1ÂTsomaÂS_NBÂZer_ÉHÅ0ÂTsomÉJ@ÂSomSubË	 Ì   @ Á
I 000072 60 15 1354555818374 ./compile/SomSub.vhd*SomSub|21+SomSub__opt
222222222I 000044 70 195 1354555818374 somsub|SomSub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000036 11 301 1354555818411 stack
E Stack VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBdado INTEGER = 8
G NBend INTEGER = 4
G Tpush TIME = 5 ns
G Tpop TIME = 5 ns
P Reset _in STD_LOGIC
P clk _in STD_LOGIC
P push_pop _in STD_LOGIC
P din _in STD_LOGIC_VECTOR[NBdado-1:0]
P dout _out STD_LOGIC_VECTOR[NBdado-1:0]
X Stack
V 000056 60 384 1354555818410 ./compile/Stack.vhd*Stack
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=Âieee
Ânumeric_std
GÉHÂStack>ÉAÉÂNBdadoÂintegerÄÉÂNBendÂintegerÄÉÂTpushÂtimeÄÂnsÉÂTpopÂtimeÄÂnsÉÉ BÉ!ÂReset…Â	std_logicÉ"Âclk…Â	std_logicÉ#Âpush_pop…Â	std_logicÉ$Âdin…Âstd_logic_vectorÂNBdadoÄsÄ É%Âdout†Âstd_logic_vectorÂNBdadoÄsÄ É&É'@ÂStackË Ì   @ Á
V 000060 60 15 1354555818410 ./compile/Stack.vhd*Stack__opt
222222222222V 000036 70 125 1354555818410 stack
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000065 60 564 1354555818412 ./compile/Stack.vhd*Stack|21+Stack
Ver. 1.30.v98.64
Ê É)LÂStackDÂStack>É,}Âram_type>xÄ rÄÂNBendÄÉ-DÂstd_logic_vectorÂNBdadoÄsÄ É.ÂstackÂram_typeÉ/ÂtosÂstd_logic_vectorÂNBendÄsÄ FÅ0É2?É6ÂStackMemoryÉ7NÂclkÂResetÉ;?É<UÂResetÅ1]É=Âtos FÅ0É>^ÂclkÂeventhÂclkÅ1]É?`Âpush_pop>É@aÅ0ÉAÂtos Âstd_logic_vectorÂunsignedÂtosÄÉBÂstackÂ
to_integerÂunsignedÂtos ÂdinÂTpushÉCaÅ1ÉDÂdout ÂstackÂ
to_integerÂunsignedÂtosÂTpopÉEÂtos Âstd_logic_vectorÂunsignedÂtosÄÉFaFÉGSÉH@`ÉI@UÉJ@NÉL@ÂStackË Ì   @ Á
I 000069 60 15 1354555818412 ./compile/Stack.vhd*Stack|21+Stack__opt
222222222I 000042 70 125 1354555818412 stack|Stack
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000034 11 373 1354555818447 ram
E Ram VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G BE INTEGER = 8
G BP INTEGER = 16
G NA STRING = "mram.txt"
G Tz TIME = 2 ns
G Twrite TIME = 5 ns
G Tsetup TIME = 2 ns
G Tread TIME = 5 ns
P Clock _in STD_LOGIC
P enable _in STD_LOGIC
P rw _in STD_LOGIC
P ender _in STD_LOGIC_VECTOR[BE-1:0]
P pronto _out STD_LOGIC
P dado _inout STD_LOGIC_VECTOR[BP-1:0]
X Ram
V 000052 60 518 1354555818446 ./compile/Ram.vhd*Ram
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Ânumeric_std
GÉ=ÂIEEE
Âstd_logic_unsigned
GÉ=Âstd
Âtextio
GÉHÂRam>ÉAÉÂBEÂintegerÄÉÂBPÂintegerÄÉÂNAÂstringÆ
"mram.txt"É ÂTzÂtimeÄÂnsÉ!ÂTwriteÂtimeÄÂnsÉ"ÂTsetupÂtimeÄÂnsÉ#ÂTreadÂtimeÄÂnsÉ$É%BÉ&ÂClock…Â	std_logicÉ'Âenable…Â	STD_LOGICÉ(Ârw…Â	std_logicÉ)Âender…Âstd_logic_vectorÂBEÄsÄ É*Âpronto†Â	std_logicÉ+Âdado‡Âstd_logic_vectorÂBPÄsÄ É,É-@ÂRamË Ì   @ Á
V 000056 60 15 1354555818446 ./compile/Ram.vhd*Ram__opt
222222222222V 000034 70 248 1354555818446 ram
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
I 000060 60 1660 1354555818448 ./compile/Ram.vhd*Ram|21+Ram
Ver. 1.30.v98.64
Ê É/LÂRamDÂRam>É2}Âtipo_memoria>xÄ rÄÂBEÄDÂstd_logic_vectorÂBPÄsÄ É3ÂMramÂtipo_memoriaFFÅ0É6?É:ÂCarga_Inicial_e_Ram_MemoriaNÂClockÂdadoÂenableÂrwÉ;„ÂenderecoÂintegerqÄ rÄÂBEÄÉ<„ÂinicioÂ	std_logicÅ1É=‹Âfill_memorygÂtipo_memoria>É>}ÂHexTable>xÂ	characterqDÂintegerÉ@|ÂlookupÂHexTableÅ0rÅFÉAÄ ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ
ÄÄÄÄÄÉBÂinfileÂtextIÂ	read_mode>ÂNAÉC„ÂbuffÂlineÉD„Âaddr_sÂstringÂBEÄÄsÄÉE„Âdata_sÂstringÂBPÄÄsÄÉF„Âaddr_1Âpal_cntÂintegerÉG„ÂdataÂstd_logic_vectorÂBPÄsÄ ÉH„ÂMemÂtipo_memoriaFFÅ0ÉI?ÉJcpÂendfileÂinfilebÉKÂreadlineÂinfileÂbuffÉLÂreadÂbuffÂaddr_sÉMÂreadÂbuffÂpal_cnTÉOÂaddr_1Ä ÉPEÂi…ÂBEÄÄsÄbÉQÂaddr_1Âaddr_1ÂlookupÂaddr_sÂiÄÂiÄÉR@bÉSÂreadlineÂinfileÂbuffÉTEÂi…ÄrÂpal_cntbÉUÂreadÂbuffÂdata_sÉWÂdataFÅ0ÉXEÂi…ÂBPÄÄsÄbÉYÂdataÂdataÂlookupÂdata_sÂiÄÂiÄÉZ@bÉ[ÂMemÂaddr_1ÂdataÉ\Âaddr_1Âaddr_1ÄÉ]@bÉ^@bÉ_gÂMemÉ`@Âfill_memoryÉb?ÉcUÂinicioÅ1]ÉeÂMram Âfill_memoryÉgÂinicioÅ0Éh@UÉiUÂClockÂeventhÂClockÅ1hÂenableÅ1]ÉjUÂenderÂ
last_eventÂTsetupiÂdadoÂ
last_eventÂTsetup]ÉkÂdado FÅXÉl_ÉmÂenderecoÂ
to_integerÂunsignedÂenderÉn`Ârw>ÉoaÅ0ÉpÂdado ÂMramÂenderecoÂTreadÉqÂpronto Å1ÂTreadÉraÅ1ÉsÂMramÂendereco ÂdadoÂTwriteÉtÂpronto Å1ÂTwriteÉuaFÉvSÉw@`Éx@UÉy@UÉzUÂClockÂeventhÂClockÅ1hÂenableÅ0]É|Âpronto Å0É}Âdado FÅZÂTzÉ~@UÉ@NÉ@ÂRamËN Ì   @ Á
I 000063 60 15 1354555818448 ./compile/Ram.vhd*Ram|21+Ram__opt
222222222I 000038 70 248 1354555818448 ram|Ram
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
V 000034 11 226 1354555818488 rom
E ROM VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G BE INTEGER = 8
G BP INTEGER = 16
G Tacesso TIME = 5 ns
G NA STRING = "mrom.txt"
P ender _in STD_LOGIC_VECTOR[BE-1:0]
P dado _out STD_LOGIC_VECTOR[BP-1:0]
X ROM
V 000052 60 382 1354555818487 ./compile/ROM.vhd*ROM
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Ânumeric_std
GÉ=ÂIEEE
Âstd_logic_unsigned
GÉ=Âieee
Â	math_real
GÉ=Âstd
Âtextio
GÉHÂROM>ÉAÉÂBEÂintegerÄÉÂBPÂintegerÄÉ ÂTacessoÂtimeÄÂnsÉ!ÂNAÂstringÆ
"mrom.txt"É"É#BÉ$Âender…Âstd_logic_vectorÂBEÄsÄ É%Âdado†Âstd_logic_vectorÂBPÄsÄ É&É'@ÂROMË Ì   @ Á
V 000056 60 15 1354555818487 ./compile/ROM.vhd*ROM__opt
222222222222V 000034 70 307 1354555818487 rom
Pieee|MATH_REAL|0x4ced280da48f576737d3d7ef65b65d56173b9076
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
I 000060 60 1201 1354555818489 ./compile/ROM.vhd*ROM|21+ROM
Ver. 1.30.v98.64
Ê É)LÂROMDÂROM>É,}Âtipo_memoria>xÄ rÄÂBEÄDÂstd_logic_vectorÂBPÄsÄ É-ÂmromÂtipo_memoriaFFÅ0É.ÂenderecoÂintegerÄ É1?É5ÂCarga_inicialNÉ6‹Âfill_memorygÂtipo_memoria>É7}ÂHexTable>xÂ	characterqDÂintegerÉ9|ÂlookupÂHexTableÅ0rÅFÉ:Ä ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ
ÄÄÄÄÄÉ;ÂinfileÂtextIÂ	read_mode>ÂNAÉ<„ÂbuffÂlineÉ=„Âaddr_sÂstringÂBEÄÄsÄÉ>„Âdata_sÂstringÂBPÄÄsÄÉ?„Âaddr_1Âpal_cntÂintegerÉ@„ÂdataÂstd_logic_vectorÂBPÄsÄ ÉA„ÂMemÂtipo_memoriaFFÅ0ÉB?ÉCcpÂendfileÂinfilebÉDÂreadlineÂinfileÂbuffÉEÂreadÂbuffÂaddr_sÉFÂreadÂbuffÂpal_cnTÉHÂaddr_1Ä ÉIEÂi…ÂBEÄÄsÄbÉJÂaddr_1Âaddr_1ÂlookupÂaddr_sÂiÄÂiÄÉK@bÉLÂreadlineÂinfileÂbuffÉMEÂi…ÄrÂpal_cntbÉNÂreadÂbuffÂdata_sÉPÂdataFÅ0ÉQ[Âdata_sÉREÂi…ÂBPÄÄsÄbÉSÂdataÂdataÂlookupÂdata_sÂiÄÂiÄÉT@bÉUÂMemÂaddr_1ÂdataÉVÂaddr_1Âaddr_1ÄÉW@bÉX@bÉYgÂMemÉZ@Âfill_memoryÉ[?É\Âmrom Âfill_memoryÉ^WÉ_@NÉbÂdado ÂmromÂ
to_integerÂunsignedÂenderÂTacessoÉd@ÂROMË@ Ì   @ Á
I 000063 60 15 1354555818489 ./compile/ROM.vhd*ROM|21+ROM__opt
222222222I 000038 70 307 1354555818489 rom|ROM
Pieee|MATH_REAL|0x4ced280da48f576737d3d7ef65b65d56173b9076
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
V 000038 11 326 1354555818524 regfile
E RegFile VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBend INTEGER = 4
G NBdado INTEGER = 8
G Tread TIME = 5 ns
G Twrite TIME = 5 ns
P clk _in STD_LOGIC
P we _in STD_LOGIC
P dadoina _in STD_LOGIC_VECTOR[NBdado-1:0]
P enda _in STD_LOGIC_VECTOR[NBend-1:0]
P dadoouta _out STD_LOGIC_VECTOR[NBdado-1:0]
X RegFile
V 000060 60 413 1354555818523 ./compile/RegFile.vhd*RegFile
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=Âieee
Ânumeric_std
GÉHÂRegFile>ÉAÉÂNBendÂintegerÄÉÂNBdadoÂintegerÄÉÂTreadÂtimeÄÂnsÉÂTwriteÂtimeÄÂnsÉÉ BÉ!Âclk…Â	std_logicÉ"Âwe…Â	std_logicÉ#Âdadoina…Âstd_logic_vectorÂNBdadoÄsÄ É$Âenda…Âstd_logic_vectorÂNBendÄsÄ É%Âdadoouta†Âstd_logic_vectorÂNBdadoÄsÄ É&É'@ÂRegFileË Ì   @ Á
V 000064 60 15 1354555818523 ./compile/RegFile.vhd*RegFile__opt
222222222222V 000038 70 125 1354555818523 regfile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000071 60 444 1354555818525 ./compile/RegFile.vhd*RegFile|21+RegFile
Ver. 1.30.v98.64
Ê É)LÂRegFileDÂRegFile>É,}Âram_type>xÄ rÄÂNBendÄÉ-DÂstd_logic_vectorÂNBdadoÄsÄ É.ÂramÂram_typeÉ3Âenda_regÂstd_logic_vectorÂNBendÄsÄ É5?É9ÂRegisterMemoryÉ:NÂclkÉ>?É?UÂclkÂeventhÂclkÅ1]É@UÂweÅ1]ÉAÂramÂ
to_integerÂunsignedÂenda ÂdadoinaÂTwriteÉB@UÉCÂenda_reg ÂendaÉD@UÉE@NÉHÂdadoouta ÂramÂ
to_integerÂunsignedÉIÂenda_regÂTreadÉK@ÂRegFileË Ì   @ Á
I 000075 60 15 1354555818525 ./compile/RegFile.vhd*RegFile|21+RegFile__opt
222222222I 000046 70 125 1354555818525 regfile|RegFile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000037 11 334 1354555818555 mux4x1
E Mux4x1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsel TIME = 3 ns
G Tdata TIME = 2 ns
P I0 _in STD_LOGIC_VECTOR[NB-1:0]
P I1 _in STD_LOGIC_VECTOR[NB-1:0]
P I2 _in STD_LOGIC_VECTOR[NB-1:0]
P I3 _in STD_LOGIC_VECTOR[NB-1:0]
P Sel _in STD_LOGIC_VECTOR[1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X Mux4x1
V 000058 60 403 1354555818554 ./compile/Mux4x1.vhd*Mux4x1
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂMux4x1>ÉAÉÂNBÂintegerÄÉÂTselÂtimeÄÂnsÉÂTdataÂtimeÄÂnsÉÉBÉ ÂI0…Âstd_logic_vectorÂNBÄsÄ É!ÂI1…Âstd_logic_vectorÂNBÄsÄ É"ÂI2…Âstd_logic_vectorÂNBÄsÄ É#ÂI3…Âstd_logic_vectorÂNBÄsÄ É$ÂSel…Âstd_logic_vectorÄsÄ É%ÂO†Âstd_logic_vectorÂNBÄsÄ É&É'@ÂMux4x1Ë Ì   @ Á
V 000062 60 15 1354555818554 ./compile/Mux4x1.vhd*Mux4x1__opt
222222222222V 000036 70 64 1354555818554 mux4x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000068 60 348 1354555818556 ./compile/Mux4x1.vhd*Mux4x1|21+Mux4x1
Ver. 1.30.v98.64
Ê É)LÂMux4x1DÂMux4x1>É+?É/ÂMux4x1É0NÂI0ÂI1ÂI2ÂI3ÂSelÉ3„ÂDelayÂtimeÄ ÂnsÉ4?É5UÂSelÂevent]É6ÂDelayÂTselÉ7_É8ÂDelayÂTdataÉ9@UÉ:`ÂSel>É;aÆ"00"ÂO ÂI0ÂDelayÉ<aÆ"01"ÂO ÂI1ÂDelayÉ=aÆ"10"ÂO ÂI2ÂDelayÉ>aÆ"11"ÂO ÂI3ÂDelayÉ?aFÂO FÅXÂDelayÉ@@`ÉA@NÉC@ÂMux4x1Ë Ì   @ Á
I 000072 60 15 1354555818556 ./compile/Mux4x1.vhd*Mux4x1|21+Mux4x1__opt
222222222I 000043 70 64 1354555818556 mux4x1|Mux4x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000036 11 144 1354555818589 ou_np
E Ou_NP VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NP INTEGER = 4
P Ss _in STD_LOGIC_VECTOR[NP-1:0]
P S _out STD_LOGIC
X Ou_NP
V 000056 60 183 1354555818588 ./compile/Ou_NP.vhd*Ou_NP
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂOu_NP>ÉAÉÂNPÂintegerÄÉÉBÉÂSs…Âstd_logic_vectorÂNPÄsÄ ÉÂS†Â	std_logicÉ É!@ÂOu_NPË Ì   @ Á
V 000060 60 15 1354555818588 ./compile/Ou_NP.vhd*Ou_NP__opt
222222222222V 000035 70 64 1354555818588 ou_np
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000065 60 189 1354555818590 ./compile/Ou_NP.vhd*Ou_NP|21+Ou_NP
Ver. 1.30.v98.64
Ê É#LÂOu_NPDÂOu_NP>É%?É)ÂOu_NPÉ*NÂSsÉ.„ÂtempÂ	std_logicÅ0É/?É1ÂtempÅ0É2EÂj…Ä rÂNPÄbÉ3ÂtempÂtempiÂSsÂjÉ4@bÉ5ÂS ÂtempÉ6@NÉ8@ÂOu_NPË	 Ì   @ Á
I 000069 60 15 1354555818590 ./compile/Ou_NP.vhd*Ou_NP|21+Ou_NP__opt
222222222I 000041 70 64 1354555818590 ou_np|Ou_NP
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000037 11 470 1354555818620 mux8x1
E Mux8x1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsel TIME = 3 ns
G Tdata TIME = 2 ns
P I0 _in STD_LOGIC_VECTOR[NB-1:0]
P I1 _in STD_LOGIC_VECTOR[NB-1:0]
P I2 _in STD_LOGIC_VECTOR[NB-1:0]
P I3 _in STD_LOGIC_VECTOR[NB-1:0]
P I4 _in STD_LOGIC_VECTOR[NB-1:0]
P I5 _in STD_LOGIC_VECTOR[NB-1:0]
P I6 _in STD_LOGIC_VECTOR[NB-1:0]
P I7 _in STD_LOGIC_VECTOR[NB-1:0]
P Sel _in STD_LOGIC_VECTOR[2:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X Mux8x1
V 000058 60 559 1354555818619 ./compile/Mux8x1.vhd*Mux8x1
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂMux8x1>ÉAÉÂNBÂintegerÄÉÂTselÂtimeÄÂnsÉÂTdataÂtimeÄÂnsÉÉBÉ ÂI0…Âstd_logic_vectorÂNBÄsÄ É!ÂI1…Âstd_logic_vectorÂNBÄsÄ É"ÂI2…Âstd_logic_vectorÂNBÄsÄ É#ÂI3…Âstd_logic_vectorÂNBÄsÄ É$ÂI4…Âstd_logic_vectorÂNBÄsÄ É%ÂI5…Âstd_logic_vectorÂNBÄsÄ É&ÂI6…Âstd_logic_vectorÂNBÄsÄ É'ÂI7…Âstd_logic_vectorÂNBÄsÄ É(ÂSel…Âstd_logic_vectorÄsÄ É)ÂO†Âstd_logic_vectorÂNBÄsÄ É*É+@ÂMux8x1Ë! Ì   @ Á
V 000062 60 15 1354555818619 ./compile/Mux8x1.vhd*Mux8x1__opt
222222222222V 000036 70 64 1354555818619 mux8x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000068 60 484 1354555818621 ./compile/Mux8x1.vhd*Mux8x1|21+Mux8x1
Ver. 1.30.v98.64
Ê É-LÂMux8x1DÂMux8x1>É/?É3ÂMux8x1É4NÂI0ÂI1ÂI2ÂI3ÂI4ÂI5ÂI6ÂI7ÂSelÉ7„ÂDelayÂtimeÄ ÂnsÉ8?É9UÂSelÂevent]É:ÂDelayÂTselÉ;_É<ÂDelayÂTdataÉ=@UÉ>`ÂSel>É?aÆ"000"ÂO ÂI0ÂDelayÉ@aÆ"001"ÂO ÂI1ÂDelayÉAaÆ"010"ÂO ÂI2ÂDelayÉBaÆ"011"ÂO ÂI3ÂDelayÉCaÆ"100"ÂO ÂI4ÂDelayÉDaÆ"101"ÂO ÂI5ÂDelayÉEaÆ"110"ÂO ÂI6ÂDelayÉFaÆ"111"ÂO ÂI7ÂDelayÉGaFÂO FÅXÂDelayÉH@`ÉI@NÉK@ÂMux8x1Ë Ì   @ Á
I 000072 60 15 1354555818621 ./compile/Mux8x1.vhd*Mux8x1|21+Mux8x1__opt
222222222I 000043 70 64 1354555818621 mux8x1|Mux8x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000044 11 298 1354555818655 multiplexador
E multiplexador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsel TIME = 2 ns
G Tdata TIME = 1 ns
P S _in STD_LOGIC
P I0 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P I1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P O _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X multiplexador
V 000072 60 355 1354555818654 ./compile/multiplexador.vhd*multiplexador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂmultiplexador>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTselÂtimeÄÂnsÉÂTdataÂtimeÄÂnsÉÉBÉ ÂS…Â	std_logicÉ!ÂI0…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É"ÂI1…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É#ÂO†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É$É%@ÂmultiplexadorË Ì   @ Á
V 000076 60 15 1354555818654 ./compile/multiplexador.vhd*multiplexador__opt
222222222222V 000043 70 64 1354555818654 multiplexador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000089 60 288 1354555818656 ./compile/multiplexador.vhd*multiplexador|21+multiplexador
Ver. 1.30.v98.64
Ê É'LÂmultiplexadorDÂmultiplexador>É)?É-ÂMuxÉ.NÂI0ÂI1ÂSÉ1„ÂDelayÂtimeÄ ÂnsÉ2?É3UÂSÂevent]É4ÂDelayÂTselÉ5_É6ÂDelayÂTdataÉ7@UÉ8`ÂS>É9aÅ0ÂO ÂI0ÂDelayÉ:aÅ1ÂO ÂI1ÂDelayÉ;aFÂO FÅXÂDelayÉ<@`É=@NÉ?@ÂmultiplexadorË
 Ì   @ Á
I 000093 60 15 1354555818656 ./compile/multiplexador.vhd*multiplexador|21+multiplexador__opt
222222222I 000057 70 64 1354555818656 multiplexador|multiplexador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000037 11 251 1354555818687 minimo
E minimo VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tmin TIME = 3 ns
P In1 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P In2 _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X minimo
V 000058 60 364 1354555818686 ./compile/minimo.vhd*minimo
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂminimo>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTminÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É!ÂIn2…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É"ÂOut1†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É#É$@ÂminimoË Ì   @ Á
V 000062 60 15 1354555818686 ./compile/minimo.vhd*minimo__opt
222222222222V 000037 70 195 1354555818686 minimo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000068 60 117 1354555818688 ./compile/minimo.vhd*minimo|21+minimo
Ver. 1.30.v98.64
Ê É&LÂminimoDÂminimo>É(?É+ÂOut1 ÂIn1ÂTminaÂIn1 ÂIn2_É,ÂIn2ÂTminÉ.@ÂminimoË Ì   @ Á
I 000072 60 15 1354555818688 ./compile/minimo.vhd*minimo|21+minimo__opt
222222222I 000044 70 195 1354555818688 minimo|minimo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000040 11 216 1354555818720 deslocad1
E DeslocaD1 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tdesl1 TIME = 1 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X DeslocaD1
V 000064 60 324 1354555818719 ./compile/deslocad1.vhd*DeslocaD1
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂ	DeslocaD1>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTdesl1ÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
numeroBitsÄsÄ É!ÂOut1†Âstd_logic_vectorÂ
numeroBitsÄsÄ É"É#@Â	DeslocaD1Ë Ì   @ Á
V 000068 60 15 1354555818719 ./compile/deslocad1.vhd*DeslocaD1__opt
222222222222V 000040 70 195 1354555818719 deslocad1
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000077 60 122 1354555818721 ./compile/deslocad1.vhd*DeslocaD1|21+DeslocaD1
Ver. 1.30.v98.64
Ê É%LÂ	DeslocaD1DÂ	DeslocaD1>É'?É*ÂOut1 Å0"ÂIn1Â
NumeroBitsÄsÄÂTdesl1É,@Â	DeslocaD1Ë Ì   @ Á
I 000081 60 15 1354555818721 ./compile/deslocad1.vhd*DeslocaD1|21+DeslocaD1__opt
222222222I 000050 70 195 1354555818721 deslocad1|DeslocaD1
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000035 11 131 1354555818751 fuse
E Fuse VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P FI _in STD_LOGIC
P FIL _in STD_LOGIC
P I _in STD_LOGIC
P S _out STD_LOGIC
X Fuse
V 000058 60 175 1354555818750 ./compile/Fuse_and.vhd*Fuse
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂFuse>ÉBÉÂFI…Â	std_logicÉÂFIL…Â	std_logicÉÂI…Â	std_logicÉÂS†Â	std_logicÉÉ @ÂFuseË Ì   @ Á
V 000062 60 15 1354555818750 ./compile/Fuse_and.vhd*Fuse__opt
222222222222V 000034 70 64 1354555818750 fuse
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000066 60 199 1354555818752 ./compile/Fuse_and.vhd*Fuse|21+Fuse
Ver. 1.30.v98.64
Ê É"LÂFuseDÂFuse>É&ÂILÂ	std_logicÉ'ÂIL_FÂ	std_logicÉ(ÂI_FÂ	std_logicÉ*?É.ÂIL pÂIÉ0ÂIL_F pÂFILiÂILÉ2ÂS ÂI_FhÂIL_FÉ4ÂI_F pÂFIiÂIÉ7@ÂFuseË Ì   @ Á
I 000070 60 15 1354555818752 ./compile/Fuse_and.vhd*Fuse|21+Fuse__opt
222222222I 000039 70 64 1354555818752 fuse|Fuse
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000039 11 218 1354555818782 log_sinc
E Log_Sinc VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NSb INTEGER = 8
G Tprop TIME = 1 ns
P clk _in STD_LOGIC
P PCborda _in STD_LOGIC_VECTOR[NSb-1:0]
P Sborda _out STD_LOGIC_VECTOR[NSb-1:0]
X Log_Sinc
V 000062 60 266 1354555818781 ./compile/Log_Sinc.vhd*Log_Sinc
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂLog_Sinc>ÉAÉÂNSbÂintegerÄÉÂTpropÂtimeÄÂnsÉÉBÉÂclk…Â	std_logicÉ ÂPCborda…Âstd_logic_vectorÂNSbÄsÄ É!ÂSborda†Âstd_logic_vectorÂNSbÄsÄ É"É#@ÂLog_SincË	 Ì   @ Á
V 000066 60 15 1354555818781 ./compile/Log_Sinc.vhd*Log_Sinc__opt
222222222222V 000038 70 64 1354555818781 log_sinc
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000074 60 119 1354555818783 ./compile/Log_Sinc.vhd*Log_Sinc|21+Log_Sinc
Ver. 1.30.v98.64
Ê É%LÂLog_SincDÂLog_Sinc>É'?É*ÂSborda ÂPCbordaÂTpropaÂclkÅ1_É+FÅ0É-@ÂLog_SincË Ì   @ Á
I 000078 60 15 1354555818783 ./compile/Log_Sinc.vhd*Log_Sinc|21+Log_Sinc__opt
222222222I 000047 70 64 1354555818783 log_sinc|Log_Sinc
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000037 11 180 1354555818813 maisum
E maisum VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tprop TIME = 2 ns
P I _in STD_LOGIC_VECTOR[NB-1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X maisum
V 000058 60 288 1354555818812 ./compile/maisum.vhd*maisum
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂmaisum>ÉAÉÂNBÂintegerÄÉÂTpropÂtimeÄÂnsÉÉBÉ ÂI…Âstd_logic_vectorÂNBÄsÄ É!ÂO†Âstd_logic_vectorÂNBÄsÄ É"É#@ÂmaisumË Ì   @ Á
V 000062 60 15 1354555818812 ./compile/maisum.vhd*maisum__opt
222222222222V 000037 70 195 1354555818812 maisum
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000067 60 87 1354555818814 ./compile/maisum.vhd*maisum|21+maisum
Ver. 1.30.v98.64
Ê É%LÂmaisumDÂmaisum>É'?É*ÂO ÂIÄÂTpropÉ,@ÂmaisumË Ì   @ Á
I 000072 60 15 1354555818814 ./compile/maisum.vhd*maisum|21+maisum__opt
222222222I 000044 70 195 1354555818814 maisum|maisum
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000054 11 251 1354555818846 deslocador_combinatorio
E deslocador_combinatorio VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G NBD INTEGER = 1
G Tprop TIME = 1 ns
P DE _in STD_LOGIC
P I _in STD_LOGIC_VECTOR[NB-1:0]
P O _out STD_LOGIC_VECTOR[NB-1:0]
X deslocador_combinatorio
V 000092 60 302 1354555818845 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂdeslocador_combinatorio>ÉAÉÂNBÂintegerÄÉÂNBDÂintegerÄÉÂTpropÂtimeÄÂnsÉÉBÉ ÂDE…Â	std_logicÉ!ÂI…Âstd_logic_vectorÂNBÄsÄ É"ÂO†Âstd_logic_vectorÂNBÄsÄ É#É$@Âdeslocador_combinatorioË
 Ì   @ Á
V 000096 60 15 1354555818845 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio__opt
222222222222V 000053 70 64 1354555818845 deslocador_combinatorio
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000119 60 296 1354555818847 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio|21+deslocador_combinatorio
Ver. 1.30.v98.64
Ê É&LÂdeslocador_combinatorioDÂdeslocador_combinatorio>É)|ÂZerÂstd_logic_vectorÂNBÄsÄ FÅ0É,?É/OÂDEPÉ0ÂO ÂZerÂNBÄsÂNBÂNBD"ÂIÂNBÄsÂNBDÂTpropaÅ0É1ÂIÂNBÄÂNBDsÄ "ÂZerÂNBDÄsÄ ÂTpropaÅ1É2ÂIaFÉ4@Âdeslocador_combinatorioË Ì   @ Á
I 000123 60 15 1354555818847 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio|21+deslocador_combinatorio__opt
222222222I 000077 70 64 1354555818847 deslocador_combinatorio|deslocador_combinatorio
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000042 11 418 1354555818880 dualregfile
E DualRegFile VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NBend INTEGER = 4
G NBdado INTEGER = 8
G Tread TIME = 5 ns
G Twrite TIME = 5 ns
P clk _in STD_LOGIC
P we _in STD_LOGIC
P dadoina _in STD_LOGIC_VECTOR[NBdado-1:0]
P enda _in STD_LOGIC_VECTOR[NBend-1:0]
P endb _in STD_LOGIC_VECTOR[NBend-1:0]
P dadoouta _out STD_LOGIC_VECTOR[NBdado-1:0]
P dadooutb _out STD_LOGIC_VECTOR[NBdado-1:0]
X DualRegFile
V 000068 60 514 1354555818879 ./compile/DualRegFile.vhd*DualRegFile
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=Âieee
Ânumeric_std
GÉHÂDualRegFile>ÉAÉÂNBendÂintegerÄÉÂNBdadoÂintegerÄÉÂTreadÂtimeÄÂnsÉÂTwriteÂtimeÄÂnsÉÉ BÉ!Âclk…Â	std_logicÉ"Âwe…Â	std_logicÉ#Âdadoina…Âstd_logic_vectorÂNBdadoÄsÄ É$Âenda…Âstd_logic_vectorÂNBendÄsÄ É%Âendb…Âstd_logic_vectorÂNBendÄsÄ É&Âdadoouta†Âstd_logic_vectorÂNBdadoÄsÄ É'Âdadooutb†Âstd_logic_vectorÂNBdadoÄsÄ É(É)@ÂDualRegFileË Ì   @ Á
V 000072 60 15 1354555818879 ./compile/DualRegFile.vhd*DualRegFile__opt
222222222222V 000042 70 125 1354555818879 dualregfile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000083 60 591 1354555818881 ./compile/DualRegFile.vhd*DualRegFile|21+DualRegFile
Ver. 1.30.v98.64
Ê É+LÂDualRegFileDÂDualRegFile>É.}Âram_type>xÄ rÄÂNBendÄÉ/DÂstd_logic_vectorÂNBdadoÄsÄ É0ÂramÂram_typeÉ5Âenda_regÂstd_logic_vectorÂNBendÄsÄ É6Âendb_regÂstd_logic_vectorÂNBendÄsÄ É8?É<ÂRegisterMemoryÉ=NÂclkÉA?ÉBUÂclkÂeventhÂclkÅ1]ÉCUÂweÅ1]ÉDÂramÂ
to_integerÂunsignedÂenda ÂdadoinaÂTwriteÉE@UÉFÂenda_reg ÂendaÉGÂendb_reg ÂendbÉH@UÉI@NÉLÂdadoouta ÂramÂ
to_integerÂunsignedÉMÂenda_regÂTreadÉNÂdadooutb ÂramÂ
to_integerÂunsignedÉOÂendb_regÂTreadÉQ@ÂDualRegFileË Ì   @ Á
I 000087 60 15 1354555818881 ./compile/DualRegFile.vhd*DualRegFile|21+DualRegFile__opt
222222222I 000054 70 125 1354555818881 dualregfile|DualRegFile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000041 11 344 1354555818914 deslocador
E deslocador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tcarga TIME = 3 ns
G Tdesl TIME = 2 ns
P Clk _in STD_LOGIC
P D_E _in STD_LOGIC
P InBit _in STD_LOGIC
P T_D _in STD_LOGIC
P InA _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P SaiBit _out STD_LOGIC
P OutA _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X deslocador
V 000066 60 399 1354555818913 ./compile/deslocador.vhd*deslocador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂ
deslocador>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTcargaÂtimeÄÂnsÉÂTdeslÂtimeÄÂnsÉÉBÉ ÂClk…Â	std_logicÉ!ÂD_E…Â	std_logicÉ"ÂInBit…Â	std_logicÉ#ÂT_D…Â	std_logicÉ$ÂInA…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É%ÂSaiBit†Â	std_logicÉ&ÂOutA†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É'É(@Â
deslocadorË Ì   @ Á
V 000070 60 15 1354555818913 ./compile/deslocador.vhd*deslocador__opt
222222222222V 000040 70 64 1354555818913 deslocador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000080 60 434 1354555818915 ./compile/deslocador.vhd*deslocador|21+deslocador
Ver. 1.30.v98.64
Ê É*LÂ
deslocadorDÂ
deslocador>É,?É/Â
deslocadorMÂClkÂeventhÂClkÅ1É0?É1ÂOutA QÂInAÂTcargaaÂT_DÅ0_É2ÂInAÂ
NumeroBitsÄsÄ "ÂInBitÂTdeslaÂT_DÅ1hÂD_EÅ0_É3ÂInBit"ÂInAÂ
NumeroBitsÄsÄÂTdeslaÂT_DÅ1hÂD_EÅ1É5ÂSaiBit QÅ0ÂTcargaaÂT_DÅ0_É6ÂInAÂ
NumeroBitsÄÂTdeslaÂT_DÅ1hÂD_EÅ0_É7ÂInAÄ ÂTdeslaÂT_DÅ1hÂD_EÅ1É8@MÂ
deslocadorÉ:@Â
deslocadorË Ì   @ Á
I 000084 60 15 1354555818915 ./compile/deslocador.vhd*deslocador|21+deslocador__opt
222222222I 000051 70 64 1354555818915 deslocador|deslocador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000040 11 216 1354555818953 deslocad3
E DeslocaD3 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tdesl3 TIME = 1 ns
P In1 _in STD_LOGIC_VECTOR[numeroBits-1:0]
P Out1 _out STD_LOGIC_VECTOR[numeroBits-1:0]
X DeslocaD3
V 000064 60 324 1354555818952 ./compile/deslocad3.vhd*DeslocaD3
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂ	DeslocaD3>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTdesl3ÂtimeÄÂnsÉÉBÉ ÂIn1…Âstd_logic_vectorÂ
numeroBitsÄsÄ É!ÂOut1†Âstd_logic_vectorÂ
numeroBitsÄsÄ É"É#@Â	DeslocaD3Ë Ì   @ Á
V 000068 60 15 1354555818952 ./compile/deslocad3.vhd*DeslocaD3__opt
222222222222V 000040 70 195 1354555818952 deslocad3
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000077 60 127 1354555818954 ./compile/deslocad3.vhd*DeslocaD3|21+DeslocaD3
Ver. 1.30.v98.64
Ê É%LÂ	DeslocaD3DÂ	DeslocaD3>É'?É*ÂOut1 Æ"000""ÂIn1Â
NumeroBitsÄsÄÂTdesl3É,@Â	DeslocaD3Ë Ì   @ Á
I 000081 60 15 1354555818954 ./compile/deslocad3.vhd*DeslocaD3|21+DeslocaD3__opt
222222222I 000050 70 195 1354555818954 deslocad3|DeslocaD3
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000045 11 264 1354555818985 buffertristate
E bufferTristate VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tenable TIME = 1 ns
G Tdisable TIME = 2 ns
P Oe _in STD_LOGIC
P I _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P O _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X bufferTristate
V 000074 60 316 1354555818984 ./compile/buffertristate.vhd*bufferTristate
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂbufferTristate>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTenableÂtimeÄÂnsÉÂTdisableÂtimeÄÂnsÉÉBÉ ÂOe…Â	std_logicÉ!ÂI…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É"ÂO†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É#É$@ÂbufferTristateË
 Ì   @ Á
V 000078 60 15 1354555818984 ./compile/buffertristate.vhd*bufferTristate__opt
222222222222V 000044 70 64 1354555818984 buffertristate
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000092 60 138 1354555818986 ./compile/buffertristate.vhd*bufferTristate|21+bufferTristate
Ver. 1.30.v98.64
Ê É&LÂbufferTristateDÂbufferTristate>É(?É+ÂO ÂIÂTenableaÂOeÅ1_É,FÅZÂTdisableÉ.@ÂbufferTristateË Ì   @ Á
I 000096 60 15 1354555818986 ./compile/buffertristate.vhd*bufferTristate|21+bufferTristate__opt
222222222I 000059 70 64 1354555818986 buffertristate|bufferTristate
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000044 11 138 1354555819015 decodificador
E Decodificador VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P In0 _in STD_LOGIC_VECTOR[2:0]
P Sai _out STD_LOGIC_VECTOR[7:0]
X Decodificador
V 000072 60 184 1354555819014 ./compile/Decodificador.vhd*Decodificador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂDecodificador>ÉBÉÂIn0…Âstd_logic_vectorÄsÄ ÉÂSai†Âstd_logic_vectorÄsÄ ÉÉ@ÂDecodificadorË Ì   @ Á
V 000076 60 15 1354555819014 ./compile/Decodificador.vhd*Decodificador__opt
222222222222V 000043 70 64 1354555819014 decodificador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000089 60 303 1354555819016 ./compile/Decodificador.vhd*Decodificador|21+Decodificador
Ver. 1.30.v98.64
Ê ÉLÂDecodificadorDÂDecodificador>É!?É$OÂIn0PÉ%Âsai Æ
"00000001"aÆ"000"É&Æ
"00000010"aÆ"001"É'Æ
"00000100"aÆ"010"É(Æ
"00001000"aÆ"011"É)Æ
"00010000"aÆ"100"É*Æ
"00100000"aÆ"101"É+Æ
"01000000"aÆ"110"É,Æ
"10000000"aÆ"111"É-Æ
"XXXXXXXX"aFÉ/@ÂDecodificadorË Ì   @ Á
I 000093 60 15 1354555819016 ./compile/Decodificador.vhd*Decodificador|21+Decodificador__opt
222222222I 000057 70 64 1354555819016 decodificador|Decodificador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000039 11 339 1354555819044 contador
E contador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
G Tsetup TIME = 2 ns
G Tcarga TIME = 5 ns
G Tcount TIME = 3 ns
P C _in STD_LOGIC
P LC _in STD_LOGIC
P R _in STD_LOGIC
P UD _in STD_LOGIC
P D _in STD_LOGIC_VECTOR[NB-1:0]
P U _out STD_LOGIC
P Z _out STD_LOGIC
P Q _out STD_LOGIC_VECTOR[NB-1:0]
X contador
V 000062 60 459 1354555819043 ./compile/contador.vhd*contador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂcontador>ÉAÉÂNBÂintegerÄÉÂTsetupÂtimeÄÂnsÉÂTcargaÂtimeÄÂnsÉÂTcountÂtimeÄÂnsÉ É!BÉ"ÂC…Â	std_logicÉ#ÂLC…Â	std_logicÉ$ÂR…Â	std_logicÉ%ÂUD…Â	std_logicÉ&ÂD…Âstd_logic_vectorÂNBÄsÄ É'ÂU†Â	std_logicÉ(ÂZ†Â	std_logicÉ)ÂQ†Âstd_logic_vectorÂNBÄsÄ É*É+@ÂcontadorË Ì   @ Á
V 000066 60 15 1354555819043 ./compile/contador.vhd*contador__opt
222222222222V 000039 70 195 1354555819043 contador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000074 60 616 1354555819045 ./compile/contador.vhd*contador|21+contador
Ver. 1.30.v98.64
Ê É-LÂcontadorDÂcontador>É0|ÂZeroÂstd_logic_vectorÂNBÄsÄ FÅ0É1|ÂTudoUmÂstd_logic_vectorÂNBÄsÄ FÅ1É6ÂQiÂstd_logic_vectorÂNBÄsÄ É8?É<ÂcountÉ=NÂCÂRÉ@?ÉAUÂRÅ1]ÉBÂQi FÅ0ÂTcargaÉC^ÂcÂeventhÂcÅ1]ÉE`ÂLC>ÉFaÅ0ÉGUÂDÂ
last_eventÂTsetup]ÉHÂQi FÅXÂTcargaÉI_ÉJÂQi ÂDÂTcargaÉK@UÉLaÅ1ÉM`ÂUD>ÉNaÅ0ÉOÂQi ÂQiÄÂTcountÉPaÅ1ÉQÂQi ÂQiÄÂTcountÉRaFÉSÂQi ÂQiÉT@`ÉUaFÉVÂQi ÂQiÉW@`ÉX@UÉY@NÉ\ÂQ ÂQiÉ]ÂZ Å1ÂTcountaÂQiÂZero_É^Å0ÂTcountÉ_ÂU Å1ÂTcountaÂQiÂTudoUm_É`Å0ÂTcountÉb@ÂcontadorË Ì   @ Á
I 000078 60 15 1354555819045 ./compile/contador.vhd*contador|21+contador__opt
222222222I 000048 70 195 1354555819045 contador|contador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000046 11 348 1354555819083 absminmaxsomsub
E absminmaxsomsub VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tsom TIME = 5 ns
G Tabs TIME = 2 ns
G Tsub TIME = 5 ns
G Tmm TIME = 3 ns
P C _in STD_LOGIC_VECTOR[2:0]
P a _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P b _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P f _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X absminmaxsomsub
V 000076 60 476 1354555819082 ./compile/absminmaxsomsub.vhd*absminmaxsomsub
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ=ÂIEEE
Âstd_logic_arith
GÉ=ÂIEEE
Âstd_logic_signed
GÉHÂabsminmaxsomsub>ÉAÉÂ
NumeroBitsÂintegerÄÉÂTsomÂtimeÄÂnsÉÂTabsÂtimeÄÂnsÉÂTsubÂtimeÄÂnsÉ ÂTmmÂtimeÄÂnsÉ!É"BÉ#ÂC…Âstd_logic_vectorÄsÄ É$Âa…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É%Âb…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É&Âf†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É'É(@ÂabsminmaxsomsubË Ì   @ Á
V 000080 60 15 1354555819082 ./compile/absminmaxsomsub.vhd*absminmaxsomsub__opt
222222222222V 000046 70 195 1354555819082 absminmaxsomsub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
I 000095 60 536 1354555819084 ./compile/absminmaxsomsub.vhd*absminmaxsomsub|21+absminmaxsomsub
Ver. 1.30.v98.64
Ê É*LÂabsminmaxsomsubDÂabsminmaxsomsub>É-ÂminÂmaxÂabsaÂabsbÂstd_logic_vectorÂ
NumeroBitsÄsÄ É0?É3Âmin ÂaaÂa Âb_É4ÂbÉ5Âmax ÂaaÂa!Âb_É6ÂbÉ7Âabsa ÂaaÂaÂ
NumeroBitsÄÅ0_É8pÂaÄÉ9Âabsb ÂbaÂbÂ
NumeroBitsÄÅ0_É:pÂbÄÉ;Âunidade_funcionalÉ<OÂCPÉ=Âf ÂaÂbÂTsomaÆ"001"É>ÂabsbÂTabsaÆ"010"É?ÂbÂaÂTsubaÆ"011"É@ÂabsaÂTabsaÆ"100"ÉAÂaÂbÂTsubaÆ"101"ÉBÂminÂTmmaÆ"110"ÉCÂmaxÂTmmaÆ"111"ÉDFÅ0aFÉF@ÂabsminmaxsomsubË Ì   @ Á
I 000099 60 15 1354555819084 ./compile/absminmaxsomsub.vhd*absminmaxsomsub|21+absminmaxsomsub__opt
222222222I 000062 70 195 1354555819084 absminmaxsomsub|absminmaxsomsub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000042 11 289 1354555819118 registrador
E registrador VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NumeroBits INTEGER = 8
G Tprop TIME = 5 ns
G Tsetup TIME = 2 ns
P C _in STD_LOGIC
P R _in STD_LOGIC
P S _in STD_LOGIC
P D _in STD_LOGIC_VECTOR[NumeroBits-1:0]
P Q _out STD_LOGIC_VECTOR[NumeroBits-1:0]
X registrador
V 000068 60 343 1354555819117 ./compile/registrador.vhd*registrador
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂregistrador>ÉAÉÂ
NumeroBitsÂINTEGERÄÉÂTpropÂtimeÄÂnsÉÂTsetupÂtimeÄÂnsÉÉBÉÂC…Â	std_logicÉ ÂR…Â	std_logicÉ!ÂS…Â	std_logicÉ"ÂD…Âstd_logic_vectorÂ
NumeroBitsÄsÄ É#ÂQ†Âstd_logic_vectorÂ
NumeroBitsÄsÄ É$É%@ÂregistradorË Ì   @ Á
V 000072 60 15 1354555819117 ./compile/registrador.vhd*registrador__opt
222222222222V 000041 70 64 1354555819117 registrador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000083 60 444 1354555819119 ./compile/registrador.vhd*registrador|21+registrador
Ver. 1.30.v98.64
Ê É'LÂregistradorDÂregistrador>É+ÂqiÂstd_logic_vectorÂ
NumeroBitsÄsÄ É-?É1ÂRegistradorÉ2NÂCÂSÂRÉ5?É6UÂRÅ1]É7ÂqiÂ
NumeroBitsÄsÄ  FÅ0É8^ÂSÅ1]É9ÂqiÂ
NUmeroBitsÄsÄ  FÅ1É:^ÂCÂeventhÂCÅ1]É;UÂDÂ
last_eventÂTsetup]É<[ÆH"Violação de Set-up time no registrador, valor da saída indefinido = U."É=Âqi FÅUÉ>_É?Âqi ÂDÉ@@UÉA@UÉB@NÉEÂQ ÂqiÂTpropÉG@ÂregistradorË Ì   @ Á
I 000087 60 15 1354555819119 ./compile/registrador.vhd*registrador|21+registrador__opt
222222222I 000053 70 64 1354555819119 registrador|registrador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000033 11 162 1354555819149 ha
E HA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G Tgate TIME = 1 ns
P x _in STD_LOGIC
P y _in STD_LOGIC
P g _out STD_LOGIC
P p _out STD_LOGIC
X HA
V 000050 60 199 1354555819148 ./compile/HA.vhd*HA
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂHA>ÉAÉÂTgateÂtimeÄÂnsÉÉBÉÂx…Â	std_logicÉÂy…Â	std_logicÉ Âg†Â	std_logicÉ!Âp†Â	std_logicÉ"É#@ÂHAË Ì   @ Á
V 000054 60 15 1354555819148 ./compile/HA.vhd*HA__opt
222222222222V 000032 70 64 1354555819148 ha
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000056 60 101 1354555819150 ./compile/HA.vhd*HA|21+HA
Ver. 1.30.v98.64
Ê É%LÂHADÂHA>É'?É*Âp ÂxjÂyÄÂTgateÉ+Âg ÂxhÂyÂTgateÉ-@ÂHAË Ì   @ Á
I 000060 60 15 1354555819150 ./compile/HA.vhd*HA|21+HA__opt
222222222I 000035 70 64 1354555819150 ha|HA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000038 11 118 1354555819178 fuse_ou
E fuse_ou VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P Fp _in STD_LOGIC
P P _in STD_LOGIC
P Ss _out STD_LOGIC
X fuse_ou
V 000060 60 161 1354555819177 ./compile/fuse_ou.vhd*fuse_ou
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂfuse_ou>ÉBÉÂFp…Â	std_logicÉÂP…Â	std_logicÉÂSs†Â	std_logicÉÉ@Âfuse_ouË Ì   @ Á
V 000064 60 15 1354555819177 ./compile/fuse_ou.vhd*fuse_ou__opt
222222222222V 000037 70 64 1354555819177 fuse_ou
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000070 60 85 1354555819179 ./compile/fuse_ou.vhd*fuse_ou|21+fuse_ou
Ver. 1.30.v98.64
Ê É!LÂfuse_ouDÂfuse_ou>É#?É&ÂSs ÂPhÂFpÉ(@Âfuse_ouË Ì   @ Á
I 000075 60 15 1354555819179 ./compile/fuse_ou.vhd*fuse_ou|21+fuse_ou__opt
222222222I 000045 70 64 1354555819179 fuse_ou|fuse_ou
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000037 11 146 1354555819213 and_ne
E And_NE VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NE INTEGER = 4
P Sp _in STD_LOGIC_VECTOR[NE-1:0]
P P _out STD_LOGIC
X And_NE
V 000058 60 185 1354555819212 ./compile/And_NE.vhd*And_NE
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂAnd_NE>ÉAÉÂNEÂintegerÄÉÉBÉÂSp…Âstd_logic_vectorÂNEÄsÄ ÉÂP†Â	std_logicÉ É!@ÂAnd_NEË Ì   @ Á
V 000062 60 15 1354555819212 ./compile/And_NE.vhd*And_NE__opt
222222222222V 000036 70 64 1354555819212 and_ne
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000068 60 193 1354555819214 ./compile/And_NE.vhd*And_NE|21+And_NE
Ver. 1.30.v98.64
Ê É#LÂAnd_NEDÂAnd_NE>É%?É)ÂAnd_NEÉ*NÂSpÉ.„ÂtempÂ	std_logicÅ1É/?É1ÂtempÅ1É2EÂi…Ä rÂNEÄbÉ3ÂtempÂtemphÂSpÂiÉ4@bÉ5ÂP ÂtempÉ6@NÉ8@ÂAnd_NEË	 Ì   @ Á
I 000072 60 15 1354555819214 ./compile/And_NE.vhd*And_NE|21+And_NE__opt
222222222I 000043 70 64 1354555819214 and_ne|And_NE
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000033 11 145 1354555819245 fa
E FA VHDL
L IEEE;
U ieee.std_logic_1164;
PL 0
P ci _in STD_LOGIC
P x _in STD_LOGIC
P y _in STD_LOGIC
P co _out STD_LOGIC
P s _out STD_LOGIC
X FA
V 000050 60 220 1354555819244 ./compile/FA.vhd*FA
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ<ÂBiblioteca_de_ComponentesÉHÂFA>ÉBÉÂci…Â	std_logicÉÂx…Â	std_logicÉ Ây…Â	std_logicÉ!Âco†Â	std_logicÉ"Âs†Â	std_logicÉ#É$@ÂFAË Ì   @ Á
V 000054 60 15 1354555819244 ./compile/FA.vhd*FA__opt
222222222222V 000032 70 64 1354555819244 fa
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000056 60 410 1354555819246 ./compile/FA.vhd*FA|21+FA
Ver. 1.30.v98.64
Ê É&LÂFADÂFA>É*zÂhaÉ+AÉ,ÂTgateÂTIMEÄÂnsÉ-É.BÉ/Âx…Â	STD_LOGICÉ0Ây…Â	STD_LOGICÉ1Âg†Â	STD_LOGICÉ2Âp†Â	STD_LOGICÉ3É4@zÉ8ÂNET103Â	STD_LOGICÉ9ÂNET83Â	STD_LOGICÉ:ÂNET95Â	STD_LOGICÉ<?É@ÂU1ÂhaÉABJÉBÂgÂNET95ÉCÂpÂNET83ÉDÂxÂxÉEÂyÂyÉFÉHÂU2ÂhaÉIBJÉJÂgÂNET103ÉKÂpÂsÉLÂxÂNET83ÉMÂyÂciÉNÉPÂco ÂNET95iÂNET103ÉS@ÂFAË Ì   @ Á
I 000060 60 15 1354555819246 ./compile/FA.vhd*FA|21+FA__opt
222222222I 000036 70 113 1354555819246 fa|FA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|ha|0x3b2c4334b4225eee826d4630d69c57ef2dd4e177
V 000042 11 181 1354555819277 ringcounter
E RingCounter VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 1
P Clk _in STD_LOGIC
P R _in STD_LOGIC
P T0 _out STD_LOGIC
P T1 _out STD_LOGIC
X RingCounter
V 000068 60 248 1354555819276 ./compile/RingCounter.vhd*RingCounter
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉ<ÂBiblioteca_de_ComponentesÉHÂRingCounter>ÉAÉÂNBÂintegerÄÉÉ BÉ!ÂClk…Â	std_logicÉ"ÂR…Â	std_logicÉ#ÂT0†Â	std_logicÉ$ÂT1†Â	std_logicÉ%É&@ÂRingCounterË Ì   @ Á
V 000072 60 15 1354555819276 ./compile/RingCounter.vhd*RingCounter__opt
222222222222V 000041 70 64 1354555819276 ringcounter
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000084 60 1283 1354555819278 ./compile/RingCounter.vhd*RingCounter|21+RingCounter
Ver. 1.30.v98.64
Ê É(LÂRingCounterDÂRingCounter>É,zÂregistradorÉ-AÉ.Â
NumeroBitsÂINTEGERÄÉ/ÂTpropÂtimeÄÂnsÉ0ÂTsetupÂtimeÄÂnsÉ1É2BÉ3ÂC…Â	STD_LOGICÉ4ÂD…ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É5ÂR…Â	STD_LOGICÉ6ÂS…Â	std_logicÉ7ÂQ†ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É8É9@zÉ<|ÂGND_CONSTANTÂ	STD_LOGICÅ0É@ÂGNDÂ	STD_LOGICÉAÂsQ1Âstd_logic_vectorÂNBÄsÄ ÉBÂsQ2Âstd_logic_vectorÂNBÄsÄ ÉCÂsQ3Âstd_logic_vectorÂNBÄsÄ ÉDÂsQ4Âstd_logic_vectorÂNBÄsÄ ÉF?ÉJÂQ1ÂregistradorÉKAJÉLÂ
NumeroBitsÂNBÉMÂTpropÄÂnsÉNÂTsetupÄÂnsÉOÉPBJÉQÂCÂClkÉRÂDÂsQ4ÂNBÄsÄ ÉSÂQÂsQ1ÂNBÄsÄ ÉTÂRÂGNDÉUÂSÂRÉVÉXÂQ2ÂregistradorÉYAJÉZÂ
NumeroBitsÂNBÉ[ÂTpropÄÂnsÉ\ÂTsetupÄÂnsÉ]É^BJÉ_ÂCÂClkÉ`ÂDÂsQ1ÂNBÄsÄ ÉaÂQÂsQ2ÂNBÄsÄ ÉbÂRÂGNDÉcÂSÂRÉdÉfÂQ3ÂregistradorÉgAJÉhÂ
NumeroBitsÂNBÉiÂTpropÄÂnsÉjÂTsetupÄÂnsÉkÉlBJÉmÂCÂClkÉnÂDÂsQ2ÂNBÄsÄ ÉoÂQÂsQ3ÂNBÄsÄ ÉpÂRÂRÉqÂSÂGNDÉrÉtÂQ4ÂregistradorÉuAJÉvÂ
NumeroBitsÂNBÉwÂTpropÄÂnsÉxÉyBJÉzÂCÂClkÉ{ÂDÂsQ3ÂNBÄsÄ É|ÂQÂsQ4ÂNBÄsÄ É}ÂRÂRÉ~ÂSÂGNDÉÉ„ÂGND ÂGND_CONSTANTÉ‰ÂT0 ÂsQ2Ä ÉŠÂT1 ÂsQ3Ä É@ÂRingCounterË Ì   @ Á
I 000087 60 15 1354555819278 ./compile/RingCounter.vhd*RingCounter|21+RingCounter__opt
222222222I 000054 70 122 1354555819278 ringcounter|RingCounter
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|registrador|0x74684a439ec8b366224cf402db66084951845bbf
V 000034 11 296 1354555819311 csa
E CSA VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
PL 0
G NB INTEGER = 8
P Cin _in STD_LOGIC
P X _in STD_LOGIC_VECTOR[NB-1:0]
P Y _in STD_LOGIC_VECTOR[NB-1:0]
P Z _in STD_LOGIC_VECTOR[NB-1:0]
P Cout _out STD_LOGIC
P C _out STD_LOGIC_VECTOR[NB-1:0]
P S _out STD_LOGIC_VECTOR[NB-1:0]
X CSA
V 000052 60 354 1354555819310 ./compile/CSA.vhd*CSA
Ver. 1.30.v98.64
Ê É<ÂIEEEÉ=ÂIEEE
Âstd_logic_1164
GÉHÂCSA>ÉAÉÂNBÂintegerÄÉÉBÉÂCin…Â	std_logicÉÂX…Âstd_logic_vectorÂNBÄsÄ É ÂY…Âstd_logic_vectorÂNBÄsÄ É!ÂZ…Âstd_logic_vectorÂNBÄsÄ É"ÂCout†Â	std_logicÉ#ÂC†Âstd_logic_vectorÂNBÄsÄ É$ÂS†Âstd_logic_vectorÂNBÄsÄ É%É&@ÂCSAË Ì   @ Á
V 000056 60 15 1354555819310 ./compile/CSA.vhd*CSA__opt
222222222222V 000033 70 64 1354555819310 csa
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
I 000059 60 433 1354555819312 ./compile/CSA.vhd*CSA|21+CSA
Ver. 1.30.v98.64
Ê É(LÂCSADÂCSA>É+zÂFAÉ,BÉ-Âci…Â	std_logicÉ.Âx…Â	std_logicÉ/Ây…Â	std_logicÉ0Âco†Â	std_logicÉ1Âs†Â	std_logicÉ2É3@zÉ6?É9ÂCSAEÂI…Ä rÂNBÄTÉ:ÂFAxÂFAÉ;BJÉ<ÂciÂZÂIÉ=ÂxÂXÂIÉ>ÂyÂYÂIÉ?ÂsÂSÂIÉ@ÂcoÂCÂIÄÉAÉB@TÉDÂFA_NBÂFAÉEBJÉFÂciÂZÂNBÄÉGÂxÂXÂNBÄÉHÂyÂYÂNBÄÉIÂsÂSÂNBÄÉJÂcoÂCoutÉKÉMÂcÄ  ÂCinÉO@ÂCSAË Ì   @ Á
I 000063 60 15 1354555819312 ./compile/CSA.vhd*CSA|21+CSA__opt
222222222I 000038 70 113 1354555819312 csa|CSA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|fa|0xe4c7f0bacb14ddcfccbbfe0858130fda7f45f0c7
I 000056 60 410 1354555894438 ./compile/FA.vhd*FA|21+FA
Ver. 1.30.v98.64
Ê É&LÂFADÂFA>É*zÂhaÉ+AÉ,ÂTgateÂtimeÄÂnsÉ-É.BÉ/Âx…Â	STD_LOGICÉ0Ây…Â	STD_LOGICÉ1Âg†Â	STD_LOGICÉ2Âp†Â	STD_LOGICÉ3É4@zÉ8ÂNET103Â	STD_LOGICÉ9ÂNET83Â	STD_LOGICÉ:ÂNET95Â	STD_LOGICÉ<?É@ÂU1ÂhaÉABJÉBÂgÂNET95ÉCÂpÂNET83ÉDÂxÂxÉEÂyÂyÉFÉHÂU2ÂhaÉIBJÉJÂgÂNET103ÉKÂpÂsÉLÂxÂNET83ÉMÂyÂciÉNÉPÂco ÂNET95iÂNET103ÉS@ÂFAË Ì   @ Á
I 000060 60 15 1354555894438 ./compile/FA.vhd*FA|21+FA__opt
222222222I 000036 70 113 1354555894438 fa|FA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|ha|0x3b2c4334b4225eee826d4630d69c57ef2dd4e177
I 000084 60 1283 1354555898852 ./compile/RingCounter.vhd*RingCounter|21+RingCounter
Ver. 1.30.v98.64
Ê É(LÂRingCounterDÂRingCounter>É,zÂregistradorÉ-AÉ.Â
NumeroBitsÂINTEGERÄÉ/ÂTpropÂtimeÄÂnsÉ0ÂTsetupÂtimeÄÂnsÉ1É2BÉ3ÂC…Â	STD_LOGICÉ4ÂD…ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É5ÂR…Â	STD_LOGICÉ6ÂS…Â	STD_LOGICÉ7ÂQ†ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É8É9@zÉ<|ÂGND_CONSTANTÂ	STD_LOGICÅ0É@ÂGNDÂ	STD_LOGICÉAÂsQ1Âstd_logic_vectorÂNBÄsÄ ÉBÂsQ2Âstd_logic_vectorÂNBÄsÄ ÉCÂsQ3Âstd_logic_vectorÂNBÄsÄ ÉDÂsQ4Âstd_logic_vectorÂNBÄsÄ ÉF?ÉJÂQ1ÂregistradorÉKAJÉLÂ
NumeroBitsÂNBÉMÂTpropÄÂnsÉNÂTsetupÄÂnsÉOÉPBJÉQÂCÂClkÉRÂDÂsQ4ÂNBÄsÄ ÉSÂQÂsQ1ÂNBÄsÄ ÉTÂRÂGNDÉUÂSÂRÉVÉXÂQ2ÂregistradorÉYAJÉZÂ
NumeroBitsÂNBÉ[ÂTpropÄÂnsÉ\ÂTsetupÄÂnsÉ]É^BJÉ_ÂCÂClkÉ`ÂDÂsQ1ÂNBÄsÄ ÉaÂQÂsQ2ÂNBÄsÄ ÉbÂRÂGNDÉcÂSÂRÉdÉfÂQ3ÂregistradorÉgAJÉhÂ
NumeroBitsÂNBÉiÂTpropÄÂnsÉjÂTsetupÄÂnsÉkÉlBJÉmÂCÂClkÉnÂDÂsQ2ÂNBÄsÄ ÉoÂQÂsQ3ÂNBÄsÄ ÉpÂRÂRÉqÂSÂGNDÉrÉtÂQ4ÂregistradorÉuAJÉvÂ
NumeroBitsÂNBÉwÂTpropÄÂnsÉxÉyBJÉzÂCÂClkÉ{ÂDÂsQ3ÂNBÄsÄ É|ÂQÂsQ4ÂNBÄsÄ É}ÂRÂRÉ~ÂSÂGNDÉÉ„ÂGND ÂGND_CONSTANTÉ‰ÂT0 ÂsQ2Ä ÉŠÂT1 ÂsQ3Ä É@ÂRingCounterË Ì   @ Á
I 000087 60 15 1354555898852 ./compile/RingCounter.vhd*RingCounter|21+RingCounter__opt
222222222I 000054 70 122 1354555898852 ringcounter|RingCounter
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|registrador|0x74684a439ec8b366224cf402db66084951845bbf
V 000068 60 117 1354555902834 ./compile/maximo.vhd*maximo|21+maximo
Ver. 1.30.v98.64
Ê É&LÂmaximoDÂmaximo>É(?É+ÂOut1 ÂIn1ÂTmaxaÂIn1!ÂIn2_É,ÂIn2ÂTmaxÉ.@ÂmaximoË Ì   @ Á
V 000072 60 15 1354555902834 ./compile/maximo.vhd*maximo|21+maximo__opt
222222222V 000044 70 195 1354555902834 maximo|maximo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000071 60 127 1354555902881 ./compile/somador.vhd*Somador|21+Somador
Ver. 1.30.v98.64
Ê É)LÂSomadorDÂSomador>É+?É.ÂC ÂAÂBÂVumÂTsomaaÂSÅ1_É/ÂAÂVumÂTincÉ1@ÂSomadorË Ì   @ Á
V 000075 60 15 1354555902881 ./compile/somador.vhd*Somador|21+Somador__opt
222222222V 000046 70 195 1354555902881 somador|Somador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000092 60 159 1354555902918 ./compile/valor_absoluto.vhd*valor_absoluto|21+valor_absoluto
Ver. 1.30.v98.64
Ê É%LÂvalor_absolutoDÂvalor_absoluto>É'?É*ÂOut1 ÂIn1ÂTabsaÂIn1Â
NumeroBitsÄÅ0_É+pÂIn1Å1ÂTabsÉ-@Âvalor_absolutoË Ì   @ Á
V 000096 60 15 1354555902918 ./compile/valor_absoluto.vhd*valor_absoluto|21+valor_absoluto__opt
222222222V 000060 70 195 1354555902918 valor_absoluto|valor_absoluto
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000065 60 128 1354555902950 ./compile/xzero.vhd*xzero|21+xzero
Ver. 1.30.v98.64
Ê É$LÂxzeroDÂxzero>É&?É)ÂOÂNBEÄsÄ  ÂIÂNBEÄsÄ É*ÂOÂNBSÄsÂNBE FÅ0É,@ÂxzeroË Ì   @ Á
V 000069 60 15 1354555902950 ./compile/xzero.vhd*xzero|21+xzero__opt
222222222V 000041 70 64 1354555902950 xzero|xzero
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000065 60 126 1354555903022 ./compile/xsign.vhd*xsign|21+xsign
Ver. 1.30.v98.64
Ê É$LÂxsignDÂxsign>É&?É)ÂOÂNBEÄsÄ  ÂIÉ*ÂOÂNBSÄsÂNBE FÂIÂNBEÄÉ,@ÂxsignË Ì   @ Á
V 000069 60 15 1354555903022 ./compile/xsign.vhd*xsign|21+xsign__opt
222222222V 000041 70 64 1354555903022 xsign|xsign
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000077 60 105 1354555903055 ./compile/subtrator.vhd*subtrator|21+subtrator
Ver. 1.30.v98.64
Ê É&LÂ	subtratorDÂ	subtrator>É(?É+ÂOut1 ÂIn1ÂIn2ÂTsubÉ-@Â	subtratorË Ì   @ Á
V 000081 60 15 1354555903055 ./compile/subtrator.vhd*subtrator|21+subtrator__opt
222222222V 000050 70 195 1354555903055 subtrator|subtrator
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000059 60 913 1354555903089 ./compile/ULA.vhd*ULA|21+ULA
Ver. 1.30.v98.64
Ê É.LÂULADÂULA>É1ÂS_NBÂstd_logic_vectorÂNBsÄ É2ÂZerÂstd_logic_vectorÂNBÄsÄ FÅ0É3ÂUpperÂstd_logic_vectorÂNBsÄ Å1FÅ0É6?É9OÂcUlaPÉ:ÂS_NB Å0"ÂAÂVeumaÆ"000"É;Å0"ÂAÂBÂVeumaÆ"001"É<Å0"ÂBÂVeumaÆ"010"É=Å0"ÂAÂBÂVeumaÆ"011"É>Å0"ÂAhÂBaÆ"100"É?Å0"ÂAiÂBaÆ"101"É@Å0"ÂAjÂBaÆ"110"ÉAÅ0"pÂAaÆ"111"ÉBFÅ0aFÉDÂVaum ÂS_NBÂNBÂTsomÉFÂC ÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"000"_ÉGÂS_NBÂNBÄsÄ ÂTsomaÂcUlaÆ"001"_ÉHÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"010"_ÉIÂS_NBÂNBÄsÄ ÂTsubaÂcUlaÆ"011"_ÉJÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"100"_ÉKÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"101"_ÉLÂS_NBÂNBÄsÄ ÄÂTgateaÂcUlaÆ"110"_ÉMÂS_NBÂNBÄsÄ ÂTgateaÂcUlaÆ"111"ÉOÂSinal ÂS_NBÂNBÄÂTsomÉQÂZero Å1ÂTsomaÂS_NBÂNBÄsÄ ÂZer_ÉRÅ0ÂTsomÉT@ÂULAË Ì   @ Á
V 000063 60 15 1354555903089 ./compile/ULA.vhd*ULA|21+ULA__opt
222222222V 000038 70 195 1354555903089 ula|ULA
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000068 60 567 1354555903148 ./compile/SomSub.vhd*SomSub|21+SomSub
Ver. 1.30.v98.64
Ê É-LÂSomSubDÂSomSub>É0ÂS_NBÂstd_logic_vectorÂNBsÄ É1ÂZerÂstd_logic_vectorÂNBsÄ FÅ0É4?É7OÂcUlaPÉ8ÂS_NB Å0"ÂAÂVeumaÆ"00"É9Å0"ÂAÂBÂVeumaÆ"01"É:Å0"ÂBÂVeumaÆ"10"É;Å0"ÂAÂBÂVeumaÆ"11"É<FÅ0aFÉ>ÂVaum ÂS_NBÂNBÂTsomÉ@ÂC ÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"00"_ÉAÂS_NBÂNBÄsÄ ÂTsomaÂcUlaÆ"01"_ÉBÂS_NBÂNBÄsÄ ÂTtransaÂcUlaÆ"10"_ÉCÂS_NBÂNBÄsÄ ÂTsubaÂcUlaÆ"11"_ÉEÂSinal ÂS_NBÂNBÄÂTsomÉGÂZero Å1ÂTsomaÂS_NBÂZer_ÉHÅ0ÂTsomÉJ@ÂSomSubË	 Ì   @ Á
V 000072 60 15 1354555903148 ./compile/SomSub.vhd*SomSub|21+SomSub__opt
222222222V 000044 70 195 1354555903148 somsub|SomSub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000065 60 564 1354555903188 ./compile/Stack.vhd*Stack|21+Stack
Ver. 1.30.v98.64
Ê É)LÂStackDÂStack>É,}Âram_type>xÄ rÄÂNBendÄÉ-DÂstd_logic_vectorÂNBdadoÄsÄ É.ÂstackÂram_typeÉ/ÂtosÂstd_logic_vectorÂNBendÄsÄ FÅ0É2?É6ÂStackMemoryÉ7NÂclkÂResetÉ;?É<UÂResetÅ1]É=Âtos FÅ0É>^ÂclkÂeventhÂclkÅ1]É?`Âpush_pop>É@aÅ0ÉAÂtos Âstd_logic_vectorÂunsignedÂtosÄÉBÂstackÂ
to_integerÂunsignedÂtos ÂdinÂTpushÉCaÅ1ÉDÂdout ÂstackÂ
to_integerÂunsignedÂtosÂTpopÉEÂtos Âstd_logic_vectorÂunsignedÂtosÄÉFaFÉGSÉH@`ÉI@UÉJ@NÉL@ÂStackË Ì   @ Á
V 000069 60 15 1354555903188 ./compile/Stack.vhd*Stack|21+Stack__opt
222222222V 000042 70 125 1354555903188 stack|Stack
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000060 60 1660 1354555903226 ./compile/Ram.vhd*Ram|21+Ram
Ver. 1.30.v98.64
Ê É/LÂRamDÂRam>É2}Âtipo_memoria>xÄ rÄÂBEÄDÂstd_logic_vectorÂBPÄsÄ É3ÂMramÂtipo_memoriaFFÅ0É6?É:ÂCarga_Inicial_e_Ram_MemoriaNÂClockÂdadoÂenableÂrwÉ;„ÂenderecoÂintegerqÄ rÄÂBEÄÉ<„ÂinicioÂ	std_logicÅ1É=‹Âfill_memorygÂtipo_memoria>É>}ÂHexTable>xÂ	characterqDÂintegerÉ@|ÂlookupÂHexTableÅ0rÅFÉAÄ ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ
ÄÄÄÄÄÉBÂinfileÂtextIÂ	read_mode>ÂNAÉC„ÂbuffÂlineÉD„Âaddr_sÂstringÂBEÄÄsÄÉE„Âdata_sÂstringÂBPÄÄsÄÉF„Âaddr_1Âpal_cntÂintegerÉG„ÂdataÂstd_logic_vectorÂBPÄsÄ ÉH„ÂMemÂtipo_memoriaFFÅ0ÉI?ÉJcpÂendfileÂinfilebÉKÂreadlineÂinfileÂbuffÉLÂreadÂbuffÂaddr_sÉMÂreadÂbuffÂpal_cnTÉOÂaddr_1Ä ÉPEÂi…ÂBEÄÄsÄbÉQÂaddr_1Âaddr_1ÂlookupÂaddr_sÂiÄÂiÄÉR@bÉSÂreadlineÂinfileÂbuffÉTEÂi…ÄrÂpal_cntbÉUÂreadÂbuffÂdata_sÉWÂdataFÅ0ÉXEÂi…ÂBPÄÄsÄbÉYÂdataÂdataÂlookupÂdata_sÂiÄÂiÄÉZ@bÉ[ÂMemÂaddr_1ÂdataÉ\Âaddr_1Âaddr_1ÄÉ]@bÉ^@bÉ_gÂMemÉ`@Âfill_memoryÉb?ÉcUÂinicioÅ1]ÉeÂMram Âfill_memoryÉgÂinicioÅ0Éh@UÉiUÂClockÂeventhÂClockÅ1hÂenableÅ1]ÉjUÂenderÂ
last_eventÂTsetupiÂdadoÂ
last_eventÂTsetup]ÉkÂdado FÅXÉl_ÉmÂenderecoÂ
to_integerÂunsignedÂenderÉn`Ârw>ÉoaÅ0ÉpÂdado ÂMramÂenderecoÂTreadÉqÂpronto Å1ÂTreadÉraÅ1ÉsÂMramÂendereco ÂdadoÂTwriteÉtÂpronto Å1ÂTwriteÉuaFÉvSÉw@`Éx@UÉy@UÉzUÂClockÂeventhÂClockÅ1hÂenableÅ0]É|Âpronto Å0É}Âdado FÅZÂTzÉ~@UÉ@NÉ@ÂRamËN Ì   @ Á
V 000063 60 15 1354555903226 ./compile/Ram.vhd*Ram|21+Ram__opt
222222222V 000038 70 248 1354555903226 ram|Ram
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
V 000060 60 1201 1354555903268 ./compile/ROM.vhd*ROM|21+ROM
Ver. 1.30.v98.64
Ê É)LÂROMDÂROM>É,}Âtipo_memoria>xÄ rÄÂBEÄDÂstd_logic_vectorÂBPÄsÄ É-ÂmromÂtipo_memoriaFFÅ0É.ÂenderecoÂintegerÄ É1?É5ÂCarga_inicialNÉ6‹Âfill_memorygÂtipo_memoria>É7}ÂHexTable>xÂ	characterqDÂintegerÉ9|ÂlookupÂHexTableÅ0rÅFÉ:Ä ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ
ÄÄÄÄÄÉ;ÂinfileÂtextIÂ	read_mode>ÂNAÉ<„ÂbuffÂlineÉ=„Âaddr_sÂstringÂBEÄÄsÄÉ>„Âdata_sÂstringÂBPÄÄsÄÉ?„Âaddr_1Âpal_cntÂintegerÉ@„ÂdataÂstd_logic_vectorÂBPÄsÄ ÉA„ÂMemÂtipo_memoriaFFÅ0ÉB?ÉCcpÂendfileÂinfilebÉDÂreadlineÂinfileÂbuffÉEÂreadÂbuffÂaddr_sÉFÂreadÂbuffÂpal_cnTÉHÂaddr_1Ä ÉIEÂi…ÂBEÄÄsÄbÉJÂaddr_1Âaddr_1ÂlookupÂaddr_sÂiÄÂiÄÉK@bÉLÂreadlineÂinfileÂbuffÉMEÂi…ÄrÂpal_cntbÉNÂreadÂbuffÂdata_sÉPÂdataFÅ0ÉQ[Âdata_sÉREÂi…ÂBPÄÄsÄbÉSÂdataÂdataÂlookupÂdata_sÂiÄÂiÄÉT@bÉUÂMemÂaddr_1ÂdataÉVÂaddr_1Âaddr_1ÄÉW@bÉX@bÉYgÂMemÉZ@Âfill_memoryÉ[?É\Âmrom Âfill_memoryÉ^WÉ_@NÉbÂdado ÂmromÂ
to_integerÂunsignedÂenderÂTacessoÉd@ÂROMË@ Ì   @ Á
V 000063 60 15 1354555903268 ./compile/ROM.vhd*ROM|21+ROM__opt
222222222V 000038 70 307 1354555903268 rom|ROM
Pieee|MATH_REAL|0x4ced280da48f576737d3d7ef65b65d56173b9076
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|STD_LOGIC_UNSIGNED|0x48439b24e42036bd46902e1cc55339fafe02e0da
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pstd|TEXTIO|0x18b76317249a6df577e61bc3752501cf99739f92
V 000071 60 444 1354555903304 ./compile/RegFile.vhd*RegFile|21+RegFile
Ver. 1.30.v98.64
Ê É)LÂRegFileDÂRegFile>É,}Âram_type>xÄ rÄÂNBendÄÉ-DÂstd_logic_vectorÂNBdadoÄsÄ É.ÂramÂram_typeÉ3Âenda_regÂstd_logic_vectorÂNBendÄsÄ É5?É9ÂRegisterMemoryÉ:NÂclkÉ>?É?UÂclkÂeventhÂclkÅ1]É@UÂweÅ1]ÉAÂramÂ
to_integerÂunsignedÂenda ÂdadoinaÂTwriteÉB@UÉCÂenda_reg ÂendaÉD@UÉE@NÉHÂdadoouta ÂramÂ
to_integerÂunsignedÉIÂenda_regÂTreadÉK@ÂRegFileË Ì   @ Á
V 000075 60 15 1354555903304 ./compile/RegFile.vhd*RegFile|21+RegFile__opt
222222222V 000046 70 125 1354555903304 regfile|RegFile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000068 60 348 1354555903336 ./compile/Mux4x1.vhd*Mux4x1|21+Mux4x1
Ver. 1.30.v98.64
Ê É)LÂMux4x1DÂMux4x1>É+?É/ÂMux4x1É0NÂI0ÂI1ÂI2ÂI3ÂSelÉ3„ÂDelayÂtimeÄ ÂnsÉ4?É5UÂSelÂevent]É6ÂDelayÂTselÉ7_É8ÂDelayÂTdataÉ9@UÉ:`ÂSel>É;aÆ"00"ÂO ÂI0ÂDelayÉ<aÆ"01"ÂO ÂI1ÂDelayÉ=aÆ"10"ÂO ÂI2ÂDelayÉ>aÆ"11"ÂO ÂI3ÂDelayÉ?aFÂO FÅXÂDelayÉ@@`ÉA@NÉC@ÂMux4x1Ë Ì   @ Á
V 000072 60 15 1354555903336 ./compile/Mux4x1.vhd*Mux4x1|21+Mux4x1__opt
222222222V 000043 70 64 1354555903336 mux4x1|Mux4x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000065 60 189 1354555903370 ./compile/Ou_NP.vhd*Ou_NP|21+Ou_NP
Ver. 1.30.v98.64
Ê É#LÂOu_NPDÂOu_NP>É%?É)ÂOu_NPÉ*NÂSsÉ.„ÂtempÂ	std_logicÅ0É/?É1ÂtempÅ0É2EÂj…Ä rÂNPÄbÉ3ÂtempÂtempiÂSsÂjÉ4@bÉ5ÂS ÂtempÉ6@NÉ8@ÂOu_NPË	 Ì   @ Á
V 000069 60 15 1354555903370 ./compile/Ou_NP.vhd*Ou_NP|21+Ou_NP__opt
222222222V 000041 70 64 1354555903370 ou_np|Ou_NP
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000068 60 484 1354555903402 ./compile/Mux8x1.vhd*Mux8x1|21+Mux8x1
Ver. 1.30.v98.64
Ê É-LÂMux8x1DÂMux8x1>É/?É3ÂMux8x1É4NÂI0ÂI1ÂI2ÂI3ÂI4ÂI5ÂI6ÂI7ÂSelÉ7„ÂDelayÂtimeÄ ÂnsÉ8?É9UÂSelÂevent]É:ÂDelayÂTselÉ;_É<ÂDelayÂTdataÉ=@UÉ>`ÂSel>É?aÆ"000"ÂO ÂI0ÂDelayÉ@aÆ"001"ÂO ÂI1ÂDelayÉAaÆ"010"ÂO ÂI2ÂDelayÉBaÆ"011"ÂO ÂI3ÂDelayÉCaÆ"100"ÂO ÂI4ÂDelayÉDaÆ"101"ÂO ÂI5ÂDelayÉEaÆ"110"ÂO ÂI6ÂDelayÉFaÆ"111"ÂO ÂI7ÂDelayÉGaFÂO FÅXÂDelayÉH@`ÉI@NÉK@ÂMux8x1Ë Ì   @ Á
V 000072 60 15 1354555903402 ./compile/Mux8x1.vhd*Mux8x1|21+Mux8x1__opt
222222222V 000043 70 64 1354555903402 mux8x1|Mux8x1
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000089 60 288 1354555903438 ./compile/multiplexador.vhd*multiplexador|21+multiplexador
Ver. 1.30.v98.64
Ê É'LÂmultiplexadorDÂmultiplexador>É)?É-ÂMuxÉ.NÂI0ÂI1ÂSÉ1„ÂDelayÂtimeÄ ÂnsÉ2?É3UÂSÂevent]É4ÂDelayÂTselÉ5_É6ÂDelayÂTdataÉ7@UÉ8`ÂS>É9aÅ0ÂO ÂI0ÂDelayÉ:aÅ1ÂO ÂI1ÂDelayÉ;aFÂO FÅXÂDelayÉ<@`É=@NÉ?@ÂmultiplexadorË
 Ì   @ Á
V 000093 60 15 1354555903438 ./compile/multiplexador.vhd*multiplexador|21+multiplexador__opt
222222222V 000057 70 64 1354555903438 multiplexador|multiplexador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000068 60 117 1354555903472 ./compile/minimo.vhd*minimo|21+minimo
Ver. 1.30.v98.64
Ê É&LÂminimoDÂminimo>É(?É+ÂOut1 ÂIn1ÂTminaÂIn1 ÂIn2_É,ÂIn2ÂTminÉ.@ÂminimoË Ì   @ Á
V 000072 60 15 1354555903472 ./compile/minimo.vhd*minimo|21+minimo__opt
222222222V 000044 70 195 1354555903472 minimo|minimo
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000077 60 122 1354555903505 ./compile/deslocad1.vhd*DeslocaD1|21+DeslocaD1
Ver. 1.30.v98.64
Ê É%LÂ	DeslocaD1DÂ	DeslocaD1>É'?É*ÂOut1 Å0"ÂIn1Â
NumeroBitsÄsÄÂTdesl1É,@Â	DeslocaD1Ë Ì   @ Á
V 000081 60 15 1354555903505 ./compile/deslocad1.vhd*DeslocaD1|21+DeslocaD1__opt
222222222V 000050 70 195 1354555903505 deslocad1|DeslocaD1
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000066 60 199 1354555903542 ./compile/Fuse_and.vhd*Fuse|21+Fuse
Ver. 1.30.v98.64
Ê É"LÂFuseDÂFuse>É&ÂILÂ	std_logicÉ'ÂIL_FÂ	std_logicÉ(ÂI_FÂ	std_logicÉ*?É.ÂIL pÂIÉ0ÂIL_F pÂFILiÂILÉ2ÂS ÂI_FhÂIL_FÉ4ÂI_F pÂFIiÂIÉ7@ÂFuseË Ì   @ Á
V 000070 60 15 1354555903542 ./compile/Fuse_and.vhd*Fuse|21+Fuse__opt
222222222V 000039 70 64 1354555903542 fuse|Fuse
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000074 60 119 1354555903578 ./compile/Log_Sinc.vhd*Log_Sinc|21+Log_Sinc
Ver. 1.30.v98.64
Ê É%LÂLog_SincDÂLog_Sinc>É'?É*ÂSborda ÂPCbordaÂTpropaÂclkÅ1_É+FÅ0É-@ÂLog_SincË Ì   @ Á
V 000078 60 15 1354555903578 ./compile/Log_Sinc.vhd*Log_Sinc|21+Log_Sinc__opt
222222222V 000047 70 64 1354555903578 log_sinc|Log_Sinc
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000067 60 87 1354555903615 ./compile/maisum.vhd*maisum|21+maisum
Ver. 1.30.v98.64
Ê É%LÂmaisumDÂmaisum>É'?É*ÂO ÂIÄÂTpropÉ,@ÂmaisumË Ì   @ Á
V 000072 60 15 1354555903615 ./compile/maisum.vhd*maisum|21+maisum__opt
222222222V 000044 70 195 1354555903615 maisum|maisum
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000119 60 296 1354555903653 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio|21+deslocador_combinatorio
Ver. 1.30.v98.64
Ê É&LÂdeslocador_combinatorioDÂdeslocador_combinatorio>É)|ÂZerÂstd_logic_vectorÂNBÄsÄ FÅ0É,?É/OÂDEPÉ0ÂO ÂZerÂNBÄsÂNBÂNBD"ÂIÂNBÄsÂNBDÂTpropaÅ0É1ÂIÂNBÄÂNBDsÄ "ÂZerÂNBDÄsÄ ÂTpropaÅ1É2ÂIaFÉ4@Âdeslocador_combinatorioË Ì   @ Á
V 000123 60 15 1354555903653 ./compile/deslocador_combinatorio.vhd*deslocador_combinatorio|21+deslocador_combinatorio__opt
222222222V 000077 70 64 1354555903653 deslocador_combinatorio|deslocador_combinatorio
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000083 60 591 1354555903694 ./compile/DualRegFile.vhd*DualRegFile|21+DualRegFile
Ver. 1.30.v98.64
Ê É+LÂDualRegFileDÂDualRegFile>É.}Âram_type>xÄ rÄÂNBendÄÉ/DÂstd_logic_vectorÂNBdadoÄsÄ É0ÂramÂram_typeÉ5Âenda_regÂstd_logic_vectorÂNBendÄsÄ É6Âendb_regÂstd_logic_vectorÂNBendÄsÄ É8?É<ÂRegisterMemoryÉ=NÂclkÉA?ÉBUÂclkÂeventhÂclkÅ1]ÉCUÂweÅ1]ÉDÂramÂ
to_integerÂunsignedÂenda ÂdadoinaÂTwriteÉE@UÉFÂenda_reg ÂendaÉGÂendb_reg ÂendbÉH@UÉI@NÉLÂdadoouta ÂramÂ
to_integerÂunsignedÉMÂenda_regÂTreadÉNÂdadooutb ÂramÂ
to_integerÂunsignedÉOÂendb_regÂTreadÉQ@ÂDualRegFileË Ì   @ Á
V 000087 60 15 1354555903694 ./compile/DualRegFile.vhd*DualRegFile|21+DualRegFile__opt
222222222V 000054 70 125 1354555903694 dualregfile|DualRegFile
Pieee|NUMERIC_STD|0xd8bc1b96dde6ca4440943b5645e903df9b347cdd
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000080 60 434 1354555903737 ./compile/deslocador.vhd*deslocador|21+deslocador
Ver. 1.30.v98.64
Ê É*LÂ
deslocadorDÂ
deslocador>É,?É/Â
deslocadorMÂClkÂeventhÂClkÅ1É0?É1ÂOutA QÂInAÂTcargaaÂT_DÅ0_É2ÂInAÂ
NumeroBitsÄsÄ "ÂInBitÂTdeslaÂT_DÅ1hÂD_EÅ0_É3ÂInBit"ÂInAÂ
NumeroBitsÄsÄÂTdeslaÂT_DÅ1hÂD_EÅ1É5ÂSaiBit QÅ0ÂTcargaaÂT_DÅ0_É6ÂInAÂ
NumeroBitsÄÂTdeslaÂT_DÅ1hÂD_EÅ0_É7ÂInAÄ ÂTdeslaÂT_DÅ1hÂD_EÅ1É8@MÂ
deslocadorÉ:@Â
deslocadorË Ì   @ Á
V 000084 60 15 1354555903737 ./compile/deslocador.vhd*deslocador|21+deslocador__opt
222222222V 000051 70 64 1354555903737 deslocador|deslocador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000077 60 127 1354555903827 ./compile/deslocad3.vhd*DeslocaD3|21+DeslocaD3
Ver. 1.30.v98.64
Ê É%LÂ	DeslocaD3DÂ	DeslocaD3>É'?É*ÂOut1 Æ"000""ÂIn1Â
NumeroBitsÄsÄÂTdesl3É,@Â	DeslocaD3Ë Ì   @ Á
V 000081 60 15 1354555903827 ./compile/deslocad3.vhd*DeslocaD3|21+DeslocaD3__opt
222222222V 000050 70 195 1354555903827 deslocad3|DeslocaD3
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000092 60 138 1354555903864 ./compile/buffertristate.vhd*bufferTristate|21+bufferTristate
Ver. 1.30.v98.64
Ê É&LÂbufferTristateDÂbufferTristate>É(?É+ÂO ÂIÂTenableaÂOeÅ1_É,FÅZÂTdisableÉ.@ÂbufferTristateË Ì   @ Á
V 000096 60 15 1354555903864 ./compile/buffertristate.vhd*bufferTristate|21+bufferTristate__opt
222222222V 000059 70 64 1354555903864 buffertristate|bufferTristate
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000089 60 303 1354555903899 ./compile/Decodificador.vhd*Decodificador|21+Decodificador
Ver. 1.30.v98.64
Ê ÉLÂDecodificadorDÂDecodificador>É!?É$OÂIn0PÉ%Âsai Æ
"00000001"aÆ"000"É&Æ
"00000010"aÆ"001"É'Æ
"00000100"aÆ"010"É(Æ
"00001000"aÆ"011"É)Æ
"00010000"aÆ"100"É*Æ
"00100000"aÆ"101"É+Æ
"01000000"aÆ"110"É,Æ
"10000000"aÆ"111"É-Æ
"XXXXXXXX"aFÉ/@ÂDecodificadorË Ì   @ Á
V 000093 60 15 1354555903899 ./compile/Decodificador.vhd*Decodificador|21+Decodificador__opt
222222222V 000057 70 64 1354555903899 decodificador|Decodificador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000074 60 616 1354555903932 ./compile/contador.vhd*contador|21+contador
Ver. 1.30.v98.64
Ê É-LÂcontadorDÂcontador>É0|ÂZeroÂstd_logic_vectorÂNBÄsÄ FÅ0É1|ÂTudoUmÂstd_logic_vectorÂNBÄsÄ FÅ1É6ÂQiÂstd_logic_vectorÂNBÄsÄ É8?É<ÂcountÉ=NÂCÂRÉ@?ÉAUÂRÅ1]ÉBÂQi FÅ0ÂTcargaÉC^ÂcÂeventhÂcÅ1]ÉE`ÂLC>ÉFaÅ0ÉGUÂDÂ
last_eventÂTsetup]ÉHÂQi FÅXÂTcargaÉI_ÉJÂQi ÂDÂTcargaÉK@UÉLaÅ1ÉM`ÂUD>ÉNaÅ0ÉOÂQi ÂQiÄÂTcountÉPaÅ1ÉQÂQi ÂQiÄÂTcountÉRaFÉSÂQi ÂQiÉT@`ÉUaFÉVÂQi ÂQiÉW@`ÉX@UÉY@NÉ\ÂQ ÂQiÉ]ÂZ Å1ÂTcountaÂQiÂZero_É^Å0ÂTcountÉ_ÂU Å1ÂTcountaÂQiÂTudoUm_É`Å0ÂTcountÉb@ÂcontadorË Ì   @ Á
V 000078 60 15 1354555903932 ./compile/contador.vhd*contador|21+contador__opt
222222222V 000048 70 195 1354555903932 contador|contador
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000095 60 536 1354555903968 ./compile/absminmaxsomsub.vhd*absminmaxsomsub|21+absminmaxsomsub
Ver. 1.30.v98.64
Ê É*LÂabsminmaxsomsubDÂabsminmaxsomsub>É-ÂminÂmaxÂabsaÂabsbÂstd_logic_vectorÂ
NumeroBitsÄsÄ É0?É3Âmin ÂaaÂa Âb_É4ÂbÉ5Âmax ÂaaÂa!Âb_É6ÂbÉ7Âabsa ÂaaÂaÂ
NumeroBitsÄÅ0_É8pÂaÄÉ9Âabsb ÂbaÂbÂ
NumeroBitsÄÅ0_É:pÂbÄÉ;Âunidade_funcionalÉ<OÂCPÉ=Âf ÂaÂbÂTsomaÆ"001"É>ÂabsbÂTabsaÆ"010"É?ÂbÂaÂTsubaÆ"011"É@ÂabsaÂTabsaÆ"100"ÉAÂaÂbÂTsubaÆ"101"ÉBÂminÂTmmaÆ"110"ÉCÂmaxÂTmmaÆ"111"ÉDFÅ0aFÉF@ÂabsminmaxsomsubË Ì   @ Á
V 000099 60 15 1354555903968 ./compile/absminmaxsomsub.vhd*absminmaxsomsub|21+absminmaxsomsub__opt
222222222V 000062 70 195 1354555903968 absminmaxsomsub|absminmaxsomsub
Pieee|STD_LOGIC_SIGNED|0x94f918b1e494f1bfb7a4930182d4cd69bbf57482
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
Pieee|std_logic_arith|0x26e96c4420e454dc00ab0be5058f777ff60bc1c0
V 000083 60 444 1354555904004 ./compile/registrador.vhd*registrador|21+registrador
Ver. 1.30.v98.64
Ê É'LÂregistradorDÂregistrador>É+ÂqiÂstd_logic_vectorÂ
NumeroBitsÄsÄ É-?É1ÂRegistradorÉ2NÂCÂSÂRÉ5?É6UÂRÅ1]É7ÂqiÂ
NumeroBitsÄsÄ  FÅ0É8^ÂSÅ1]É9ÂqiÂ
NUmeroBitsÄsÄ  FÅ1É:^ÂCÂeventhÂCÅ1]É;UÂDÂ
last_eventÂTsetup]É<[ÆH"Violação de Set-up time no registrador, valor da saída indefinido = U."É=Âqi FÅUÉ>_É?Âqi ÂDÉ@@UÉA@UÉB@NÉEÂQ ÂqiÂTpropÉG@ÂregistradorË Ì   @ Á
V 000087 60 15 1354555904004 ./compile/registrador.vhd*registrador|21+registrador__opt
222222222V 000053 70 64 1354555904004 registrador|registrador
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000056 60 101 1354555904041 ./compile/HA.vhd*HA|21+HA
Ver. 1.30.v98.64
Ê É%LÂHADÂHA>É'?É*Âp ÂxjÂyÄÂTgateÉ+Âg ÂxhÂyÂTgateÉ-@ÂHAË Ì   @ Á
V 000060 60 15 1354555904041 ./compile/HA.vhd*HA|21+HA__opt
222222222V 000035 70 64 1354555904041 ha|HA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000070 60 85 1354555904074 ./compile/fuse_ou.vhd*fuse_ou|21+fuse_ou
Ver. 1.30.v98.64
Ê É!LÂfuse_ouDÂfuse_ou>É#?É&ÂSs ÂPhÂFpÉ(@Âfuse_ouË Ì   @ Á
V 000075 60 15 1354555904074 ./compile/fuse_ou.vhd*fuse_ou|21+fuse_ou__opt
222222222V 000045 70 64 1354555904074 fuse_ou|fuse_ou
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000068 60 193 1354555904107 ./compile/And_NE.vhd*And_NE|21+And_NE
Ver. 1.30.v98.64
Ê É#LÂAnd_NEDÂAnd_NE>É%?É)ÂAnd_NEÉ*NÂSpÉ.„ÂtempÂ	std_logicÅ1É/?É1ÂtempÅ1É2EÂi…Ä rÂNEÄbÉ3ÂtempÂtemphÂSpÂiÉ4@bÉ5ÂP ÂtempÉ6@NÉ8@ÂAnd_NEË	 Ì   @ Á
V 000072 60 15 1354555904107 ./compile/And_NE.vhd*And_NE|21+And_NE__opt
222222222V 000043 70 64 1354555904107 and_ne|And_NE
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
V 000056 60 410 1354555904140 ./compile/FA.vhd*FA|21+FA
Ver. 1.30.v98.64
Ê É&LÂFADÂFA>É*zÂhaÉ+AÉ,ÂTgateÂtimeÄÂnsÉ-É.BÉ/Âx…Â	STD_LOGICÉ0Ây…Â	STD_LOGICÉ1Âg†Â	STD_LOGICÉ2Âp†Â	STD_LOGICÉ3É4@zÉ8ÂNET103Â	STD_LOGICÉ9ÂNET83Â	STD_LOGICÉ:ÂNET95Â	STD_LOGICÉ<?É@ÂU1ÂhaÉABJÉBÂgÂNET95ÉCÂpÂNET83ÉDÂxÂxÉEÂyÂyÉFÉHÂU2ÂhaÉIBJÉJÂgÂNET103ÉKÂpÂsÉLÂxÂNET83ÉMÂyÂciÉNÉPÂco ÂNET95iÂNET103ÉS@ÂFAË Ì   @ Á
V 000060 60 15 1354555904140 ./compile/FA.vhd*FA|21+FA__opt
222222222V 000036 70 113 1354555904140 fa|FA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|ha|0x3b2c4334b4225eee826d4630d69c57ef2dd4e177
V 000084 60 1283 1354555904173 ./compile/RingCounter.vhd*RingCounter|21+RingCounter
Ver. 1.30.v98.64
Ê É(LÂRingCounterDÂRingCounter>É,zÂregistradorÉ-AÉ.Â
NumeroBitsÂINTEGERÄÉ/ÂTpropÂtimeÄÂnsÉ0ÂTsetupÂtimeÄÂnsÉ1É2BÉ3ÂC…Â	STD_LOGICÉ4ÂD…ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É5ÂR…Â	STD_LOGICÉ6ÂS…Â	STD_LOGICÉ7ÂQ†ÂSTD_LOGIC_VECTORÂ
NumeroBitsÄsÄ É8É9@zÉ<|ÂGND_CONSTANTÂ	STD_LOGICÅ0É@ÂGNDÂ	STD_LOGICÉAÂsQ1Âstd_logic_vectorÂNBÄsÄ ÉBÂsQ2Âstd_logic_vectorÂNBÄsÄ ÉCÂsQ3Âstd_logic_vectorÂNBÄsÄ ÉDÂsQ4Âstd_logic_vectorÂNBÄsÄ ÉF?ÉJÂQ1ÂregistradorÉKAJÉLÂ
NumeroBitsÂNBÉMÂTpropÄÂnsÉNÂTsetupÄÂnsÉOÉPBJÉQÂCÂClkÉRÂDÂsQ4ÂNBÄsÄ ÉSÂQÂsQ1ÂNBÄsÄ ÉTÂRÂGNDÉUÂSÂRÉVÉXÂQ2ÂregistradorÉYAJÉZÂ
NumeroBitsÂNBÉ[ÂTpropÄÂnsÉ\ÂTsetupÄÂnsÉ]É^BJÉ_ÂCÂClkÉ`ÂDÂsQ1ÂNBÄsÄ ÉaÂQÂsQ2ÂNBÄsÄ ÉbÂRÂGNDÉcÂSÂRÉdÉfÂQ3ÂregistradorÉgAJÉhÂ
NumeroBitsÂNBÉiÂTpropÄÂnsÉjÂTsetupÄÂnsÉkÉlBJÉmÂCÂClkÉnÂDÂsQ2ÂNBÄsÄ ÉoÂQÂsQ3ÂNBÄsÄ ÉpÂRÂRÉqÂSÂGNDÉrÉtÂQ4ÂregistradorÉuAJÉvÂ
NumeroBitsÂNBÉwÂTpropÄÂnsÉxÉyBJÉzÂCÂClkÉ{ÂDÂsQ3ÂNBÄsÄ É|ÂQÂsQ4ÂNBÄsÄ É}ÂRÂRÉ~ÂSÂGNDÉÉ„ÂGND ÂGND_CONSTANTÉ‰ÂT0 ÂsQ2Ä ÉŠÂT1 ÂsQ3Ä É@ÂRingCounterË Ì   @ Á
V 000087 60 15 1354555904173 ./compile/RingCounter.vhd*RingCounter|21+RingCounter__opt
222222222V 000054 70 122 1354555904173 ringcounter|RingCounter
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|registrador|0x74684a439ec8b366224cf402db66084951845bbf
V 000059 60 433 1354555904213 ./compile/CSA.vhd*CSA|21+CSA
Ver. 1.30.v98.64
Ê É(LÂCSADÂCSA>É+zÂFAÉ,BÉ-Âci…Â	std_logicÉ.Âx…Â	std_logicÉ/Ây…Â	std_logicÉ0Âco†Â	std_logicÉ1Âs†Â	std_logicÉ2É3@zÉ6?É9ÂCSAEÂI…Ä rÂNBÄTÉ:ÂFAxÂFAÉ;BJÉ<ÂciÂZÂIÉ=ÂxÂXÂIÉ>ÂyÂYÂIÉ?ÂsÂSÂIÉ@ÂcoÂCÂIÄÉAÉB@TÉDÂFA_NBÂFAÉEBJÉFÂciÂZÂNBÄÉGÂxÂXÂNBÄÉHÂyÂYÂNBÄÉIÂsÂSÂNBÄÉJÂcoÂCoutÉKÉMÂcÄ  ÂCinÉO@ÂCSAË Ì   @ Á
V 000063 60 15 1354555904213 ./compile/CSA.vhd*CSA|21+CSA__opt
222222222V 000038 70 113 1354555904213 csa|CSA
Pieee|std_logic_1164|0x6b4bedf824d40a83aab6e5942fb96dfbfa842ddb
E.|fa|0xe4c7f0bacb14ddcfccbbfe0858130fda7f45f0c7
