<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICH_VTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICH_VTR, Virtual Type Register</h1><p>The GICH_VTR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the number of implemented virtual priority bits and List registers.</p>
      <h2>Configuration</h2><p></p>
        <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
      <h2>Attributes</h2>
            <p>GICH_VTR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICH_VTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#PRIbits_31">PRIbits</a></td><td class="lr" colspan="3"><a href="#PREbits_28">PREbits</a></td><td class="lr" colspan="3"><a href="#IDbits_25">IDbits</a></td><td class="lr" colspan="1"><a href="#SEIS_22">SEIS</a></td><td class="lr" colspan="1"><a href="#A3V_21">A3V</a></td><td class="lr" colspan="16"><a href="#0_20">RES0</a></td><td class="lr" colspan="5"><a href="#ListRegs_4">ListRegs</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="PRIbits_31">PRIbits, bits [31:29]
                  </h4>
          
  <p>The number of virtual priority bits implemented, minus one.</p>
<p>An implementation must implement at least 32 levels of virtual priority (5 priority bits).</p>

        <h4 id="PREbits_28">PREbits, bits [28:26]
                  </h4>
          
  <p>The number of virtual preemption bits implemented, minus one.</p>
<p>An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).</p>
<p>The value of this field must be less than or equal to the value of GICH_VTR.PRIbits.</p>

        <h4 id="IDbits_25">IDbits, bits [25:23]
                  </h4>
          
  <p>The number of virtual interrupt identifier bits supported:</p>

        <table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
  <p>16 bits.</p>
</td></tr><tr><td class="bitfield">0b001</td><td>
  <p>24 bits.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="SEIS_22">SEIS, bit [22]
              </h4>
          
  <p>SEI support. Indicates whether the virtual CPU interface supports generation of SEIs:</p>

        <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The virtual CPU interface logic does not support generation of SEIs.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The virtual CPU interface logic supports generation of SEIs.</p>
</td></tr></table><h4 id="A3V_21">A3V, bit [21]
              </h4>
          
  <p>Affinity 3 valid. Possible values are:</p>

        <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The virtual CPU interface logic only supports zero values of the Aff3 field in <a href="AArch64-icc_sgi0r_el1.html">ICC_SGI0R_EL1</a>, <a href="AArch64-icc_sgi1r_el1.html">ICC_SGI1R_EL1</a>, and <a href="AArch64-icc_asgi1r_el1.html">ICC_ASGI1R_EL1</a>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The virtual CPU interface logic supports nonzero values of the Aff3 field in <a href="AArch64-icc_sgi0r_el1.html">ICC_SGI0R_EL1</a>, <a href="AArch64-icc_sgi1r_el1.html">ICC_SGI1R_EL1</a>, and <a href="AArch64-icc_asgi1r_el1.html">ICC_ASGI1R_EL1</a>.</p>
</td></tr></table><h4 id="0_20">
                Bits [20:5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="ListRegs_4">ListRegs, bits [4:0]
                  </h4>
          
  <p>The number of implemented List registers, minus one.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the GICH_VTR</h2>
        <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>

      
        <ul>
<li>For AArch32 implementations, <a href="AArch32-ich_vtr.html">ICH_VTR</a> provides equivalent functionality.
</li><li>For AArch64 implementations, <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a> provides equivalent functionality.
</li></ul>
      <h4>GICH_VTR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Virtual interface control</td><td><span class="hexnumber">0x0004</span></td><td>GICH_VTR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RO</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
