{
  "module_name": "b53_serdes.h",
  "hash_id": "703b1ae320b3929dd1aad034d5a7a27eb1009d3e42d48d62f0cbd3e6d0b1375c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/b53/b53_serdes.h",
  "human_readable_source": " \n \n\n#include <linux/phy.h>\n#include <linux/types.h>\n\n \n#define B53_SERDES_PAGE\t\t\t0x16\n#define B53_SERDES_BLKADDR\t\t0x3e\n#define B53_SERDES_LANE\t\t\t0x3c\n\n#define B53_SERDES_ID0\t\t\t0x20\n#define  SERDES_ID0_MODEL_MASK\t\t0x3f\n#define  SERDES_ID0_REV_NUM_SHIFT\t11\n#define  SERDES_ID0_REV_NUM_MASK\t0x7\n#define  SERDES_ID0_REV_LETTER_SHIFT\t14\n\n#define B53_SERDES_MII_REG(x)\t\t(0x20 + (x) * 2)\n#define B53_SERDES_DIGITAL_CONTROL(x)\t(0x1e + (x) * 2)\n#define B53_SERDES_DIGITAL_STATUS\t0x28\n\n \n#define  FIBER_MODE_1000X\t\tBIT(0)\n#define  TBI_INTERFACE\t\t\tBIT(1)\n#define  SIGNAL_DETECT_EN\t\tBIT(2)\n#define  INVERT_SIGNAL_DETECT\t\tBIT(3)\n#define  AUTODET_EN\t\t\tBIT(4)\n#define  SGMII_MASTER_MODE\t\tBIT(5)\n#define  DISABLE_DLL_PWRDOWN\t\tBIT(6)\n#define  CRC_CHECKER_DIS\t\tBIT(7)\n#define  COMMA_DET_EN\t\t\tBIT(8)\n#define  ZERO_COMMA_DET_EN\t\tBIT(9)\n#define  REMOTE_LOOPBACK\t\tBIT(10)\n#define  SEL_RX_PKTS_FOR_CNTR\t\tBIT(11)\n#define  MASTER_MDIO_PHY_SEL\t\tBIT(13)\n#define  DISABLE_SIGNAL_DETECT_FLT\tBIT(14)\n\n \n#define  EN_PARALLEL_DET\t\tBIT(0)\n#define  DIS_FALSE_LINK\t\t\tBIT(1)\n#define  FLT_FORCE_LINK\t\t\tBIT(2)\n#define  EN_AUTONEG_ERR_TIMER\t\tBIT(3)\n#define  DIS_REMOTE_FAULT_SENSING\tBIT(4)\n#define  FORCE_XMIT_DATA\t\tBIT(5)\n#define  AUTONEG_FAST_TIMERS\t\tBIT(6)\n#define  DIS_CARRIER_EXTEND\t\tBIT(7)\n#define  DIS_TRRR_GENERATION\t\tBIT(8)\n#define  BYPASS_PCS_RX\t\t\tBIT(9)\n#define  BYPASS_PCS_TX\t\t\tBIT(10)\n#define  TEST_CNTR_EN\t\t\tBIT(11)\n#define  TX_PACKET_SEQ_TEST\t\tBIT(12)\n#define  TX_IDLE_JAM_SEQ_TEST\t\tBIT(13)\n#define  CLR_BER_CNTR\t\t\tBIT(14)\n\n \n#define  TX_FIFO_RST\t\t\tBIT(0)\n#define  FIFO_ELAST_TX_RX_SHIFT\t\t1\n#define  FIFO_ELAST_TX_RX_5K\t\t0\n#define  FIFO_ELAST_TX_RX_10K\t\t1\n#define  FIFO_ELAST_TX_RX_13_5K\t\t2\n#define  FIFO_ELAST_TX_RX_18_5K\t\t3\n#define  BLOCK_TXEN_MODE\t\tBIT(9)\n#define  JAM_FALSE_CARRIER_MODE\t\tBIT(10)\n#define  EXT_PHY_CRS_MODE\t\tBIT(11)\n#define  INVERT_EXT_PHY_CRS\t\tBIT(12)\n#define  DISABLE_TX_CRS\t\t\tBIT(13)\n\n \n#define  SGMII_MODE\t\t\tBIT(0)\n#define  LINK_STATUS\t\t\tBIT(1)\n#define  DUPLEX_STATUS\t\t\tBIT(2)\n#define  SPEED_STATUS_SHIFT\t\t3\n#define  SPEED_STATUS_10\t\t0\n#define  SPEED_STATUS_100\t\t1\n#define  SPEED_STATUS_1000\t\t2\n#define  SPEED_STATUS_2500\t\t3\n#define  SPEED_STATUS_MASK\t\tSPEED_STATUS_2500\n#define  PAUSE_RESOLUTION_TX_SIDE\tBIT(5)\n#define  PAUSE_RESOLUTION_RX_SIDE\tBIT(6)\n#define  LINK_STATUS_CHANGE\t\tBIT(7)\n#define  EARLY_END_EXT_DET\t\tBIT(8)\n#define  CARRIER_EXT_ERR_DET\t\tBIT(9)\n#define  RX_ERR_DET\t\t\tBIT(10)\n#define  TX_ERR_DET\t\t\tBIT(11)\n#define  CRC_ERR_DET\t\t\tBIT(12)\n#define  FALSE_CARRIER_ERR_DET\t\tBIT(13)\n#define  RXFIFO_ERR_DET\t\t\tBIT(14)\n#define  TXFIFO_ERR_DET\t\t\tBIT(15)\n\n \n#define SERDES_DIGITAL_BLK\t\t0x8300\n#define SERDES_ID0\t\t\t0x8310\n#define SERDES_MII_BLK\t\t\t0xffe0\n#define SERDES_XGXSBLK0_BLOCKADDRESS\t0xffd0\n\nstruct phylink_link_state;\n\nstatic inline u8 b53_serdes_map_lane(struct b53_device *dev, int port)\n{\n\tif (!dev->ops->serdes_map_lane)\n\t\treturn B53_INVALID_LANE;\n\n\treturn dev->ops->serdes_map_lane(dev, port);\n}\n\nvoid b53_serdes_link_set(struct b53_device *dev, int port, unsigned int mode,\n\t\t\t phy_interface_t interface, bool link_up);\nstruct phylink_pcs *b53_serdes_phylink_mac_select_pcs(struct b53_device *dev,\n\t\t\t\t\t\t      int port,\n\t\t\t\t\t\t      phy_interface_t interface);\nvoid b53_serdes_phylink_get_caps(struct b53_device *dev, int port,\n\t\t\t\t struct phylink_config *config);\n#if IS_ENABLED(CONFIG_B53_SERDES)\nint b53_serdes_init(struct b53_device *dev, int port);\n#else\nstatic inline int b53_serdes_init(struct b53_device *dev, int port)\n{\n\treturn -ENODEV;\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}