digraph "CFG for '_Z10below_zeroSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z10below_zeroSt6vectorIiSaIiEE' function";

	Node0x5607d5ddba50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i32, align 4\l  %4 = alloca i32, align 4\l  store i32 0, i32* %3, align 4\l  store i32 0, i32* %4, align 4\l  br label %5\l}"];
	Node0x5607d5ddba50 -> Node0x5607d5ddc3e0;
	Node0x5607d5ddc3e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l5:                                                \l  %6 = load i32, i32* %4, align 4\l  %7 = sext i32 %6 to i64\l  %8 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #1\l  %9 = icmp ult i64 %7, %8\l  br i1 %9, label %10, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5607d5ddc3e0:s0 -> Node0x5607d5ddc270;
	Node0x5607d5ddc3e0:s1 -> Node0x5607d5ddc960;
	Node0x5607d5ddc270 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%10:\l10:                                               \l  %11 = load i32, i32* %4, align 4\l  %12 = sext i32 %11 to i64\l  %13 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %12) #1\l  %14 = load i32, i32* %13, align 4\l  %15 = load i32, i32* %3, align 4\l  %16 = add nsw i32 %15, %14\l  store i32 %16, i32* %3, align 4\l  %17 = load i32, i32* %3, align 4\l  %18 = icmp slt i32 %17, 0\l  br i1 %18, label %19, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5607d5ddc270:s0 -> Node0x5607d5ddd0e0;
	Node0x5607d5ddc270:s1 -> Node0x5607d5ddd130;
	Node0x5607d5ddd0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  store i1 true, i1* %2, align 1\l  br label %25\l}"];
	Node0x5607d5ddd0e0 -> Node0x5607d5ddd300;
	Node0x5607d5ddd130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%20:\l20:                                               \l  br label %21\l}"];
	Node0x5607d5ddd130 -> Node0x5607d5ddd3c0;
	Node0x5607d5ddd3c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%21:\l21:                                               \l  %22 = load i32, i32* %4, align 4\l  %23 = add nsw i32 %22, 1\l  store i32 %23, i32* %4, align 4\l  br label %5, !llvm.loop !4\l}"];
	Node0x5607d5ddd3c0 -> Node0x5607d5ddc3e0;
	Node0x5607d5ddc960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%24:\l24:                                               \l  store i1 false, i1* %2, align 1\l  br label %25\l}"];
	Node0x5607d5ddc960 -> Node0x5607d5ddd300;
	Node0x5607d5ddd300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%25:\l25:                                               \l  %26 = load i1, i1* %2, align 1\l  ret i1 %26\l}"];
}
