

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_134_2'
================================================================
* Date:           Thu Jan 12 11:46:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmv-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       69|  60.000 ns|  0.690 us|    6|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_134_2  |        4|       67|         5|          1|          1|  1 ~ 64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 10 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lshr_ln"   --->   Operation 11 'read' 'lshr_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln131_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln131"   --->   Operation 12 'read' 'zext_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln131_cast = zext i6 %zext_ln131_read"   --->   Operation 13 'zext' 'zext_ln131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln131_cast, i64 %i_6"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i64 %i_6" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln134 = icmp_eq  i64 %i, i64 64" [trmv-max-throughput/src/correlation.cpp:134]   --->   Operation 21 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 0"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc.split, void %for.inc11.exitStub" [trmv-max-throughput/src/correlation.cpp:134]   --->   Operation 23 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i64 %i" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 24 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln138, i5 %lshr_ln_read" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 25 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i11 %add_ln" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 26 'zext' 'zext_ln138' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln138" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 27 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln138" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 28 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 29 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln134)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 30 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 30 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln134)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %i, i32 1, i32 11" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 31 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i64 %i" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 32 'trunc' 'trunc_ln138_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %trunc_ln138_1, void %arrayidx1033.case.0, void %arrayidx1033.case.1" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 33 'br' 'br_ln138' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln134 = add i64 %i, i64 1" [trmv-max-throughput/src/correlation.cpp:134]   --->   Operation 34 'add' 'add_ln134' <Predicate = (!icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln134 = store i64 %add_ln134, i64 %i_6" [trmv-max-throughput/src/correlation.cpp:134]   --->   Operation 35 'store' 'store_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc" [trmv-max-throughput/src/correlation.cpp:134]   --->   Operation 36 'br' 'br_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 37 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 38 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln_read" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 39 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_s, i16 %tmp_read" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 40 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %lshr_ln5" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 41 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln138_1" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 42 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln138_1" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 43 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 44 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 45 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 45 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 46 [1/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_s, i16 %tmp_read" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 46 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 47 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 48 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 48 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln138_1" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 49 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 50 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 50 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [trmv-max-throughput/src/correlation.cpp:135]   --->   Operation 51 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [trmv-max-throughput/src/correlation.cpp:130]   --->   Operation 52 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 53 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln138 = store i16 %add, i11 %reg_file_7_0_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 54 'store' 'store_ln138' <Predicate = (!trunc_ln138_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx1033.exit" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 55 'br' 'br_ln138' <Predicate = (!trunc_ln138_1)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln138 = store i16 %add, i11 %reg_file_7_1_addr" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 56 'store' 'store_ln138' <Predicate = (trunc_ln138_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx1033.exit" [trmv-max-throughput/src/correlation.cpp:138]   --->   Operation 57 'br' 'br_ln138' <Predicate = (trunc_ln138_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln131_cast' on local variable 'i' [19]  (0.427 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'load' operation ('i', trmv-max-throughput/src/correlation.cpp:138) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln134', trmv-max-throughput/src/correlation.cpp:134) [55]  (1.08 ns)
	'store' operation ('store_ln134', trmv-max-throughput/src/correlation.cpp:134) of variable 'add_ln134', trmv-max-throughput/src/correlation.cpp:134 on local variable 'i' [56]  (0.427 ns)
	blocking operation 0.045 ns on control path)

 <State 3>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', trmv-max-throughput/src/correlation.cpp:138) on array 'reg_file_2_0' [34]  (1.24 ns)
	'mux' operation ('tmp_s', trmv-max-throughput/src/correlation.cpp:138) [36]  (0.427 ns)
	'hmul' operation ('mul', trmv-max-throughput/src/correlation.cpp:138) [37]  (4.72 ns)

 <State 4>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul', trmv-max-throughput/src/correlation.cpp:138) [37]  (4.72 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', trmv-max-throughput/src/correlation.cpp:138) [46]  (5.9 ns)

 <State 6>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add', trmv-max-throughput/src/correlation.cpp:138) [46]  (5.9 ns)
	'store' operation ('store_ln138', trmv-max-throughput/src/correlation.cpp:138) of variable 'add', trmv-max-throughput/src/correlation.cpp:138 on array 'reg_file_7_1' [52]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
