verilog work "carryLookaheadAdder.v"
verilog work "hybridAdder.v"
verilog work "writeAddress.v"
verilog work "regFile32x32.v"
verilog work "PC.v"
verilog work "mux.v"
verilog work "ipcore_dir/test_inst_bram.v"
verilog work "ipcore_dir/test_data_bram.v"
verilog work "InstDecode.v"
verilog work "IF_ID.v"
verilog work "branch.v"
verilog work "assignInputs.v"
verilog work "ALU.v"
verilog work "KGP_RISC.v"
verilog work "KGP_RISC_tb.v"
verilog work "/opt/14.7/ISE_DS/ISE//verilog/src/glbl.v"
