Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L secureip -o FlasherTestBench.exe --prj H:/hwprak/task_1/task_1.sim/sim_1/behav/FlasherTestBench.prj -top work.FlasherTestBench 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "H:/hwprak/task_1/task_1.srcs/sources_1/new/Flasher.vhd" into library work
Parsing VHDL file "H:/hwprak/task_1/task_1.srcs/sim_1/new/FlasherTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture flasherarchitecture of entity Flasher [flasher_default]
Compiling architecture behavioral of entity flashertestbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable FlasherTestBench.exe
Fuse Memory Usage: 36508 KB
Fuse CPU Usage: 483 ms
