
Projecto2_GPIO_Input.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000030c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004a0  080004a8  000104a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004a0  080004a0  000104a8  2**0
                  CONTENTS
  4 .ARM          00000000  080004a0  080004a0  000104a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004a0  080004a8  000104a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004a0  080004a0  000104a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004a4  080004a4  000104a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004a8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004a8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000104a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001621  00000000  00000000  000104d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000460  00000000  00000000  00011af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a8  00000000  00000000  00011f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000070  00000000  00000000  00012008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ea77  00000000  00000000  00012078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000123a  00000000  00000000  00020aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005354a  00000000  00000000  00021d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00075273  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000148  00000000  00000000  000752c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000488 	.word	0x08000488

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000488 	.word	0x08000488

080001d4 <Init_Clock>:

#include "Clock_Config.h"



void Init_Clock(void){
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
	 *   --------- 8MHZ to
	 *   --------- 84MHZ
	 */


RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN |RCC_PLLCFGR_PLLP); //Limpiamos el Registro del Clock en eL pll
 80001d8:	4b3c      	ldr	r3, [pc, #240]	; (80002cc <Init_Clock+0xf8>)
 80001da:	685a      	ldr	r2, [r3, #4]
 80001dc:	493b      	ldr	r1, [pc, #236]	; (80002cc <Init_Clock+0xf8>)
 80001de:	4b3c      	ldr	r3, [pc, #240]	; (80002d0 <Init_Clock+0xfc>)
 80001e0:	4013      	ands	r3, r2
 80001e2:	604b      	str	r3, [r1, #4]
RCC->PLLCFGR  |= PLL_M | (PLL_N<<6) | (PLL_P<<16);//Cargamos los valores de nuestro PLL
 80001e4:	4b39      	ldr	r3, [pc, #228]	; (80002cc <Init_Clock+0xf8>)
 80001e6:	685b      	ldr	r3, [r3, #4]
 80001e8:	4a38      	ldr	r2, [pc, #224]	; (80002cc <Init_Clock+0xf8>)
 80001ea:	f443 73aa 	orr.w	r3, r3, #340	; 0x154
 80001ee:	6053      	str	r3, [r2, #4]


//HSE
RCC->CR |=RCC_CR_HSEON;				//  1: HSE Encendido
 80001f0:	4b36      	ldr	r3, [pc, #216]	; (80002cc <Init_Clock+0xf8>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a35      	ldr	r2, [pc, #212]	; (80002cc <Init_Clock+0xf8>)
 80001f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001fa:	6013      	str	r3, [r2, #0]
while( !(RCC->CR & (1 << 17)));	//	1: HSE esperamos que active
 80001fc:	bf00      	nop
 80001fe:	4b33      	ldr	r3, [pc, #204]	; (80002cc <Init_Clock+0xf8>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000206:	2b00      	cmp	r3, #0
 8000208:	d0f9      	beq.n	80001fe <Init_Clock+0x2a>

RCC->PLLCFGR |= (1 << 22); //HS->PLL
 800020a:	4b30      	ldr	r3, [pc, #192]	; (80002cc <Init_Clock+0xf8>)
 800020c:	685b      	ldr	r3, [r3, #4]
 800020e:	4a2f      	ldr	r2, [pc, #188]	; (80002cc <Init_Clock+0xf8>)
 8000210:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000214:	6053      	str	r3, [r2, #4]

RCC->CR |= RCC_CR_PLLON ;			// 1: Habilitamos el PLL
 8000216:	4b2d      	ldr	r3, [pc, #180]	; (80002cc <Init_Clock+0xf8>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a2c      	ldr	r2, [pc, #176]	; (80002cc <Init_Clock+0xf8>)
 800021c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000220:	6013      	str	r3, [r2, #0]
while(!(RCC->CR & RCC_CR_PLLRDY));	//1: Esperamos la activacion del PLL
 8000222:	bf00      	nop
 8000224:	4b29      	ldr	r3, [pc, #164]	; (80002cc <Init_Clock+0xf8>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800022c:	2b00      	cmp	r3, #0
 800022e:	d0f9      	beq.n	8000224 <Init_Clock+0x50>


//Flash


 FLASH->ACR &= ~(FLASH_ACR_LATENCY);							//Limpiamos el Flash Latency
 8000230:	4b28      	ldr	r3, [pc, #160]	; (80002d4 <Init_Clock+0x100>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a27      	ldr	r2, [pc, #156]	; (80002d4 <Init_Clock+0x100>)
 8000236:	f023 0307 	bic.w	r3, r3, #7
 800023a:	6013      	str	r3, [r2, #0]
 FLASH->ACR &= ~(1 << 2) & ~(1 << 0);							//	010: Two wait states
 800023c:	4b25      	ldr	r3, [pc, #148]	; (80002d4 <Init_Clock+0x100>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a24      	ldr	r2, [pc, #144]	; (80002d4 <Init_Clock+0x100>)
 8000242:	f023 0305 	bic.w	r3, r3, #5
 8000246:	6013      	str	r3, [r2, #0]
 FLASH->ACR |=  (1 << 1);
 8000248:	4b22      	ldr	r3, [pc, #136]	; (80002d4 <Init_Clock+0x100>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a21      	ldr	r2, [pc, #132]	; (80002d4 <Init_Clock+0x100>)
 800024e:	f043 0302 	orr.w	r3, r3, #2
 8000252:	6013      	str	r3, [r2, #0]
 FLASH->ACR |=  (1 << 11) | (1 << 10) | (1 << 9) | (1 << 8);	//  ART Accelerator
 8000254:	4b1f      	ldr	r3, [pc, #124]	; (80002d4 <Init_Clock+0x100>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a1e      	ldr	r2, [pc, #120]	; (80002d4 <Init_Clock+0x100>)
 800025a:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800025e:	6013      	str	r3, [r2, #0]


 //Seleccion del Mux DEL Clock

 RCC->CFGR &= ~(RCC_CFGR_SW);		//Limpiamos el Selector de Clock
 8000260:	4b1a      	ldr	r3, [pc, #104]	; (80002cc <Init_Clock+0xf8>)
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	4a19      	ldr	r2, [pc, #100]	; (80002cc <Init_Clock+0xf8>)
 8000266:	f023 0303 	bic.w	r3, r3, #3
 800026a:	6093      	str	r3, [r2, #8]
 RCC->CFGR |=  (1 << 1);
 800026c:	4b17      	ldr	r3, [pc, #92]	; (80002cc <Init_Clock+0xf8>)
 800026e:	689b      	ldr	r3, [r3, #8]
 8000270:	4a16      	ldr	r2, [pc, #88]	; (80002cc <Init_Clock+0xf8>)
 8000272:	f043 0302 	orr.w	r3, r3, #2
 8000276:	6093      	str	r3, [r2, #8]
 RCC->CFGR &= ~(1 << 0);			//Seleccionamos PLL
 8000278:	4b14      	ldr	r3, [pc, #80]	; (80002cc <Init_Clock+0xf8>)
 800027a:	689b      	ldr	r3, [r3, #8]
 800027c:	4a13      	ldr	r2, [pc, #76]	; (80002cc <Init_Clock+0xf8>)
 800027e:	f023 0301 	bic.w	r3, r3, #1
 8000282:	6093      	str	r3, [r2, #8]
 while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));	//Esperamos q lo seleccione
 8000284:	bf00      	nop
 8000286:	4b11      	ldr	r3, [pc, #68]	; (80002cc <Init_Clock+0xf8>)
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	f003 0308 	and.w	r3, r3, #8
 800028e:	2b00      	cmp	r3, #0
 8000290:	d0f9      	beq.n	8000286 <Init_Clock+0xb2>

 //AHB

 RCC->CFGR &= ~(RCC_CFGR_HPRE);
 8000292:	4b0e      	ldr	r3, [pc, #56]	; (80002cc <Init_Clock+0xf8>)
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <Init_Clock+0xf8>)
 8000298:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800029c:	6093      	str	r3, [r2, #8]

 //APB1

 RCC->CFGR &= ~(RCC_CFGR_PPRE1);
 800029e:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <Init_Clock+0xf8>)
 80002a0:	689b      	ldr	r3, [r3, #8]
 80002a2:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <Init_Clock+0xf8>)
 80002a4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80002a8:	6093      	str	r3, [r2, #8]
 RCC->CFGR |= RCC_CFGR_PPRE1_2;
 80002aa:	4b08      	ldr	r3, [pc, #32]	; (80002cc <Init_Clock+0xf8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	4a07      	ldr	r2, [pc, #28]	; (80002cc <Init_Clock+0xf8>)
 80002b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002b4:	6093      	str	r3, [r2, #8]

 //APB2

 RCC->CFGR &= ~(RCC_CFGR_PPRE2);
 80002b6:	4b05      	ldr	r3, [pc, #20]	; (80002cc <Init_Clock+0xf8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	4a04      	ldr	r2, [pc, #16]	; (80002cc <Init_Clock+0xf8>)
 80002bc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80002c0:	6093      	str	r3, [r2, #8]





}
 80002c2:	bf00      	nop
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	40023800 	.word	0x40023800
 80002d0:	fffc8000 	.word	0xfffc8000
 80002d4:	40023c00 	.word	0x40023c00

080002d8 <main>:

void GPIO_Init(void);
void GPIO_Write(bool State_GPIO);
void GPIO_Toggle(void);

int main(void){
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0

Init_Clock();
 80002dc:	f7ff ff7a 	bl	80001d4 <Init_Clock>
GPIO_Init();
 80002e0:	f000 f810 	bl	8000304 <GPIO_Init>

for(;;){


		  if(!(GPIOC->IDR & (1<<13))) GPIO_Write(HIGH);	//	PA5 -> HIGH
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <main+0x28>)
 80002e6:	691b      	ldr	r3, [r3, #16]
 80002e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d103      	bne.n	80002f8 <main+0x20>
 80002f0:	2000      	movs	r0, #0
 80002f2:	f000 f84b 	bl	800038c <GPIO_Write>
 80002f6:	e7f5      	b.n	80002e4 <main+0xc>

		  else  GPIO_Write(LOW);						//	PA5 -> LOW
 80002f8:	2001      	movs	r0, #1
 80002fa:	f000 f847 	bl	800038c <GPIO_Write>
		  if(!(GPIOC->IDR & (1<<13))) GPIO_Write(HIGH);	//	PA5 -> HIGH
 80002fe:	e7f1      	b.n	80002e4 <main+0xc>
 8000300:	40020800 	.word	0x40020800

08000304 <GPIO_Init>:
	return 0;
}



void GPIO_Init(void){
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0

/*->>>>>>>>>>> Configuracion Salida <<<<<<<<<<<<<<<<<<<<<<-*/

	 //------	CONFIGURACION COMO SALIDA DEL PIN A5
	  RCC->AHB1ENR |= (1<<0);				 			//	Habilitamos el clock GPIOA
 8000308:	4b1d      	ldr	r3, [pc, #116]	; (8000380 <GPIO_Init+0x7c>)
 800030a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800030c:	4a1c      	ldr	r2, [pc, #112]	; (8000380 <GPIO_Init+0x7c>)
 800030e:	f043 0301 	orr.w	r3, r3, #1
 8000312:	6313      	str	r3, [r2, #48]	; 0x30
	  GPIOA->MODER |= (1<<10);			  			//	Configuraci贸n del PIN A5 como salida
 8000314:	4b1b      	ldr	r3, [pc, #108]	; (8000384 <GPIO_Init+0x80>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a1a      	ldr	r2, [pc, #104]	; (8000384 <GPIO_Init+0x80>)
 800031a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800031e:	6013      	str	r3, [r2, #0]
	  GPIOA->MODER &= ~(1<<11);
 8000320:	4b18      	ldr	r3, [pc, #96]	; (8000384 <GPIO_Init+0x80>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a17      	ldr	r2, [pc, #92]	; (8000384 <GPIO_Init+0x80>)
 8000326:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800032a:	6013      	str	r3, [r2, #0]
	  GPIOA->OTYPER &= ~(1<<5);			 			//	0: Configuracion Output push-pull (reset state)
 800032c:	4b15      	ldr	r3, [pc, #84]	; (8000384 <GPIO_Init+0x80>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	4a14      	ldr	r2, [pc, #80]	; (8000384 <GPIO_Init+0x80>)
 8000332:	f023 0320 	bic.w	r3, r3, #32
 8000336:	6053      	str	r3, [r2, #4]
	  GPIOA->OSPEEDR &= ~(1<<10) & ~(1<<11);		//	00: Configuraci贸n de la velocidad 2 MHz High speed
 8000338:	4b12      	ldr	r3, [pc, #72]	; (8000384 <GPIO_Init+0x80>)
 800033a:	689b      	ldr	r3, [r3, #8]
 800033c:	4a11      	ldr	r2, [pc, #68]	; (8000384 <GPIO_Init+0x80>)
 800033e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000342:	6093      	str	r3, [r2, #8]
	  GPIOA->PUPDR &= ~(1<<10) & ~(1<<11);		    //	00: Configuraci贸n de resistencias  No pull-up, pull-down
 8000344:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <GPIO_Init+0x80>)
 8000346:	68db      	ldr	r3, [r3, #12]
 8000348:	4a0e      	ldr	r2, [pc, #56]	; (8000384 <GPIO_Init+0x80>)
 800034a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800034e:	60d3      	str	r3, [r2, #12]

   /*->>>>>>>>>>> Configuracion Entradas <<<<<<<<<<<<<<<<<<<<<<-*/

	  //------	CONFIGURACION COMO ENTRADA DEL PIN C13
	    RCC->AHB1ENR |= (1<<2);								//	Habilitamos el clock GPIOC
 8000350:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <GPIO_Init+0x7c>)
 8000352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000354:	4a0a      	ldr	r2, [pc, #40]	; (8000380 <GPIO_Init+0x7c>)
 8000356:	f043 0304 	orr.w	r3, r3, #4
 800035a:	6313      	str	r3, [r2, #48]	; 0x30
	    GPIOC->MODER &= ~(1<<26) & ~(1<<27);			    //	00: Configuracion Modo Input
 800035c:	4b0a      	ldr	r3, [pc, #40]	; (8000388 <GPIO_Init+0x84>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a09      	ldr	r2, [pc, #36]	; (8000388 <GPIO_Init+0x84>)
 8000362:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000366:	6013      	str	r3, [r2, #0]
	    GPIOC->PUPDR &= ~(1<<26) & ~(1<<27);			    //	00: Configuraci贸n de resistencias No pull-up, pull-down
 8000368:	4b07      	ldr	r3, [pc, #28]	; (8000388 <GPIO_Init+0x84>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a06      	ldr	r2, [pc, #24]	; (8000388 <GPIO_Init+0x84>)
 800036e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000372:	60d3      	str	r3, [r2, #12]

}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40023800 	.word	0x40023800
 8000384:	40020000 	.word	0x40020000
 8000388:	40020800 	.word	0x40020800

0800038c <GPIO_Write>:


void GPIO_Write(bool State_GPIO){
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	4603      	mov	r3, r0
 8000394:	71fb      	strb	r3, [r7, #7]

	switch(State_GPIO){
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d006      	beq.n	80003aa <GPIO_Write+0x1e>
	case HIGH:
		GPIOA->ODR |= GPIO_ODR_OD5;
 800039c:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <GPIO_Write+0x38>)
 800039e:	695b      	ldr	r3, [r3, #20]
 80003a0:	4a08      	ldr	r2, [pc, #32]	; (80003c4 <GPIO_Write+0x38>)
 80003a2:	f043 0320 	orr.w	r3, r3, #32
 80003a6:	6153      	str	r3, [r2, #20]
		break;
 80003a8:	e006      	b.n	80003b8 <GPIO_Write+0x2c>
	case LOW:
		GPIOA->ODR &= ~(GPIO_ODR_OD5);
 80003aa:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <GPIO_Write+0x38>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a05      	ldr	r2, [pc, #20]	; (80003c4 <GPIO_Write+0x38>)
 80003b0:	f023 0320 	bic.w	r3, r3, #32
 80003b4:	6153      	str	r3, [r2, #20]
		break;
 80003b6:	bf00      	nop
	}
}
 80003b8:	bf00      	nop
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c2:	4770      	bx	lr
 80003c4:	40020000 	.word	0x40020000

080003c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003cc:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <SystemInit+0x20>)
 80003ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003d2:	4a05      	ldr	r2, [pc, #20]	; (80003e8 <SystemInit+0x20>)
 80003d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	e000ed00 	.word	0xe000ed00

080003ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80003ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000424 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80003f2:	490e      	ldr	r1, [pc, #56]	; (800042c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80003f4:	4a0e      	ldr	r2, [pc, #56]	; (8000430 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f8:	e002      	b.n	8000400 <LoopCopyDataInit>

080003fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003fe:	3304      	adds	r3, #4

08000400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000404:	d3f9      	bcc.n	80003fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000406:	4a0b      	ldr	r2, [pc, #44]	; (8000434 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000408:	4c0b      	ldr	r4, [pc, #44]	; (8000438 <LoopFillZerobss+0x26>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800040c:	e001      	b.n	8000412 <LoopFillZerobss>

0800040e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800040e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000410:	3204      	adds	r2, #4

08000412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000414:	d3fb      	bcc.n	800040e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000416:	f7ff ffd7 	bl	80003c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800041a:	f000 f811 	bl	8000440 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800041e:	f7ff ff5b 	bl	80002d8 <main>
  bx  lr    
 8000422:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000424:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000430:	080004a8 	.word	0x080004a8
  ldr r2, =_sbss
 8000434:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000438:	2000001c 	.word	0x2000001c

0800043c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC_IRQHandler>
	...

08000440 <__libc_init_array>:
 8000440:	b570      	push	{r4, r5, r6, lr}
 8000442:	4d0d      	ldr	r5, [pc, #52]	; (8000478 <__libc_init_array+0x38>)
 8000444:	4c0d      	ldr	r4, [pc, #52]	; (800047c <__libc_init_array+0x3c>)
 8000446:	1b64      	subs	r4, r4, r5
 8000448:	10a4      	asrs	r4, r4, #2
 800044a:	2600      	movs	r6, #0
 800044c:	42a6      	cmp	r6, r4
 800044e:	d109      	bne.n	8000464 <__libc_init_array+0x24>
 8000450:	4d0b      	ldr	r5, [pc, #44]	; (8000480 <__libc_init_array+0x40>)
 8000452:	4c0c      	ldr	r4, [pc, #48]	; (8000484 <__libc_init_array+0x44>)
 8000454:	f000 f818 	bl	8000488 <_init>
 8000458:	1b64      	subs	r4, r4, r5
 800045a:	10a4      	asrs	r4, r4, #2
 800045c:	2600      	movs	r6, #0
 800045e:	42a6      	cmp	r6, r4
 8000460:	d105      	bne.n	800046e <__libc_init_array+0x2e>
 8000462:	bd70      	pop	{r4, r5, r6, pc}
 8000464:	f855 3b04 	ldr.w	r3, [r5], #4
 8000468:	4798      	blx	r3
 800046a:	3601      	adds	r6, #1
 800046c:	e7ee      	b.n	800044c <__libc_init_array+0xc>
 800046e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000472:	4798      	blx	r3
 8000474:	3601      	adds	r6, #1
 8000476:	e7f2      	b.n	800045e <__libc_init_array+0x1e>
 8000478:	080004a0 	.word	0x080004a0
 800047c:	080004a0 	.word	0x080004a0
 8000480:	080004a0 	.word	0x080004a0
 8000484:	080004a4 	.word	0x080004a4

08000488 <_init>:
 8000488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048a:	bf00      	nop
 800048c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800048e:	bc08      	pop	{r3}
 8000490:	469e      	mov	lr, r3
 8000492:	4770      	bx	lr

08000494 <_fini>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	bf00      	nop
 8000498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049a:	bc08      	pop	{r3}
 800049c:	469e      	mov	lr, r3
 800049e:	4770      	bx	lr
