ROM address,Clock,Cycle,Op3,Op2,Op1,Op0 doesn't affect the output ->,Reg write,ALU enable,Bus read,Bus write
0,0,0,0,0,0,,0,0,1,0
1,0,0,0,0,1,,0,0,1,0
2,0,0,0,1,0,,0,0,1,0
3,0,0,0,1,1,,0,0,1,0
4,0,0,1,0,0,,0,0,1,0
5,0,0,1,0,1,,0,0,1,0
6,0,0,1,1,0,,0,0,1,0
7,0,0,1,1,1,,0,1,0,0
8,0,1,0,0,0,,0,1,0,0
9,0,1,0,0,1,,0,1,0,0
10,0,1,0,1,0,,0,1,0,0
11,0,1,0,1,1,,0,1,0,0
12,0,1,1,0,0,,0,0,0,0
13,0,1,1,0,1,,0,0,0,0
14,0,1,1,1,0,,0,0,1,0
15,0,1,1,1,1,,0,0,0,0
16,1,0,0,0,0,,0,0,1,0
17,1,0,0,0,1,,0,0,1,0
18,1,0,0,1,0,,0,0,1,0
19,1,0,0,1,1,,0,0,1,0
20,1,0,1,0,0,,0,0,1,0
21,1,0,1,0,1,,0,0,1,0
22,1,0,1,1,0,,0,0,1,0
23,1,0,1,1,1,,0,0,1,0
24,1,1,0,0,0,,1,1,0,0
25,1,1,0,0,1,,1,1,0,0
26,1,1,0,1,0,,1,1,0,0
27,1,1,0,1,1,,1,1,0,0
28,1,1,1,0,0,,0,0,0,0
29,1,1,1,0,1,,0,0,0,0
30,1,1,1,1,0,,1,0,1,0
31,1,1,1,1,1,,0,0,0,1
