Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 23 15:45:03 2024
| Host         : LAPTOP-1Q942CSO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ethernet_top_control_sets_placed.rpt
| Design       : ethernet_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           21 |
| Yes          | No                    | No                     |             213 |           45 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |             307 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                                                                                Enable Signal                                                                                |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[6]_0 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/SR[0] |                1 |              1 |         1.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | eth_rst_gen_i/ETH_RXD_TRI[0]                                                                                                                                                |                                                                                                                                       |                1 |              2 |         2.00 |
|  CLK_IBUF                            |                                                                                                                                                                             |                                                                                                                                       |                2 |              3 |         1.50 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                             | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/op_rate_cnt[10]_i_1_n_0                                          |                2 |              3 |         1.50 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 |                                                                                                                                                                             | pdm_microphone_i/pdm_clk_gen_i/clk_counter[3]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/ip_rate_cnt_en_reg_n_0                                                                                 |                                                                                                                                       |                1 |              5 |         5.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[6]_0 |                                                                                                                                       |                2 |              6 |         3.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/sfd_buffer[7]_i_2_n_0                                                                                                                                          | packet_gen_i/sfd_buffer[7]_i_1_n_0                                                                                                    |                2 |              7 |         3.50 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                             |                                                                                                                                       |                2 |              8 |         4.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                    | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |                3 |             12 |         4.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | eth_rst_gen_i/sel                                                                                                                                                           | rst_gen_i/rst_q_reg[0]_0                                                                                                              |                6 |             21 |         3.50 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |                5 |             22 |         4.40 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                 | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |                6 |             22 |         3.67 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 |                                                                                                                                                                             | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |               12 |             25 |         2.08 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/preamble_buffer[54]_i_1_n_0                                                                                                                                    | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |                4 |             28 |         7.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 |                                                                                                                                                                             | packet_gen_i/state_counter[0]_i_1_n_0                                                                                                 |                8 |             32 |         4.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/fcs_buffer[31]_i_1_n_0                                                                                                                                         |                                                                                                                                       |                7 |             32 |         4.57 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/data_buffer[31]_i_1_n_0                                                                                                                                        |                                                                                                                                       |               11 |             32 |         2.91 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/crc_gen_i/fcs_en                                                                                                                                               | eth_rst_gen_i/AS[0]                                                                                                                   |                9 |             32 |         3.56 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |                6 |             32 |         5.33 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/comb_nd_out                                |                                                                                                                                       |                8 |             32 |         4.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                           |                                                                                                                                       |                4 |             64 |        16.00 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/E[0]                                                                                                                                                           | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |               28 |             65 |         2.32 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | packet_gen_i/header_buffer_0                                                                                                                                                | eth_rst_gen_i/ETH_RXD_OBUF[0]                                                                                                         |               17 |             94 |         5.53 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 | pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly     |                                                                                                                                       |                9 |             96 |        10.67 |
|  eth_rst_gen_i/gen_50M/inst/clk_out1 |                                                                                                                                                                             |                                                                                                                                       |               21 |            137 |         6.52 |
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


