#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 17 08:58:22 2023
# Process ID: 9704
# Current directory: D:/CODWork/SCCPU_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10192 D:\CODWork\SCCPU_SOC\SCCPU_SOC.xpr
# Log file: D:/CODWork/SCCPU_SOC/vivado.log
# Journal file: D:/CODWork/SCCPU_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODWork/SCCPU_SOC/SCCPU_SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/GameDownload/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'imem' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'imem' (customized with software release 2017.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'SCCPU_SOC.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 804.734 ; gain = 99.852
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close_project
create_project project_1 D:/galgame/project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/GameDownload/Vivado/2017.4/data/ip'.
import_files -norecurse {E:/models/SCCPU_Code/PC.v E:/models/SCCPU_Code/NPC.v E:/models/SCCPU_Code/alu.v E:/models/SCCPU_FPGATop/dm.v E:/models/SCCPU_FPGATop/Multi_CH32.v E:/models/SCCPU_FPGATop/MIO_BUS.v E:/models/SCCPU_Code/RF.v E:/models/SCCPU_Code/ctrl.v E:/models/SCCPU_Code/ctrl_encode_def.v E:/models/SCCPU_FPGATop/SCCPU_Top.v E:/models/SCCPU_FPGATop/clk_div.v E:/models/SCCPU_FPGATop/seg7x16.v E:/models/SCCPU_Code/mux.v E:/models/SCCPU_Code/EXT.v E:/models/SCCPU_Code/sccpu.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem -dir d:/galgame/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.Component_Name {imem} CONFIG.memory_type {rom}] [get_ips imem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem' to 'imem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/galgame/project_1/project_1.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/BaiduNetdiskDownload/source/Testing Code/mipstestloopjal_fpga.coe}] [get_ips imem]
generate_target all [get_files  d:/galgame/project_1/project_1.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
catch { config_ip_cache -export [get_ips -all imem] }
export_ip_user_files -of_objects [get_files d:/galgame/project_1/project_1.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/galgame/project_1/project_1.srcs/sources_1/ip/imem/imem.xci]
launch_runs -jobs 4 imem_synth_1
[Fri Mar 17 09:16:37 2023] Launched imem_synth_1...
Run output will be captured here: D:/galgame/project_1/project_1.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files d:/galgame/project_1/project_1.srcs/sources_1/ip/imem/imem.xci] -directory D:/galgame/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/galgame/project_1/project_1.ip_user_files -ipstatic_source_dir D:/galgame/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/galgame/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/galgame/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/galgame/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/galgame/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse E:/BaiduNetdiskDownload/source/Nexys4DDR_CPU.xdc
import_files -fileset constrs_1 E:/BaiduNetdiskDownload/source/Nexys4DDR_CPU.xdc
launch_runs synth_1 -jobs 4
[Fri Mar 17 09:18:41 2023] Launched synth_1...
Run output will be captured here: D:/galgame/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar 17 09:20:41 2023] Launched impl_1...
Run output will be captured here: D:/galgame/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CODWork/SCCPU_SOC/.Xil/Vivado-9704-LAPTOP-06HIOOC5/dcp3/SCCPUSOC_Top.xdc]
Finished Parsing XDC File [D:/CODWork/SCCPU_SOC/.Xil/Vivado-9704-LAPTOP-06HIOOC5/dcp3/SCCPUSOC_Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1253.938 ; gain = 2.645
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1253.938 ; gain = 2.645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.555 ; gain = 432.422
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 17 09:25:54 2023] Launched impl_1...
Run output will be captured here: D:/galgame/project_1/project_1.runs/impl_1/runme.log
open_hw
close_hw
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/galgame/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 17 10:33:27 2023...
create_project project_2 D:/galgame/project_2 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/GameDownload/Vivado/2017.4/data/ip'.
import_files -norecurse {E:/models/SCCPU/SCCPU_Code/sccpu.v E:/models/SCCPU/SCCPU_FPGATop/dm.v E:/models/SCCPU/SCCPU_Code/mux.v E:/models/SCCPU/SCCPU_Code/PC.v E:/models/SCCPU/SCCPU_Code/RF.v E:/models/SCCPU/SCCPU_Code/ctrl_encode_def.v E:/models/SCCPU/SCCPU_FPGATop/clk_div.v E:/models/SCCPU/SCCPU_Code/NPC.v E:/models/SCCPU/SCCPU_Code/alu.v E:/models/SCCPU/SCCPU_Code/EXT.v E:/models/SCCPU/SCCPU_Code/ctrl.v E:/models/SCCPU/SCCPU_FPGATop/Multi_CH32.v E:/models/SCCPU/SCCPU_FPGATop/MIO_BUS.v E:/models/SCCPU/SCCPU_FPGATop/seg7x16.v E:/models/SCCPU/SCCPU_FPGATop/SCCPU_Top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem -dir d:/galgame/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.Component_Name {imem} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/BaiduNetdiskDownload/source/SCCPU/studentnosorting.coe}] [get_ips imem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem' to 'imem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
generate_target all [get_files  d:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
catch { config_ip_cache -export [get_ips -all imem] }
export_ip_user_files -of_objects [get_files d:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.xci]
launch_runs -jobs 4 imem_synth_1
[Fri Mar 17 10:49:14 2023] Launched imem_synth_1...
Run output will be captured here: D:/galgame/project_2/project_2.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files d:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.xci] -directory D:/galgame/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/galgame/project_2/project_2.ip_user_files -ipstatic_source_dir D:/galgame/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/galgame/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/galgame/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/galgame/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/galgame/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse E:/BaiduNetdiskDownload/source/Nexys4DDR_CPU.xdc
import_files -fileset constrs_1 E:/BaiduNetdiskDownload/source/Nexys4DDR_CPU.xdc
launch_runs synth_1 -jobs 4
[Fri Mar 17 10:49:53 2023] Launched imem_synth_1...
Run output will be captured here: D:/galgame/project_2/project_2.runs/imem_synth_1/runme.log
[Fri Mar 17 10:49:53 2023] Launched synth_1...
Run output will be captured here: D:/galgame/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar 17 10:54:28 2023] Launched impl_1...
Run output will be captured here: D:/galgame/project_2/project_2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/galgame/project_2/project_2.srcs/sources_1/ip/imem/imem.dcp' for cell 'U_IM'
INFO: [Netlist 29-17] Analyzing 637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/galgame/project_2/project_2.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [D:/galgame/project_2/project_2.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CODWork/SCCPU_SOC/.Xil/Vivado-9704-LAPTOP-06HIOOC5/dcp8/SCCPUSOC_Top.xdc]
Finished Parsing XDC File [D:/CODWork/SCCPU_SOC/.Xil/Vivado-9704-LAPTOP-06HIOOC5/dcp8/SCCPUSOC_Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2025.070 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 2025.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 17 10:56:56 2023] Launched impl_1...
Run output will be captured here: D:/galgame/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2035.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABFA77A
set_property PROGRAM.FILE {D:/galgame/project_2/project_2.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/galgame/project_2/project_2.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/galgame/project_2/project_2.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABFA77A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 12:15:45 2023...
