   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"example_project.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  17              		.align	1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  23              	__NVIC_SetPriority:
  24              	.LFB111:
  25              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __DSB();
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __ISB();
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
  26              		.loc 1 1799 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 3960     		str	r1, [r7]
  43 000a FB71     		strb	r3, [r7, #7]
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              		.loc 1 1800 0
  45 000c 97F90730 		ldrsb	r3, [r7, #7]
  46 0010 002B     		cmp	r3, #0
  47 0012 0ADB     		blt	.L2
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  48              		.loc 1 1802 0
  49 0014 3B68     		ldr	r3, [r7]
  50 0016 DAB2     		uxtb	r2, r3
  51 0018 0C49     		ldr	r1, .L5
  52 001a 97F90730 		ldrsb	r3, [r7, #7]
  53 001e 9200     		lsls	r2, r2, #2
  54 0020 D2B2     		uxtb	r2, r2
  55 0022 0B44     		add	r3, r3, r1
  56 0024 83F80023 		strb	r2, [r3, #768]
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
  57              		.loc 1 1808 0
  58 0028 0AE0     		b	.L4
  59              	.L2:
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  60              		.loc 1 1806 0
  61 002a 3B68     		ldr	r3, [r7]
  62 002c DAB2     		uxtb	r2, r3
  63 002e 0849     		ldr	r1, .L5+4
  64 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  65 0032 03F00F03 		and	r3, r3, #15
  66 0036 043B     		subs	r3, r3, #4
  67 0038 9200     		lsls	r2, r2, #2
  68 003a D2B2     		uxtb	r2, r2
  69 003c 0B44     		add	r3, r3, r1
  70 003e 1A76     		strb	r2, [r3, #24]
  71              	.L4:
  72              		.loc 1 1808 0
  73 0040 00BF     		nop
  74 0042 0C37     		adds	r7, r7, #12
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 4
  77 0044 BD46     		mov	sp, r7
  78              	.LCFI4:
  79              		.cfi_def_cfa_register 13
  80              		@ sp needed
  81 0046 5DF8047B 		ldr	r7, [sp], #4
  82              	.LCFI5:
  83              		.cfi_restore 7
  84              		.cfi_def_cfa_offset 0
  85 004a 7047     		bx	lr
  86              	.L6:
  87              		.align	2
  88              	.L5:
  89 004c 00E100E0 		.word	-536813312
  90 0050 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE111:
  94              		.section	.text.SysTick_Config,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	SysTick_Config:
 102              	.LFB119:
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****          );
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __NOP();
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \returns
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 103              		.loc 1 1997 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107 0000 80B5     		push	{r7, lr}
 108              	.LCFI6:
 109              		.cfi_def_cfa_offset 8
 110              		.cfi_offset 7, -8
 111              		.cfi_offset 14, -4
 112 0002 82B0     		sub	sp, sp, #8
 113              	.LCFI7:
 114              		.cfi_def_cfa_offset 16
 115 0004 00AF     		add	r7, sp, #0
 116              	.LCFI8:
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 119              		.loc 1 1998 0
 120 0008 7B68     		ldr	r3, [r7, #4]
 121 000a 013B     		subs	r3, r3, #1
 122 000c B3F1807F 		cmp	r3, #16777216
 123 0010 01D3     		bcc	.L8
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 124              		.loc 1 2000 0
 125 0012 0123     		movs	r3, #1
 126 0014 0FE0     		b	.L9
 127              	.L8:
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 128              		.loc 1 2003 0
 129 0016 0A4A     		ldr	r2, .L10
 130 0018 7B68     		ldr	r3, [r7, #4]
 131 001a 013B     		subs	r3, r3, #1
 132 001c 5360     		str	r3, [r2, #4]
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 133              		.loc 1 2004 0
 134 001e 3F21     		movs	r1, #63
 135 0020 4FF0FF30 		mov	r0, #-1
 136 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 137              		.loc 1 2005 0
 138 0028 054B     		ldr	r3, .L10
 139 002a 0022     		movs	r2, #0
 140 002c 9A60     		str	r2, [r3, #8]
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 141              		.loc 1 2006 0
 142 002e 044B     		ldr	r3, .L10
 143 0030 0722     		movs	r2, #7
 144 0032 1A60     		str	r2, [r3]
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 145              		.loc 1 2009 0
 146 0034 0023     		movs	r3, #0
 147              	.L9:
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 148              		.loc 1 2010 0
 149 0036 1846     		mov	r0, r3
 150 0038 0837     		adds	r7, r7, #8
 151              	.LCFI9:
 152              		.cfi_def_cfa_offset 8
 153 003a BD46     		mov	sp, r7
 154              	.LCFI10:
 155              		.cfi_def_cfa_register 13
 156              		@ sp needed
 157 003c 80BD     		pop	{r7, pc}
 158              	.L11:
 159 003e 00BF     		.align	2
 160              	.L10:
 161 0040 10E000E0 		.word	-536813552
 162              		.cfi_endproc
 163              	.LFE119:
 165              		.section	.text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 166              		.align	1
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	XMC_GPIO_SetOutputHigh:
 173              	.LFB130:
 174              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @file xmc_gpio.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @date 2015-06-20
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Initial draft<br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Documentation improved <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *      
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @endcond
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_H
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * HEADER FILES
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc_common.h"
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @{
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup GPIO
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Input mode features:
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Output mode features:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *@{
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * MACROS
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 											
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * ENUMS
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc1_gpio.h"
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc4_gpio.h"
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * API PROTOTYPES
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifdef __cplusplus
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** extern "C" {
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 175              		.loc 2 257 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 80B4     		push	{r7}
 181              	.LCFI11:
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 7, -4
 184 0002 83B0     		sub	sp, sp, #12
 185              	.LCFI12:
 186              		.cfi_def_cfa_offset 16
 187 0004 00AF     		add	r7, sp, #0
 188              	.LCFI13:
 189              		.cfi_def_cfa_register 7
 190 0006 7860     		str	r0, [r7, #4]
 191 0008 0B46     		mov	r3, r1
 192 000a FB70     		strb	r3, [r7, #3]
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 193              		.loc 2 260 0
 194 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 195 000e 0122     		movs	r2, #1
 196 0010 9A40     		lsls	r2, r2, r3
 197 0012 7B68     		ldr	r3, [r7, #4]
 198 0014 5A60     		str	r2, [r3, #4]
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 199              		.loc 2 261 0
 200 0016 00BF     		nop
 201 0018 0C37     		adds	r7, r7, #12
 202              	.LCFI14:
 203              		.cfi_def_cfa_offset 4
 204 001a BD46     		mov	sp, r7
 205              	.LCFI15:
 206              		.cfi_def_cfa_register 13
 207              		@ sp needed
 208 001c 5DF8047B 		ldr	r7, [sp], #4
 209              	.LCFI16:
 210              		.cfi_restore 7
 211              		.cfi_def_cfa_offset 0
 212 0020 7047     		bx	lr
 213              		.cfi_endproc
 214              	.LFE130:
 216              		.section	.text.XMC_GPIO_SetOutputLow,"ax",%progbits
 217              		.align	1
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu fpv4-sp-d16
 223              	XMC_GPIO_SetOutputLow:
 224              	.LFB131:
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	port pin number.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return  None
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Note:</b><br>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 225              		.loc 2 283 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 8
 228              		@ frame_needed = 1, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 230 0000 80B4     		push	{r7}
 231              	.LCFI17:
 232              		.cfi_def_cfa_offset 4
 233              		.cfi_offset 7, -4
 234 0002 83B0     		sub	sp, sp, #12
 235              	.LCFI18:
 236              		.cfi_def_cfa_offset 16
 237 0004 00AF     		add	r7, sp, #0
 238              	.LCFI19:
 239              		.cfi_def_cfa_register 7
 240 0006 7860     		str	r0, [r7, #4]
 241 0008 0B46     		mov	r3, r1
 242 000a FB70     		strb	r3, [r7, #3]
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 243              		.loc 2 286 0
 244 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 245 000e 4FF48032 		mov	r2, #65536
 246 0012 9A40     		lsls	r2, r2, r3
 247 0014 7B68     		ldr	r3, [r7, #4]
 248 0016 5A60     		str	r2, [r3, #4]
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 249              		.loc 2 287 0
 250 0018 00BF     		nop
 251 001a 0C37     		adds	r7, r7, #12
 252              	.LCFI20:
 253              		.cfi_def_cfa_offset 4
 254 001c BD46     		mov	sp, r7
 255              	.LCFI21:
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
 258 001e 5DF8047B 		ldr	r7, [sp], #4
 259              	.LCFI22:
 260              		.cfi_restore 7
 261              		.cfi_def_cfa_offset 0
 262 0022 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE131:
 266              		.section	.text.XMC_GPIO_GetInput,"ax",%progbits
 267              		.align	1
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	XMC_GPIO_GetInput:
 274              	.LFB133:
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  port pin number.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Configures port pin output to Toggle. It configures hardware registers Pn_OMR.
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode(). Regis
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * and does not contain any flip-flop. A read action delivers the value of 0.
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10001U << pin;
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_IN.
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  Port pin number.
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return uint32_t pin logic level status.
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Reads the Pn_IN register and returns the current logical value at the GPIO pin.
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * None
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 275              		.loc 2 334 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280 0000 80B4     		push	{r7}
 281              	.LCFI23:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 7, -4
 284 0002 83B0     		sub	sp, sp, #12
 285              	.LCFI24:
 286              		.cfi_def_cfa_offset 16
 287 0004 00AF     		add	r7, sp, #0
 288              	.LCFI25:
 289              		.cfi_def_cfa_register 7
 290 0006 7860     		str	r0, [r7, #4]
 291 0008 0B46     		mov	r3, r1
 292 000a FB70     		strb	r3, [r7, #3]
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   return (((port->IN) >> pin) & 0x1U);
 293              		.loc 2 337 0
 294 000c 7B68     		ldr	r3, [r7, #4]
 295 000e 5A6A     		ldr	r2, [r3, #36]
 296 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 297 0012 22FA03F3 		lsr	r3, r2, r3
 298 0016 03F00103 		and	r3, r3, #1
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 299              		.loc 2 338 0
 300 001a 1846     		mov	r0, r3
 301 001c 0C37     		adds	r7, r7, #12
 302              	.LCFI26:
 303              		.cfi_def_cfa_offset 4
 304 001e BD46     		mov	sp, r7
 305              	.LCFI27:
 306              		.cfi_def_cfa_register 13
 307              		@ sp needed
 308 0020 5DF8047B 		ldr	r7, [sp], #4
 309              	.LCFI28:
 310              		.cfi_restore 7
 311              		.cfi_def_cfa_offset 0
 312 0024 7047     		bx	lr
 313              		.cfi_endproc
 314              	.LFE133:
 316              		.global	str
 317              		.data
 318              		.align	2
 321              	str:
 322 0000 49204341 		.ascii	"I CAN MORSE\000"
 322      4E204D4F 
 322      52534500 
 323              		.comm	MC1,512,4
 324              		.comm	MC2,2048,4
 325              		.global	f1
 326              		.bss
 327              		.align	1
 330              	f1:
 331 0000 0000     		.space	2
 332              		.global	f2
 333              		.align	1
 336              	f2:
 337 0002 0000     		.space	2
 338              		.global	i
 339              		.align	1
 342              	i:
 343 0004 0000     		.space	2
 344              		.global	j
 345              		.align	1
 348              	j:
 349 0006 0000     		.space	2
 350              		.global	k
 351              		.align	1
 354              	k:
 355 0008 0000     		.space	2
 356              		.global	n
 357              		.align	1
 360              	n:
 361 000a 0000     		.space	2
 362              		.comm	p,4,4
 363              		.global	t1
 364              		.align	2
 367              	t1:
 368 000c 00000000 		.space	4
 369              		.global	t2
 370              		.align	2
 373              	t2:
 374 0010 00000000 		.space	4
 375              		.global	t3
 376              		.align	2
 379              	t3:
 380 0014 00000000 		.space	4
 381              		.global	Button_config
 382              		.section	.rodata
 383              		.align	2
 386              	Button_config:
 387 0000 00       		.byte	0
 388 0001 000000   		.space	3
 389 0004 00000100 		.word	65536
 390 0008 00       		.byte	0
 391 0009 000000   		.space	3
 392              		.global	LED_config
 393              		.align	2
 396              	LED_config:
 397 000c 80       		.byte	-128
 398 000d 000000   		.space	3
 399 0010 00000100 		.word	65536
 400 0014 00       		.byte	0
 401 0015 000000   		.space	3
 402              		.section	.text.main,"ax",%progbits
 403              		.align	1
 404              		.global	main
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	main:
 411              	.LFB138:
 412              		.file 3 "example_project.c"
   1:example_project.c **** #include <xmc_gpio.h>
   2:example_project.c **** 
   3:example_project.c **** char str[]="I CAN MORSE";
   4:example_project.c **** 
   5:example_project.c **** unsigned short MC1[256],MC2[1024],f1=0,f2=0,i=0,j=0,k=0,n=0;
   6:example_project.c **** 
   7:example_project.c **** unsigned long p,t1=0,t2=0,t3=0;
   8:example_project.c **** 
   9:example_project.c **** const XMC_GPIO_CONFIG_t Button_config = \
  10:example_project.c ****       {.mode=XMC_GPIO_MODE_INPUT_TRISTATE,\
  11:example_project.c ****        .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
  12:example_project.c ****        .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
  13:example_project.c **** const XMC_GPIO_CONFIG_t LED_config = \
  14:example_project.c ****       {.mode=XMC_GPIO_MODE_OUTPUT_PUSH_PULL,\
  15:example_project.c ****        .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
  16:example_project.c ****        .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
  17:example_project.c **** 
  18:example_project.c **** int main(void)
  19:example_project.c **** {
 413              		.loc 3 19 0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417 0000 80B5     		push	{r7, lr}
 418              	.LCFI29:
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 7, -8
 421              		.cfi_offset 14, -4
 422 0002 00AF     		add	r7, sp, #0
 423              	.LCFI30:
 424              		.cfi_def_cfa_register 7
  20:example_project.c ****   SysTick_Config(12000000);
 425              		.loc 3 20 0
 426 0004 A948     		ldr	r0, .L79
 427 0006 FFF7FEFF 		bl	SysTick_Config
  21:example_project.c ****   
  22:example_project.c ****   XMC_GPIO_Init(P1_14,  &Button_config);
 428              		.loc 3 22 0
 429 000a A94A     		ldr	r2, .L79+4
 430 000c 0E21     		movs	r1, #14
 431 000e A948     		ldr	r0, .L79+8
 432 0010 FFF7FEFF 		bl	XMC_GPIO_Init
  23:example_project.c ****   XMC_GPIO_Init(P1_15,  &Button_config);
 433              		.loc 3 23 0
 434 0014 A64A     		ldr	r2, .L79+4
 435 0016 0F21     		movs	r1, #15
 436 0018 A648     		ldr	r0, .L79+8
 437 001a FFF7FEFF 		bl	XMC_GPIO_Init
  24:example_project.c ****   XMC_GPIO_Init(P1_1, &LED_config);
 438              		.loc 3 24 0
 439 001e A64A     		ldr	r2, .L79+12
 440 0020 0121     		movs	r1, #1
 441 0022 A448     		ldr	r0, .L79+8
 442 0024 FFF7FEFF 		bl	XMC_GPIO_Init
  25:example_project.c **** 
  26:example_project.c ****   strcpy(str,strlwr(str));
 443              		.loc 3 26 0
 444 0028 A448     		ldr	r0, .L79+16
 445 002a FFF7FEFF 		bl	strlwr
 446 002e 0346     		mov	r3, r0
 447 0030 1946     		mov	r1, r3
 448 0032 A248     		ldr	r0, .L79+16
 449 0034 FFF7FEFF 		bl	strcpy
  27:example_project.c **** 
  28:example_project.c ****   for(i=0;str[i]!='\0';++i)
 450              		.loc 3 28 0
 451 0038 A14B     		ldr	r3, .L79+20
 452 003a 0022     		movs	r2, #0
 453 003c 1A80     		strh	r2, [r3]	@ movhi
 454 003e 01F034BB 		b	.L17
 455              	.L57:
  29:example_project.c ****   {
  30:example_project.c ****     switch(str[i])
 456              		.loc 3 30 0
 457 0042 9F4B     		ldr	r3, .L79+20
 458 0044 1B88     		ldrh	r3, [r3]
 459 0046 1A46     		mov	r2, r3
 460 0048 9C4B     		ldr	r3, .L79+16
 461 004a 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 462 004c 203B     		subs	r3, r3, #32
 463 004e 5A2B     		cmp	r3, #90
 464 0050 01F20483 		bhi	.L18
 465 0054 01A2     		adr	r2, .L20
 466 0056 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 467 005a 00BF     		.p2align 2
 468              	.L20:
 469 005c 45160000 		.word	.L19+1
 470 0060 5D160000 		.word	.L18+1
 471 0064 5D160000 		.word	.L18+1
 472 0068 5D160000 		.word	.L18+1
 473 006c 5D160000 		.word	.L18+1
 474 0070 5D160000 		.word	.L18+1
 475 0074 5D160000 		.word	.L18+1
 476 0078 5D160000 		.word	.L18+1
 477 007c 5D160000 		.word	.L18+1
 478 0080 5D160000 		.word	.L18+1
 479 0084 5D160000 		.word	.L18+1
 480 0088 5D160000 		.word	.L18+1
 481 008c 5D160000 		.word	.L18+1
 482 0090 5D160000 		.word	.L18+1
 483 0094 5D160000 		.word	.L18+1
 484 0098 5D160000 		.word	.L18+1
 485 009c 5D0E0000 		.word	.L21+1
 486 00a0 250F0000 		.word	.L22+1
 487 00a4 ED0F0000 		.word	.L23+1
 488 00a8 BD100000 		.word	.L24+1
 489 00ac 85110000 		.word	.L25+1
 490 00b0 4D120000 		.word	.L26+1
 491 00b4 1D130000 		.word	.L27+1
 492 00b8 E5130000 		.word	.L28+1
 493 00bc AD140000 		.word	.L29+1
 494 00c0 7D150000 		.word	.L30+1
 495 00c4 5D160000 		.word	.L18+1
 496 00c8 5D160000 		.word	.L18+1
 497 00cc 5D160000 		.word	.L18+1
 498 00d0 5D160000 		.word	.L18+1
 499 00d4 5D160000 		.word	.L18+1
 500 00d8 5D160000 		.word	.L18+1
 501 00dc 5D160000 		.word	.L18+1
 502 00e0 5D160000 		.word	.L18+1
 503 00e4 5D160000 		.word	.L18+1
 504 00e8 5D160000 		.word	.L18+1
 505 00ec 5D160000 		.word	.L18+1
 506 00f0 5D160000 		.word	.L18+1
 507 00f4 5D160000 		.word	.L18+1
 508 00f8 5D160000 		.word	.L18+1
 509 00fc 5D160000 		.word	.L18+1
 510 0100 5D160000 		.word	.L18+1
 511 0104 5D160000 		.word	.L18+1
 512 0108 5D160000 		.word	.L18+1
 513 010c 5D160000 		.word	.L18+1
 514 0110 5D160000 		.word	.L18+1
 515 0114 5D160000 		.word	.L18+1
 516 0118 5D160000 		.word	.L18+1
 517 011c 5D160000 		.word	.L18+1
 518 0120 5D160000 		.word	.L18+1
 519 0124 5D160000 		.word	.L18+1
 520 0128 5D160000 		.word	.L18+1
 521 012c 5D160000 		.word	.L18+1
 522 0130 5D160000 		.word	.L18+1
 523 0134 5D160000 		.word	.L18+1
 524 0138 5D160000 		.word	.L18+1
 525 013c 5D160000 		.word	.L18+1
 526 0140 5D160000 		.word	.L18+1
 527 0144 5D160000 		.word	.L18+1
 528 0148 5D160000 		.word	.L18+1
 529 014c 5D160000 		.word	.L18+1
 530 0150 5D160000 		.word	.L18+1
 531 0154 5D160000 		.word	.L18+1
 532 0158 5D160000 		.word	.L18+1
 533 015c 5D160000 		.word	.L18+1
 534 0160 C9010000 		.word	.L31+1
 535 0164 0F020000 		.word	.L32+1
 536 0168 CD020000 		.word	.L33+1
 537 016c 6B030000 		.word	.L34+1
 538 0170 DD030000 		.word	.L35+1
 539 0174 F7030000 		.word	.L36+1
 540 0178 95040000 		.word	.L37+1
 541 017c 11050000 		.word	.L38+1
 542 0180 AF050000 		.word	.L39+1
 543 0184 F5050000 		.word	.L40+1
 544 0188 93060000 		.word	.L41+1
 545 018c 05070000 		.word	.L42+1
 546 0190 AD070000 		.word	.L43+1
 547 0194 F3070000 		.word	.L44+1
 548 0198 39080000 		.word	.L45+1
 549 019c AB080000 		.word	.L46+1
 550 01a0 49090000 		.word	.L47+1
 551 01a4 F1090000 		.word	.L48+1
 552 01a8 630A0000 		.word	.L49+1
 553 01ac D50A0000 		.word	.L50+1
 554 01b0 EF0A0000 		.word	.L51+1
 555 01b4 610B0000 		.word	.L52+1
 556 01b8 FF0B0000 		.word	.L53+1
 557 01bc 790C0000 		.word	.L54+1
 558 01c0 170D0000 		.word	.L55+1
 559 01c4 B50D0000 		.word	.L56+1
 560              		.p2align 1
 561              	.L31:
  31:example_project.c ****     {
  32:example_project.c ****       case 'a': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 562              		.loc 3 32 0
 563 01c8 3E4B     		ldr	r3, .L79+24
 564 01ca 1B88     		ldrh	r3, [r3]
 565 01cc 5A1C     		adds	r2, r3, #1
 566 01ce 91B2     		uxth	r1, r2
 567 01d0 3C4A     		ldr	r2, .L79+24
 568 01d2 1180     		strh	r1, [r2]	@ movhi
 569 01d4 1A46     		mov	r2, r3
 570 01d6 3C4B     		ldr	r3, .L79+28
 571 01d8 0121     		movs	r1, #1
 572 01da 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 573 01de 394B     		ldr	r3, .L79+24
 574 01e0 1B88     		ldrh	r3, [r3]
 575 01e2 5A1C     		adds	r2, r3, #1
 576 01e4 91B2     		uxth	r1, r2
 577 01e6 374A     		ldr	r2, .L79+24
 578 01e8 1180     		strh	r1, [r2]	@ movhi
 579 01ea 1A46     		mov	r2, r3
 580 01ec 364B     		ldr	r3, .L79+28
 581 01ee 0021     		movs	r1, #0
 582 01f0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 583 01f4 334B     		ldr	r3, .L79+24
 584 01f6 1B88     		ldrh	r3, [r3]
 585 01f8 5A1C     		adds	r2, r3, #1
 586 01fa 91B2     		uxth	r1, r2
 587 01fc 314A     		ldr	r2, .L79+24
 588 01fe 1180     		strh	r1, [r2]	@ movhi
 589 0200 1A46     		mov	r2, r3
 590 0202 314B     		ldr	r3, .L79+28
 591 0204 0321     		movs	r1, #3
 592 0206 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  33:example_project.c ****               break;
 593              		.loc 3 33 0
 594 020a 01F027BA 		b	.L18
 595              	.L32:
  34:example_project.c ****       case 'b': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 596              		.loc 3 34 0
 597 020e 2D4B     		ldr	r3, .L79+24
 598 0210 1B88     		ldrh	r3, [r3]
 599 0212 5A1C     		adds	r2, r3, #1
 600 0214 91B2     		uxth	r1, r2
 601 0216 2B4A     		ldr	r2, .L79+24
 602 0218 1180     		strh	r1, [r2]	@ movhi
 603 021a 1A46     		mov	r2, r3
 604 021c 2A4B     		ldr	r3, .L79+28
 605 021e 0321     		movs	r1, #3
 606 0220 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 607 0224 274B     		ldr	r3, .L79+24
 608 0226 1B88     		ldrh	r3, [r3]
 609 0228 5A1C     		adds	r2, r3, #1
 610 022a 91B2     		uxth	r1, r2
 611 022c 254A     		ldr	r2, .L79+24
 612 022e 1180     		strh	r1, [r2]	@ movhi
 613 0230 1A46     		mov	r2, r3
 614 0232 254B     		ldr	r3, .L79+28
 615 0234 0021     		movs	r1, #0
 616 0236 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 617 023a 224B     		ldr	r3, .L79+24
 618 023c 1B88     		ldrh	r3, [r3]
 619 023e 5A1C     		adds	r2, r3, #1
 620 0240 91B2     		uxth	r1, r2
 621 0242 204A     		ldr	r2, .L79+24
 622 0244 1180     		strh	r1, [r2]	@ movhi
 623 0246 1A46     		mov	r2, r3
 624 0248 1F4B     		ldr	r3, .L79+28
 625 024a 0121     		movs	r1, #1
 626 024c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 627 0250 1C4B     		ldr	r3, .L79+24
 628 0252 1B88     		ldrh	r3, [r3]
 629 0254 5A1C     		adds	r2, r3, #1
 630 0256 91B2     		uxth	r1, r2
 631 0258 1A4A     		ldr	r2, .L79+24
 632 025a 1180     		strh	r1, [r2]	@ movhi
 633 025c 1A46     		mov	r2, r3
 634 025e 1A4B     		ldr	r3, .L79+28
 635 0260 0021     		movs	r1, #0
 636 0262 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 637 0266 174B     		ldr	r3, .L79+24
 638 0268 1B88     		ldrh	r3, [r3]
 639 026a 5A1C     		adds	r2, r3, #1
 640 026c 91B2     		uxth	r1, r2
 641 026e 154A     		ldr	r2, .L79+24
 642 0270 1180     		strh	r1, [r2]	@ movhi
 643 0272 1A46     		mov	r2, r3
 644 0274 144B     		ldr	r3, .L79+28
 645 0276 0121     		movs	r1, #1
 646 0278 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 647 027c 114B     		ldr	r3, .L79+24
 648 027e 1B88     		ldrh	r3, [r3]
 649 0280 5A1C     		adds	r2, r3, #1
 650 0282 91B2     		uxth	r1, r2
 651 0284 0F4A     		ldr	r2, .L79+24
 652 0286 1180     		strh	r1, [r2]	@ movhi
 653 0288 1A46     		mov	r2, r3
 654 028a 0F4B     		ldr	r3, .L79+28
 655 028c 0021     		movs	r1, #0
 656 028e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 657 0292 0C4B     		ldr	r3, .L79+24
 658 0294 1B88     		ldrh	r3, [r3]
 659 0296 5A1C     		adds	r2, r3, #1
 660 0298 91B2     		uxth	r1, r2
 661 029a 0A4A     		ldr	r2, .L79+24
 662 029c 1180     		strh	r1, [r2]	@ movhi
 663 029e 1A46     		mov	r2, r3
 664 02a0 094B     		ldr	r3, .L79+28
 665 02a2 0121     		movs	r1, #1
 666 02a4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  35:example_project.c ****               break;
 667              		.loc 3 35 0
 668 02a8 01F0D8B9 		b	.L18
 669              	.L80:
 670              		.align	2
 671              	.L79:
 672 02ac 001BB700 		.word	12000000
 673 02b0 00000000 		.word	Button_config
 674 02b4 00810248 		.word	1208123648
 675 02b8 00000000 		.word	LED_config
 676 02bc 00000000 		.word	str
 677 02c0 00000000 		.word	i
 678 02c4 00000000 		.word	j
 679 02c8 00000000 		.word	MC1
 680              	.L33:
  36:example_project.c ****       case 'c': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 681              		.loc 3 36 0
 682 02cc 8E4B     		ldr	r3, .L81
 683 02ce 1B88     		ldrh	r3, [r3]
 684 02d0 5A1C     		adds	r2, r3, #1
 685 02d2 91B2     		uxth	r1, r2
 686 02d4 8C4A     		ldr	r2, .L81
 687 02d6 1180     		strh	r1, [r2]	@ movhi
 688 02d8 1A46     		mov	r2, r3
 689 02da 8C4B     		ldr	r3, .L81+4
 690 02dc 0321     		movs	r1, #3
 691 02de 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 692 02e2 894B     		ldr	r3, .L81
 693 02e4 1B88     		ldrh	r3, [r3]
 694 02e6 5A1C     		adds	r2, r3, #1
 695 02e8 91B2     		uxth	r1, r2
 696 02ea 874A     		ldr	r2, .L81
 697 02ec 1180     		strh	r1, [r2]	@ movhi
 698 02ee 1A46     		mov	r2, r3
 699 02f0 864B     		ldr	r3, .L81+4
 700 02f2 0021     		movs	r1, #0
 701 02f4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 702 02f8 834B     		ldr	r3, .L81
 703 02fa 1B88     		ldrh	r3, [r3]
 704 02fc 5A1C     		adds	r2, r3, #1
 705 02fe 91B2     		uxth	r1, r2
 706 0300 814A     		ldr	r2, .L81
 707 0302 1180     		strh	r1, [r2]	@ movhi
 708 0304 1A46     		mov	r2, r3
 709 0306 814B     		ldr	r3, .L81+4
 710 0308 0121     		movs	r1, #1
 711 030a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 712 030e 7E4B     		ldr	r3, .L81
 713 0310 1B88     		ldrh	r3, [r3]
 714 0312 5A1C     		adds	r2, r3, #1
 715 0314 91B2     		uxth	r1, r2
 716 0316 7C4A     		ldr	r2, .L81
 717 0318 1180     		strh	r1, [r2]	@ movhi
 718 031a 1A46     		mov	r2, r3
 719 031c 7B4B     		ldr	r3, .L81+4
 720 031e 0021     		movs	r1, #0
 721 0320 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 722 0324 784B     		ldr	r3, .L81
 723 0326 1B88     		ldrh	r3, [r3]
 724 0328 5A1C     		adds	r2, r3, #1
 725 032a 91B2     		uxth	r1, r2
 726 032c 764A     		ldr	r2, .L81
 727 032e 1180     		strh	r1, [r2]	@ movhi
 728 0330 1A46     		mov	r2, r3
 729 0332 764B     		ldr	r3, .L81+4
 730 0334 0321     		movs	r1, #3
 731 0336 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 732 033a 734B     		ldr	r3, .L81
 733 033c 1B88     		ldrh	r3, [r3]
 734 033e 5A1C     		adds	r2, r3, #1
 735 0340 91B2     		uxth	r1, r2
 736 0342 714A     		ldr	r2, .L81
 737 0344 1180     		strh	r1, [r2]	@ movhi
 738 0346 1A46     		mov	r2, r3
 739 0348 704B     		ldr	r3, .L81+4
 740 034a 0021     		movs	r1, #0
 741 034c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 742 0350 6D4B     		ldr	r3, .L81
 743 0352 1B88     		ldrh	r3, [r3]
 744 0354 5A1C     		adds	r2, r3, #1
 745 0356 91B2     		uxth	r1, r2
 746 0358 6B4A     		ldr	r2, .L81
 747 035a 1180     		strh	r1, [r2]	@ movhi
 748 035c 1A46     		mov	r2, r3
 749 035e 6B4B     		ldr	r3, .L81+4
 750 0360 0121     		movs	r1, #1
 751 0362 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  37:example_project.c ****               break;
 752              		.loc 3 37 0
 753 0366 01F079B9 		b	.L18
 754              	.L34:
  38:example_project.c ****       case 'd': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 755              		.loc 3 38 0
 756 036a 674B     		ldr	r3, .L81
 757 036c 1B88     		ldrh	r3, [r3]
 758 036e 5A1C     		adds	r2, r3, #1
 759 0370 91B2     		uxth	r1, r2
 760 0372 654A     		ldr	r2, .L81
 761 0374 1180     		strh	r1, [r2]	@ movhi
 762 0376 1A46     		mov	r2, r3
 763 0378 644B     		ldr	r3, .L81+4
 764 037a 0321     		movs	r1, #3
 765 037c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 766 0380 614B     		ldr	r3, .L81
 767 0382 1B88     		ldrh	r3, [r3]
 768 0384 5A1C     		adds	r2, r3, #1
 769 0386 91B2     		uxth	r1, r2
 770 0388 5F4A     		ldr	r2, .L81
 771 038a 1180     		strh	r1, [r2]	@ movhi
 772 038c 1A46     		mov	r2, r3
 773 038e 5F4B     		ldr	r3, .L81+4
 774 0390 0021     		movs	r1, #0
 775 0392 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 776 0396 5C4B     		ldr	r3, .L81
 777 0398 1B88     		ldrh	r3, [r3]
 778 039a 5A1C     		adds	r2, r3, #1
 779 039c 91B2     		uxth	r1, r2
 780 039e 5A4A     		ldr	r2, .L81
 781 03a0 1180     		strh	r1, [r2]	@ movhi
 782 03a2 1A46     		mov	r2, r3
 783 03a4 594B     		ldr	r3, .L81+4
 784 03a6 0121     		movs	r1, #1
 785 03a8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 786 03ac 564B     		ldr	r3, .L81
 787 03ae 1B88     		ldrh	r3, [r3]
 788 03b0 5A1C     		adds	r2, r3, #1
 789 03b2 91B2     		uxth	r1, r2
 790 03b4 544A     		ldr	r2, .L81
 791 03b6 1180     		strh	r1, [r2]	@ movhi
 792 03b8 1A46     		mov	r2, r3
 793 03ba 544B     		ldr	r3, .L81+4
 794 03bc 0021     		movs	r1, #0
 795 03be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 796 03c2 514B     		ldr	r3, .L81
 797 03c4 1B88     		ldrh	r3, [r3]
 798 03c6 5A1C     		adds	r2, r3, #1
 799 03c8 91B2     		uxth	r1, r2
 800 03ca 4F4A     		ldr	r2, .L81
 801 03cc 1180     		strh	r1, [r2]	@ movhi
 802 03ce 1A46     		mov	r2, r3
 803 03d0 4E4B     		ldr	r3, .L81+4
 804 03d2 0121     		movs	r1, #1
 805 03d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  39:example_project.c ****               break;
 806              		.loc 3 39 0
 807 03d8 01F040B9 		b	.L18
 808              	.L35:
  40:example_project.c ****       case 'e': MC1[j++]=1;
 809              		.loc 3 40 0
 810 03dc 4A4B     		ldr	r3, .L81
 811 03de 1B88     		ldrh	r3, [r3]
 812 03e0 5A1C     		adds	r2, r3, #1
 813 03e2 91B2     		uxth	r1, r2
 814 03e4 484A     		ldr	r2, .L81
 815 03e6 1180     		strh	r1, [r2]	@ movhi
 816 03e8 1A46     		mov	r2, r3
 817 03ea 484B     		ldr	r3, .L81+4
 818 03ec 0121     		movs	r1, #1
 819 03ee 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  41:example_project.c ****               break;
 820              		.loc 3 41 0
 821 03f2 01F033B9 		b	.L18
 822              	.L36:
  42:example_project.c ****       case 'f': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 823              		.loc 3 42 0
 824 03f6 444B     		ldr	r3, .L81
 825 03f8 1B88     		ldrh	r3, [r3]
 826 03fa 5A1C     		adds	r2, r3, #1
 827 03fc 91B2     		uxth	r1, r2
 828 03fe 424A     		ldr	r2, .L81
 829 0400 1180     		strh	r1, [r2]	@ movhi
 830 0402 1A46     		mov	r2, r3
 831 0404 414B     		ldr	r3, .L81+4
 832 0406 0121     		movs	r1, #1
 833 0408 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 834 040c 3E4B     		ldr	r3, .L81
 835 040e 1B88     		ldrh	r3, [r3]
 836 0410 5A1C     		adds	r2, r3, #1
 837 0412 91B2     		uxth	r1, r2
 838 0414 3C4A     		ldr	r2, .L81
 839 0416 1180     		strh	r1, [r2]	@ movhi
 840 0418 1A46     		mov	r2, r3
 841 041a 3C4B     		ldr	r3, .L81+4
 842 041c 0021     		movs	r1, #0
 843 041e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 844 0422 394B     		ldr	r3, .L81
 845 0424 1B88     		ldrh	r3, [r3]
 846 0426 5A1C     		adds	r2, r3, #1
 847 0428 91B2     		uxth	r1, r2
 848 042a 374A     		ldr	r2, .L81
 849 042c 1180     		strh	r1, [r2]	@ movhi
 850 042e 1A46     		mov	r2, r3
 851 0430 364B     		ldr	r3, .L81+4
 852 0432 0121     		movs	r1, #1
 853 0434 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 854 0438 334B     		ldr	r3, .L81
 855 043a 1B88     		ldrh	r3, [r3]
 856 043c 5A1C     		adds	r2, r3, #1
 857 043e 91B2     		uxth	r1, r2
 858 0440 314A     		ldr	r2, .L81
 859 0442 1180     		strh	r1, [r2]	@ movhi
 860 0444 1A46     		mov	r2, r3
 861 0446 314B     		ldr	r3, .L81+4
 862 0448 0021     		movs	r1, #0
 863 044a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 864 044e 2E4B     		ldr	r3, .L81
 865 0450 1B88     		ldrh	r3, [r3]
 866 0452 5A1C     		adds	r2, r3, #1
 867 0454 91B2     		uxth	r1, r2
 868 0456 2C4A     		ldr	r2, .L81
 869 0458 1180     		strh	r1, [r2]	@ movhi
 870 045a 1A46     		mov	r2, r3
 871 045c 2B4B     		ldr	r3, .L81+4
 872 045e 0321     		movs	r1, #3
 873 0460 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 874 0464 284B     		ldr	r3, .L81
 875 0466 1B88     		ldrh	r3, [r3]
 876 0468 5A1C     		adds	r2, r3, #1
 877 046a 91B2     		uxth	r1, r2
 878 046c 264A     		ldr	r2, .L81
 879 046e 1180     		strh	r1, [r2]	@ movhi
 880 0470 1A46     		mov	r2, r3
 881 0472 264B     		ldr	r3, .L81+4
 882 0474 0021     		movs	r1, #0
 883 0476 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 884 047a 234B     		ldr	r3, .L81
 885 047c 1B88     		ldrh	r3, [r3]
 886 047e 5A1C     		adds	r2, r3, #1
 887 0480 91B2     		uxth	r1, r2
 888 0482 214A     		ldr	r2, .L81
 889 0484 1180     		strh	r1, [r2]	@ movhi
 890 0486 1A46     		mov	r2, r3
 891 0488 204B     		ldr	r3, .L81+4
 892 048a 0121     		movs	r1, #1
 893 048c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  43:example_project.c ****               break;
 894              		.loc 3 43 0
 895 0490 01F0E4B8 		b	.L18
 896              	.L37:
  44:example_project.c ****       case 'g': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 897              		.loc 3 44 0
 898 0494 1C4B     		ldr	r3, .L81
 899 0496 1B88     		ldrh	r3, [r3]
 900 0498 5A1C     		adds	r2, r3, #1
 901 049a 91B2     		uxth	r1, r2
 902 049c 1A4A     		ldr	r2, .L81
 903 049e 1180     		strh	r1, [r2]	@ movhi
 904 04a0 1A46     		mov	r2, r3
 905 04a2 1A4B     		ldr	r3, .L81+4
 906 04a4 0321     		movs	r1, #3
 907 04a6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 908 04aa 174B     		ldr	r3, .L81
 909 04ac 1B88     		ldrh	r3, [r3]
 910 04ae 5A1C     		adds	r2, r3, #1
 911 04b0 91B2     		uxth	r1, r2
 912 04b2 154A     		ldr	r2, .L81
 913 04b4 1180     		strh	r1, [r2]	@ movhi
 914 04b6 1A46     		mov	r2, r3
 915 04b8 144B     		ldr	r3, .L81+4
 916 04ba 0021     		movs	r1, #0
 917 04bc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 918 04c0 114B     		ldr	r3, .L81
 919 04c2 1B88     		ldrh	r3, [r3]
 920 04c4 5A1C     		adds	r2, r3, #1
 921 04c6 91B2     		uxth	r1, r2
 922 04c8 0F4A     		ldr	r2, .L81
 923 04ca 1180     		strh	r1, [r2]	@ movhi
 924 04cc 1A46     		mov	r2, r3
 925 04ce 0F4B     		ldr	r3, .L81+4
 926 04d0 0321     		movs	r1, #3
 927 04d2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 928 04d6 0C4B     		ldr	r3, .L81
 929 04d8 1B88     		ldrh	r3, [r3]
 930 04da 5A1C     		adds	r2, r3, #1
 931 04dc 91B2     		uxth	r1, r2
 932 04de 0A4A     		ldr	r2, .L81
 933 04e0 1180     		strh	r1, [r2]	@ movhi
 934 04e2 1A46     		mov	r2, r3
 935 04e4 094B     		ldr	r3, .L81+4
 936 04e6 0021     		movs	r1, #0
 937 04e8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 938 04ec 064B     		ldr	r3, .L81
 939 04ee 1B88     		ldrh	r3, [r3]
 940 04f0 5A1C     		adds	r2, r3, #1
 941 04f2 91B2     		uxth	r1, r2
 942 04f4 044A     		ldr	r2, .L81
 943 04f6 1180     		strh	r1, [r2]	@ movhi
 944 04f8 1A46     		mov	r2, r3
 945 04fa 044B     		ldr	r3, .L81+4
 946 04fc 0121     		movs	r1, #1
 947 04fe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  45:example_project.c ****               break;
 948              		.loc 3 45 0
 949 0502 01F0ABB8 		b	.L18
 950              	.L82:
 951 0506 00BF     		.align	2
 952              	.L81:
 953 0508 00000000 		.word	j
 954 050c 00000000 		.word	MC1
 955              	.L38:
  46:example_project.c ****       case 'h': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 956              		.loc 3 46 0
 957 0510 A44B     		ldr	r3, .L83
 958 0512 1B88     		ldrh	r3, [r3]
 959 0514 5A1C     		adds	r2, r3, #1
 960 0516 91B2     		uxth	r1, r2
 961 0518 A24A     		ldr	r2, .L83
 962 051a 1180     		strh	r1, [r2]	@ movhi
 963 051c 1A46     		mov	r2, r3
 964 051e A24B     		ldr	r3, .L83+4
 965 0520 0121     		movs	r1, #1
 966 0522 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 967 0526 9F4B     		ldr	r3, .L83
 968 0528 1B88     		ldrh	r3, [r3]
 969 052a 5A1C     		adds	r2, r3, #1
 970 052c 91B2     		uxth	r1, r2
 971 052e 9D4A     		ldr	r2, .L83
 972 0530 1180     		strh	r1, [r2]	@ movhi
 973 0532 1A46     		mov	r2, r3
 974 0534 9C4B     		ldr	r3, .L83+4
 975 0536 0021     		movs	r1, #0
 976 0538 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 977 053c 994B     		ldr	r3, .L83
 978 053e 1B88     		ldrh	r3, [r3]
 979 0540 5A1C     		adds	r2, r3, #1
 980 0542 91B2     		uxth	r1, r2
 981 0544 974A     		ldr	r2, .L83
 982 0546 1180     		strh	r1, [r2]	@ movhi
 983 0548 1A46     		mov	r2, r3
 984 054a 974B     		ldr	r3, .L83+4
 985 054c 0121     		movs	r1, #1
 986 054e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 987 0552 944B     		ldr	r3, .L83
 988 0554 1B88     		ldrh	r3, [r3]
 989 0556 5A1C     		adds	r2, r3, #1
 990 0558 91B2     		uxth	r1, r2
 991 055a 924A     		ldr	r2, .L83
 992 055c 1180     		strh	r1, [r2]	@ movhi
 993 055e 1A46     		mov	r2, r3
 994 0560 914B     		ldr	r3, .L83+4
 995 0562 0021     		movs	r1, #0
 996 0564 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 997 0568 8E4B     		ldr	r3, .L83
 998 056a 1B88     		ldrh	r3, [r3]
 999 056c 5A1C     		adds	r2, r3, #1
 1000 056e 91B2     		uxth	r1, r2
 1001 0570 8C4A     		ldr	r2, .L83
 1002 0572 1180     		strh	r1, [r2]	@ movhi
 1003 0574 1A46     		mov	r2, r3
 1004 0576 8C4B     		ldr	r3, .L83+4
 1005 0578 0121     		movs	r1, #1
 1006 057a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1007 057e 894B     		ldr	r3, .L83
 1008 0580 1B88     		ldrh	r3, [r3]
 1009 0582 5A1C     		adds	r2, r3, #1
 1010 0584 91B2     		uxth	r1, r2
 1011 0586 874A     		ldr	r2, .L83
 1012 0588 1180     		strh	r1, [r2]	@ movhi
 1013 058a 1A46     		mov	r2, r3
 1014 058c 864B     		ldr	r3, .L83+4
 1015 058e 0021     		movs	r1, #0
 1016 0590 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1017 0594 834B     		ldr	r3, .L83
 1018 0596 1B88     		ldrh	r3, [r3]
 1019 0598 5A1C     		adds	r2, r3, #1
 1020 059a 91B2     		uxth	r1, r2
 1021 059c 814A     		ldr	r2, .L83
 1022 059e 1180     		strh	r1, [r2]	@ movhi
 1023 05a0 1A46     		mov	r2, r3
 1024 05a2 814B     		ldr	r3, .L83+4
 1025 05a4 0121     		movs	r1, #1
 1026 05a6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  47:example_project.c ****               break;
 1027              		.loc 3 47 0
 1028 05aa 01F057B8 		b	.L18
 1029              	.L39:
  48:example_project.c ****       case 'i': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 1030              		.loc 3 48 0
 1031 05ae 7D4B     		ldr	r3, .L83
 1032 05b0 1B88     		ldrh	r3, [r3]
 1033 05b2 5A1C     		adds	r2, r3, #1
 1034 05b4 91B2     		uxth	r1, r2
 1035 05b6 7B4A     		ldr	r2, .L83
 1036 05b8 1180     		strh	r1, [r2]	@ movhi
 1037 05ba 1A46     		mov	r2, r3
 1038 05bc 7A4B     		ldr	r3, .L83+4
 1039 05be 0121     		movs	r1, #1
 1040 05c0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1041 05c4 774B     		ldr	r3, .L83
 1042 05c6 1B88     		ldrh	r3, [r3]
 1043 05c8 5A1C     		adds	r2, r3, #1
 1044 05ca 91B2     		uxth	r1, r2
 1045 05cc 754A     		ldr	r2, .L83
 1046 05ce 1180     		strh	r1, [r2]	@ movhi
 1047 05d0 1A46     		mov	r2, r3
 1048 05d2 754B     		ldr	r3, .L83+4
 1049 05d4 0021     		movs	r1, #0
 1050 05d6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1051 05da 724B     		ldr	r3, .L83
 1052 05dc 1B88     		ldrh	r3, [r3]
 1053 05de 5A1C     		adds	r2, r3, #1
 1054 05e0 91B2     		uxth	r1, r2
 1055 05e2 704A     		ldr	r2, .L83
 1056 05e4 1180     		strh	r1, [r2]	@ movhi
 1057 05e6 1A46     		mov	r2, r3
 1058 05e8 6F4B     		ldr	r3, .L83+4
 1059 05ea 0121     		movs	r1, #1
 1060 05ec 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  49:example_project.c ****               break;
 1061              		.loc 3 49 0
 1062 05f0 01F034B8 		b	.L18
 1063              	.L40:
  50:example_project.c ****       case 'j': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 1064              		.loc 3 50 0
 1065 05f4 6B4B     		ldr	r3, .L83
 1066 05f6 1B88     		ldrh	r3, [r3]
 1067 05f8 5A1C     		adds	r2, r3, #1
 1068 05fa 91B2     		uxth	r1, r2
 1069 05fc 694A     		ldr	r2, .L83
 1070 05fe 1180     		strh	r1, [r2]	@ movhi
 1071 0600 1A46     		mov	r2, r3
 1072 0602 694B     		ldr	r3, .L83+4
 1073 0604 0121     		movs	r1, #1
 1074 0606 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1075 060a 664B     		ldr	r3, .L83
 1076 060c 1B88     		ldrh	r3, [r3]
 1077 060e 5A1C     		adds	r2, r3, #1
 1078 0610 91B2     		uxth	r1, r2
 1079 0612 644A     		ldr	r2, .L83
 1080 0614 1180     		strh	r1, [r2]	@ movhi
 1081 0616 1A46     		mov	r2, r3
 1082 0618 634B     		ldr	r3, .L83+4
 1083 061a 0021     		movs	r1, #0
 1084 061c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1085 0620 604B     		ldr	r3, .L83
 1086 0622 1B88     		ldrh	r3, [r3]
 1087 0624 5A1C     		adds	r2, r3, #1
 1088 0626 91B2     		uxth	r1, r2
 1089 0628 5E4A     		ldr	r2, .L83
 1090 062a 1180     		strh	r1, [r2]	@ movhi
 1091 062c 1A46     		mov	r2, r3
 1092 062e 5E4B     		ldr	r3, .L83+4
 1093 0630 0321     		movs	r1, #3
 1094 0632 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1095 0636 5B4B     		ldr	r3, .L83
 1096 0638 1B88     		ldrh	r3, [r3]
 1097 063a 5A1C     		adds	r2, r3, #1
 1098 063c 91B2     		uxth	r1, r2
 1099 063e 594A     		ldr	r2, .L83
 1100 0640 1180     		strh	r1, [r2]	@ movhi
 1101 0642 1A46     		mov	r2, r3
 1102 0644 584B     		ldr	r3, .L83+4
 1103 0646 0021     		movs	r1, #0
 1104 0648 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1105 064c 554B     		ldr	r3, .L83
 1106 064e 1B88     		ldrh	r3, [r3]
 1107 0650 5A1C     		adds	r2, r3, #1
 1108 0652 91B2     		uxth	r1, r2
 1109 0654 534A     		ldr	r2, .L83
 1110 0656 1180     		strh	r1, [r2]	@ movhi
 1111 0658 1A46     		mov	r2, r3
 1112 065a 534B     		ldr	r3, .L83+4
 1113 065c 0321     		movs	r1, #3
 1114 065e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1115 0662 504B     		ldr	r3, .L83
 1116 0664 1B88     		ldrh	r3, [r3]
 1117 0666 5A1C     		adds	r2, r3, #1
 1118 0668 91B2     		uxth	r1, r2
 1119 066a 4E4A     		ldr	r2, .L83
 1120 066c 1180     		strh	r1, [r2]	@ movhi
 1121 066e 1A46     		mov	r2, r3
 1122 0670 4D4B     		ldr	r3, .L83+4
 1123 0672 0021     		movs	r1, #0
 1124 0674 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1125 0678 4A4B     		ldr	r3, .L83
 1126 067a 1B88     		ldrh	r3, [r3]
 1127 067c 5A1C     		adds	r2, r3, #1
 1128 067e 91B2     		uxth	r1, r2
 1129 0680 484A     		ldr	r2, .L83
 1130 0682 1180     		strh	r1, [r2]	@ movhi
 1131 0684 1A46     		mov	r2, r3
 1132 0686 484B     		ldr	r3, .L83+4
 1133 0688 0321     		movs	r1, #3
 1134 068a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  51:example_project.c ****               break;
 1135              		.loc 3 51 0
 1136 068e 00F0E5BF 		b	.L18
 1137              	.L41:
  52:example_project.c ****       case 'k': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 1138              		.loc 3 52 0
 1139 0692 444B     		ldr	r3, .L83
 1140 0694 1B88     		ldrh	r3, [r3]
 1141 0696 5A1C     		adds	r2, r3, #1
 1142 0698 91B2     		uxth	r1, r2
 1143 069a 424A     		ldr	r2, .L83
 1144 069c 1180     		strh	r1, [r2]	@ movhi
 1145 069e 1A46     		mov	r2, r3
 1146 06a0 414B     		ldr	r3, .L83+4
 1147 06a2 0321     		movs	r1, #3
 1148 06a4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1149 06a8 3E4B     		ldr	r3, .L83
 1150 06aa 1B88     		ldrh	r3, [r3]
 1151 06ac 5A1C     		adds	r2, r3, #1
 1152 06ae 91B2     		uxth	r1, r2
 1153 06b0 3C4A     		ldr	r2, .L83
 1154 06b2 1180     		strh	r1, [r2]	@ movhi
 1155 06b4 1A46     		mov	r2, r3
 1156 06b6 3C4B     		ldr	r3, .L83+4
 1157 06b8 0021     		movs	r1, #0
 1158 06ba 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1159 06be 394B     		ldr	r3, .L83
 1160 06c0 1B88     		ldrh	r3, [r3]
 1161 06c2 5A1C     		adds	r2, r3, #1
 1162 06c4 91B2     		uxth	r1, r2
 1163 06c6 374A     		ldr	r2, .L83
 1164 06c8 1180     		strh	r1, [r2]	@ movhi
 1165 06ca 1A46     		mov	r2, r3
 1166 06cc 364B     		ldr	r3, .L83+4
 1167 06ce 0121     		movs	r1, #1
 1168 06d0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1169 06d4 334B     		ldr	r3, .L83
 1170 06d6 1B88     		ldrh	r3, [r3]
 1171 06d8 5A1C     		adds	r2, r3, #1
 1172 06da 91B2     		uxth	r1, r2
 1173 06dc 314A     		ldr	r2, .L83
 1174 06de 1180     		strh	r1, [r2]	@ movhi
 1175 06e0 1A46     		mov	r2, r3
 1176 06e2 314B     		ldr	r3, .L83+4
 1177 06e4 0021     		movs	r1, #0
 1178 06e6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1179 06ea 2E4B     		ldr	r3, .L83
 1180 06ec 1B88     		ldrh	r3, [r3]
 1181 06ee 5A1C     		adds	r2, r3, #1
 1182 06f0 91B2     		uxth	r1, r2
 1183 06f2 2C4A     		ldr	r2, .L83
 1184 06f4 1180     		strh	r1, [r2]	@ movhi
 1185 06f6 1A46     		mov	r2, r3
 1186 06f8 2B4B     		ldr	r3, .L83+4
 1187 06fa 0321     		movs	r1, #3
 1188 06fc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  53:example_project.c ****               break;
 1189              		.loc 3 53 0
 1190 0700 00F0ACBF 		b	.L18
 1191              	.L42:
  54:example_project.c ****       case 'l': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 1192              		.loc 3 54 0
 1193 0704 274B     		ldr	r3, .L83
 1194 0706 1B88     		ldrh	r3, [r3]
 1195 0708 5A1C     		adds	r2, r3, #1
 1196 070a 91B2     		uxth	r1, r2
 1197 070c 254A     		ldr	r2, .L83
 1198 070e 1180     		strh	r1, [r2]	@ movhi
 1199 0710 1A46     		mov	r2, r3
 1200 0712 254B     		ldr	r3, .L83+4
 1201 0714 0121     		movs	r1, #1
 1202 0716 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1203 071a 224B     		ldr	r3, .L83
 1204 071c 1B88     		ldrh	r3, [r3]
 1205 071e 5A1C     		adds	r2, r3, #1
 1206 0720 91B2     		uxth	r1, r2
 1207 0722 204A     		ldr	r2, .L83
 1208 0724 1180     		strh	r1, [r2]	@ movhi
 1209 0726 1A46     		mov	r2, r3
 1210 0728 1F4B     		ldr	r3, .L83+4
 1211 072a 0021     		movs	r1, #0
 1212 072c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1213 0730 1C4B     		ldr	r3, .L83
 1214 0732 1B88     		ldrh	r3, [r3]
 1215 0734 5A1C     		adds	r2, r3, #1
 1216 0736 91B2     		uxth	r1, r2
 1217 0738 1A4A     		ldr	r2, .L83
 1218 073a 1180     		strh	r1, [r2]	@ movhi
 1219 073c 1A46     		mov	r2, r3
 1220 073e 1A4B     		ldr	r3, .L83+4
 1221 0740 0321     		movs	r1, #3
 1222 0742 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1223 0746 174B     		ldr	r3, .L83
 1224 0748 1B88     		ldrh	r3, [r3]
 1225 074a 5A1C     		adds	r2, r3, #1
 1226 074c 91B2     		uxth	r1, r2
 1227 074e 154A     		ldr	r2, .L83
 1228 0750 1180     		strh	r1, [r2]	@ movhi
 1229 0752 1A46     		mov	r2, r3
 1230 0754 144B     		ldr	r3, .L83+4
 1231 0756 0021     		movs	r1, #0
 1232 0758 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1233 075c 114B     		ldr	r3, .L83
 1234 075e 1B88     		ldrh	r3, [r3]
 1235 0760 5A1C     		adds	r2, r3, #1
 1236 0762 91B2     		uxth	r1, r2
 1237 0764 0F4A     		ldr	r2, .L83
 1238 0766 1180     		strh	r1, [r2]	@ movhi
 1239 0768 1A46     		mov	r2, r3
 1240 076a 0F4B     		ldr	r3, .L83+4
 1241 076c 0121     		movs	r1, #1
 1242 076e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1243 0772 0C4B     		ldr	r3, .L83
 1244 0774 1B88     		ldrh	r3, [r3]
 1245 0776 5A1C     		adds	r2, r3, #1
 1246 0778 91B2     		uxth	r1, r2
 1247 077a 0A4A     		ldr	r2, .L83
 1248 077c 1180     		strh	r1, [r2]	@ movhi
 1249 077e 1A46     		mov	r2, r3
 1250 0780 094B     		ldr	r3, .L83+4
 1251 0782 0021     		movs	r1, #0
 1252 0784 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1253 0788 064B     		ldr	r3, .L83
 1254 078a 1B88     		ldrh	r3, [r3]
 1255 078c 5A1C     		adds	r2, r3, #1
 1256 078e 91B2     		uxth	r1, r2
 1257 0790 044A     		ldr	r2, .L83
 1258 0792 1180     		strh	r1, [r2]	@ movhi
 1259 0794 1A46     		mov	r2, r3
 1260 0796 044B     		ldr	r3, .L83+4
 1261 0798 0121     		movs	r1, #1
 1262 079a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  55:example_project.c ****               break;
 1263              		.loc 3 55 0
 1264 079e 00F05DBF 		b	.L18
 1265              	.L84:
 1266 07a2 00BF     		.align	2
 1267              	.L83:
 1268 07a4 00000000 		.word	j
 1269 07a8 00000000 		.word	MC1
 1270              	.L43:
  56:example_project.c ****       case 'm': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 1271              		.loc 3 56 0
 1272 07ac 8E4B     		ldr	r3, .L85
 1273 07ae 1B88     		ldrh	r3, [r3]
 1274 07b0 5A1C     		adds	r2, r3, #1
 1275 07b2 91B2     		uxth	r1, r2
 1276 07b4 8C4A     		ldr	r2, .L85
 1277 07b6 1180     		strh	r1, [r2]	@ movhi
 1278 07b8 1A46     		mov	r2, r3
 1279 07ba 8C4B     		ldr	r3, .L85+4
 1280 07bc 0321     		movs	r1, #3
 1281 07be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1282 07c2 894B     		ldr	r3, .L85
 1283 07c4 1B88     		ldrh	r3, [r3]
 1284 07c6 5A1C     		adds	r2, r3, #1
 1285 07c8 91B2     		uxth	r1, r2
 1286 07ca 874A     		ldr	r2, .L85
 1287 07cc 1180     		strh	r1, [r2]	@ movhi
 1288 07ce 1A46     		mov	r2, r3
 1289 07d0 864B     		ldr	r3, .L85+4
 1290 07d2 0021     		movs	r1, #0
 1291 07d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1292 07d8 834B     		ldr	r3, .L85
 1293 07da 1B88     		ldrh	r3, [r3]
 1294 07dc 5A1C     		adds	r2, r3, #1
 1295 07de 91B2     		uxth	r1, r2
 1296 07e0 814A     		ldr	r2, .L85
 1297 07e2 1180     		strh	r1, [r2]	@ movhi
 1298 07e4 1A46     		mov	r2, r3
 1299 07e6 814B     		ldr	r3, .L85+4
 1300 07e8 0321     		movs	r1, #3
 1301 07ea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  57:example_project.c ****               break;
 1302              		.loc 3 57 0
 1303 07ee 00F035BF 		b	.L18
 1304              	.L44:
  58:example_project.c ****       case 'n': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 1305              		.loc 3 58 0
 1306 07f2 7D4B     		ldr	r3, .L85
 1307 07f4 1B88     		ldrh	r3, [r3]
 1308 07f6 5A1C     		adds	r2, r3, #1
 1309 07f8 91B2     		uxth	r1, r2
 1310 07fa 7B4A     		ldr	r2, .L85
 1311 07fc 1180     		strh	r1, [r2]	@ movhi
 1312 07fe 1A46     		mov	r2, r3
 1313 0800 7A4B     		ldr	r3, .L85+4
 1314 0802 0321     		movs	r1, #3
 1315 0804 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1316 0808 774B     		ldr	r3, .L85
 1317 080a 1B88     		ldrh	r3, [r3]
 1318 080c 5A1C     		adds	r2, r3, #1
 1319 080e 91B2     		uxth	r1, r2
 1320 0810 754A     		ldr	r2, .L85
 1321 0812 1180     		strh	r1, [r2]	@ movhi
 1322 0814 1A46     		mov	r2, r3
 1323 0816 754B     		ldr	r3, .L85+4
 1324 0818 0021     		movs	r1, #0
 1325 081a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1326 081e 724B     		ldr	r3, .L85
 1327 0820 1B88     		ldrh	r3, [r3]
 1328 0822 5A1C     		adds	r2, r3, #1
 1329 0824 91B2     		uxth	r1, r2
 1330 0826 704A     		ldr	r2, .L85
 1331 0828 1180     		strh	r1, [r2]	@ movhi
 1332 082a 1A46     		mov	r2, r3
 1333 082c 6F4B     		ldr	r3, .L85+4
 1334 082e 0121     		movs	r1, #1
 1335 0830 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  59:example_project.c ****               break;
 1336              		.loc 3 59 0
 1337 0834 00F012BF 		b	.L18
 1338              	.L45:
  60:example_project.c ****       case 'o': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 1339              		.loc 3 60 0
 1340 0838 6B4B     		ldr	r3, .L85
 1341 083a 1B88     		ldrh	r3, [r3]
 1342 083c 5A1C     		adds	r2, r3, #1
 1343 083e 91B2     		uxth	r1, r2
 1344 0840 694A     		ldr	r2, .L85
 1345 0842 1180     		strh	r1, [r2]	@ movhi
 1346 0844 1A46     		mov	r2, r3
 1347 0846 694B     		ldr	r3, .L85+4
 1348 0848 0321     		movs	r1, #3
 1349 084a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1350 084e 664B     		ldr	r3, .L85
 1351 0850 1B88     		ldrh	r3, [r3]
 1352 0852 5A1C     		adds	r2, r3, #1
 1353 0854 91B2     		uxth	r1, r2
 1354 0856 644A     		ldr	r2, .L85
 1355 0858 1180     		strh	r1, [r2]	@ movhi
 1356 085a 1A46     		mov	r2, r3
 1357 085c 634B     		ldr	r3, .L85+4
 1358 085e 0021     		movs	r1, #0
 1359 0860 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1360 0864 604B     		ldr	r3, .L85
 1361 0866 1B88     		ldrh	r3, [r3]
 1362 0868 5A1C     		adds	r2, r3, #1
 1363 086a 91B2     		uxth	r1, r2
 1364 086c 5E4A     		ldr	r2, .L85
 1365 086e 1180     		strh	r1, [r2]	@ movhi
 1366 0870 1A46     		mov	r2, r3
 1367 0872 5E4B     		ldr	r3, .L85+4
 1368 0874 0321     		movs	r1, #3
 1369 0876 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1370 087a 5B4B     		ldr	r3, .L85
 1371 087c 1B88     		ldrh	r3, [r3]
 1372 087e 5A1C     		adds	r2, r3, #1
 1373 0880 91B2     		uxth	r1, r2
 1374 0882 594A     		ldr	r2, .L85
 1375 0884 1180     		strh	r1, [r2]	@ movhi
 1376 0886 1A46     		mov	r2, r3
 1377 0888 584B     		ldr	r3, .L85+4
 1378 088a 0021     		movs	r1, #0
 1379 088c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1380 0890 554B     		ldr	r3, .L85
 1381 0892 1B88     		ldrh	r3, [r3]
 1382 0894 5A1C     		adds	r2, r3, #1
 1383 0896 91B2     		uxth	r1, r2
 1384 0898 534A     		ldr	r2, .L85
 1385 089a 1180     		strh	r1, [r2]	@ movhi
 1386 089c 1A46     		mov	r2, r3
 1387 089e 534B     		ldr	r3, .L85+4
 1388 08a0 0321     		movs	r1, #3
 1389 08a2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  61:example_project.c ****               break;
 1390              		.loc 3 61 0
 1391 08a6 00F0D9BE 		b	.L18
 1392              	.L46:
  62:example_project.c ****       case 'p': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 1393              		.loc 3 62 0
 1394 08aa 4F4B     		ldr	r3, .L85
 1395 08ac 1B88     		ldrh	r3, [r3]
 1396 08ae 5A1C     		adds	r2, r3, #1
 1397 08b0 91B2     		uxth	r1, r2
 1398 08b2 4D4A     		ldr	r2, .L85
 1399 08b4 1180     		strh	r1, [r2]	@ movhi
 1400 08b6 1A46     		mov	r2, r3
 1401 08b8 4C4B     		ldr	r3, .L85+4
 1402 08ba 0121     		movs	r1, #1
 1403 08bc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1404 08c0 494B     		ldr	r3, .L85
 1405 08c2 1B88     		ldrh	r3, [r3]
 1406 08c4 5A1C     		adds	r2, r3, #1
 1407 08c6 91B2     		uxth	r1, r2
 1408 08c8 474A     		ldr	r2, .L85
 1409 08ca 1180     		strh	r1, [r2]	@ movhi
 1410 08cc 1A46     		mov	r2, r3
 1411 08ce 474B     		ldr	r3, .L85+4
 1412 08d0 0021     		movs	r1, #0
 1413 08d2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1414 08d6 444B     		ldr	r3, .L85
 1415 08d8 1B88     		ldrh	r3, [r3]
 1416 08da 5A1C     		adds	r2, r3, #1
 1417 08dc 91B2     		uxth	r1, r2
 1418 08de 424A     		ldr	r2, .L85
 1419 08e0 1180     		strh	r1, [r2]	@ movhi
 1420 08e2 1A46     		mov	r2, r3
 1421 08e4 414B     		ldr	r3, .L85+4
 1422 08e6 0321     		movs	r1, #3
 1423 08e8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1424 08ec 3E4B     		ldr	r3, .L85
 1425 08ee 1B88     		ldrh	r3, [r3]
 1426 08f0 5A1C     		adds	r2, r3, #1
 1427 08f2 91B2     		uxth	r1, r2
 1428 08f4 3C4A     		ldr	r2, .L85
 1429 08f6 1180     		strh	r1, [r2]	@ movhi
 1430 08f8 1A46     		mov	r2, r3
 1431 08fa 3C4B     		ldr	r3, .L85+4
 1432 08fc 0021     		movs	r1, #0
 1433 08fe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1434 0902 394B     		ldr	r3, .L85
 1435 0904 1B88     		ldrh	r3, [r3]
 1436 0906 5A1C     		adds	r2, r3, #1
 1437 0908 91B2     		uxth	r1, r2
 1438 090a 374A     		ldr	r2, .L85
 1439 090c 1180     		strh	r1, [r2]	@ movhi
 1440 090e 1A46     		mov	r2, r3
 1441 0910 364B     		ldr	r3, .L85+4
 1442 0912 0321     		movs	r1, #3
 1443 0914 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1444 0918 334B     		ldr	r3, .L85
 1445 091a 1B88     		ldrh	r3, [r3]
 1446 091c 5A1C     		adds	r2, r3, #1
 1447 091e 91B2     		uxth	r1, r2
 1448 0920 314A     		ldr	r2, .L85
 1449 0922 1180     		strh	r1, [r2]	@ movhi
 1450 0924 1A46     		mov	r2, r3
 1451 0926 314B     		ldr	r3, .L85+4
 1452 0928 0021     		movs	r1, #0
 1453 092a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1454 092e 2E4B     		ldr	r3, .L85
 1455 0930 1B88     		ldrh	r3, [r3]
 1456 0932 5A1C     		adds	r2, r3, #1
 1457 0934 91B2     		uxth	r1, r2
 1458 0936 2C4A     		ldr	r2, .L85
 1459 0938 1180     		strh	r1, [r2]	@ movhi
 1460 093a 1A46     		mov	r2, r3
 1461 093c 2B4B     		ldr	r3, .L85+4
 1462 093e 0121     		movs	r1, #1
 1463 0940 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  63:example_project.c ****               break;
 1464              		.loc 3 63 0
 1465 0944 00F08ABE 		b	.L18
 1466              	.L47:
  64:example_project.c ****       case 'q': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 1467              		.loc 3 64 0
 1468 0948 274B     		ldr	r3, .L85
 1469 094a 1B88     		ldrh	r3, [r3]
 1470 094c 5A1C     		adds	r2, r3, #1
 1471 094e 91B2     		uxth	r1, r2
 1472 0950 254A     		ldr	r2, .L85
 1473 0952 1180     		strh	r1, [r2]	@ movhi
 1474 0954 1A46     		mov	r2, r3
 1475 0956 254B     		ldr	r3, .L85+4
 1476 0958 0321     		movs	r1, #3
 1477 095a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1478 095e 224B     		ldr	r3, .L85
 1479 0960 1B88     		ldrh	r3, [r3]
 1480 0962 5A1C     		adds	r2, r3, #1
 1481 0964 91B2     		uxth	r1, r2
 1482 0966 204A     		ldr	r2, .L85
 1483 0968 1180     		strh	r1, [r2]	@ movhi
 1484 096a 1A46     		mov	r2, r3
 1485 096c 1F4B     		ldr	r3, .L85+4
 1486 096e 0021     		movs	r1, #0
 1487 0970 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1488 0974 1C4B     		ldr	r3, .L85
 1489 0976 1B88     		ldrh	r3, [r3]
 1490 0978 5A1C     		adds	r2, r3, #1
 1491 097a 91B2     		uxth	r1, r2
 1492 097c 1A4A     		ldr	r2, .L85
 1493 097e 1180     		strh	r1, [r2]	@ movhi
 1494 0980 1A46     		mov	r2, r3
 1495 0982 1A4B     		ldr	r3, .L85+4
 1496 0984 0321     		movs	r1, #3
 1497 0986 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1498 098a 174B     		ldr	r3, .L85
 1499 098c 1B88     		ldrh	r3, [r3]
 1500 098e 5A1C     		adds	r2, r3, #1
 1501 0990 91B2     		uxth	r1, r2
 1502 0992 154A     		ldr	r2, .L85
 1503 0994 1180     		strh	r1, [r2]	@ movhi
 1504 0996 1A46     		mov	r2, r3
 1505 0998 144B     		ldr	r3, .L85+4
 1506 099a 0021     		movs	r1, #0
 1507 099c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1508 09a0 114B     		ldr	r3, .L85
 1509 09a2 1B88     		ldrh	r3, [r3]
 1510 09a4 5A1C     		adds	r2, r3, #1
 1511 09a6 91B2     		uxth	r1, r2
 1512 09a8 0F4A     		ldr	r2, .L85
 1513 09aa 1180     		strh	r1, [r2]	@ movhi
 1514 09ac 1A46     		mov	r2, r3
 1515 09ae 0F4B     		ldr	r3, .L85+4
 1516 09b0 0121     		movs	r1, #1
 1517 09b2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1518 09b6 0C4B     		ldr	r3, .L85
 1519 09b8 1B88     		ldrh	r3, [r3]
 1520 09ba 5A1C     		adds	r2, r3, #1
 1521 09bc 91B2     		uxth	r1, r2
 1522 09be 0A4A     		ldr	r2, .L85
 1523 09c0 1180     		strh	r1, [r2]	@ movhi
 1524 09c2 1A46     		mov	r2, r3
 1525 09c4 094B     		ldr	r3, .L85+4
 1526 09c6 0021     		movs	r1, #0
 1527 09c8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1528 09cc 064B     		ldr	r3, .L85
 1529 09ce 1B88     		ldrh	r3, [r3]
 1530 09d0 5A1C     		adds	r2, r3, #1
 1531 09d2 91B2     		uxth	r1, r2
 1532 09d4 044A     		ldr	r2, .L85
 1533 09d6 1180     		strh	r1, [r2]	@ movhi
 1534 09d8 1A46     		mov	r2, r3
 1535 09da 044B     		ldr	r3, .L85+4
 1536 09dc 0321     		movs	r1, #3
 1537 09de 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  65:example_project.c ****               break;
 1538              		.loc 3 65 0
 1539 09e2 00F03BBE 		b	.L18
 1540              	.L86:
 1541 09e6 00BF     		.align	2
 1542              	.L85:
 1543 09e8 00000000 		.word	j
 1544 09ec 00000000 		.word	MC1
 1545              	.L48:
  66:example_project.c ****       case 'r': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 1546              		.loc 3 66 0
 1547 09f0 9F4B     		ldr	r3, .L87
 1548 09f2 1B88     		ldrh	r3, [r3]
 1549 09f4 5A1C     		adds	r2, r3, #1
 1550 09f6 91B2     		uxth	r1, r2
 1551 09f8 9D4A     		ldr	r2, .L87
 1552 09fa 1180     		strh	r1, [r2]	@ movhi
 1553 09fc 1A46     		mov	r2, r3
 1554 09fe 9D4B     		ldr	r3, .L87+4
 1555 0a00 0121     		movs	r1, #1
 1556 0a02 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1557 0a06 9A4B     		ldr	r3, .L87
 1558 0a08 1B88     		ldrh	r3, [r3]
 1559 0a0a 5A1C     		adds	r2, r3, #1
 1560 0a0c 91B2     		uxth	r1, r2
 1561 0a0e 984A     		ldr	r2, .L87
 1562 0a10 1180     		strh	r1, [r2]	@ movhi
 1563 0a12 1A46     		mov	r2, r3
 1564 0a14 974B     		ldr	r3, .L87+4
 1565 0a16 0021     		movs	r1, #0
 1566 0a18 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1567 0a1c 944B     		ldr	r3, .L87
 1568 0a1e 1B88     		ldrh	r3, [r3]
 1569 0a20 5A1C     		adds	r2, r3, #1
 1570 0a22 91B2     		uxth	r1, r2
 1571 0a24 924A     		ldr	r2, .L87
 1572 0a26 1180     		strh	r1, [r2]	@ movhi
 1573 0a28 1A46     		mov	r2, r3
 1574 0a2a 924B     		ldr	r3, .L87+4
 1575 0a2c 0321     		movs	r1, #3
 1576 0a2e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1577 0a32 8F4B     		ldr	r3, .L87
 1578 0a34 1B88     		ldrh	r3, [r3]
 1579 0a36 5A1C     		adds	r2, r3, #1
 1580 0a38 91B2     		uxth	r1, r2
 1581 0a3a 8D4A     		ldr	r2, .L87
 1582 0a3c 1180     		strh	r1, [r2]	@ movhi
 1583 0a3e 1A46     		mov	r2, r3
 1584 0a40 8C4B     		ldr	r3, .L87+4
 1585 0a42 0021     		movs	r1, #0
 1586 0a44 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1587 0a48 894B     		ldr	r3, .L87
 1588 0a4a 1B88     		ldrh	r3, [r3]
 1589 0a4c 5A1C     		adds	r2, r3, #1
 1590 0a4e 91B2     		uxth	r1, r2
 1591 0a50 874A     		ldr	r2, .L87
 1592 0a52 1180     		strh	r1, [r2]	@ movhi
 1593 0a54 1A46     		mov	r2, r3
 1594 0a56 874B     		ldr	r3, .L87+4
 1595 0a58 0121     		movs	r1, #1
 1596 0a5a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  67:example_project.c ****               break;
 1597              		.loc 3 67 0
 1598 0a5e 00F0FDBD 		b	.L18
 1599              	.L49:
  68:example_project.c ****       case 's': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 1600              		.loc 3 68 0
 1601 0a62 834B     		ldr	r3, .L87
 1602 0a64 1B88     		ldrh	r3, [r3]
 1603 0a66 5A1C     		adds	r2, r3, #1
 1604 0a68 91B2     		uxth	r1, r2
 1605 0a6a 814A     		ldr	r2, .L87
 1606 0a6c 1180     		strh	r1, [r2]	@ movhi
 1607 0a6e 1A46     		mov	r2, r3
 1608 0a70 804B     		ldr	r3, .L87+4
 1609 0a72 0121     		movs	r1, #1
 1610 0a74 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1611 0a78 7D4B     		ldr	r3, .L87
 1612 0a7a 1B88     		ldrh	r3, [r3]
 1613 0a7c 5A1C     		adds	r2, r3, #1
 1614 0a7e 91B2     		uxth	r1, r2
 1615 0a80 7B4A     		ldr	r2, .L87
 1616 0a82 1180     		strh	r1, [r2]	@ movhi
 1617 0a84 1A46     		mov	r2, r3
 1618 0a86 7B4B     		ldr	r3, .L87+4
 1619 0a88 0021     		movs	r1, #0
 1620 0a8a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1621 0a8e 784B     		ldr	r3, .L87
 1622 0a90 1B88     		ldrh	r3, [r3]
 1623 0a92 5A1C     		adds	r2, r3, #1
 1624 0a94 91B2     		uxth	r1, r2
 1625 0a96 764A     		ldr	r2, .L87
 1626 0a98 1180     		strh	r1, [r2]	@ movhi
 1627 0a9a 1A46     		mov	r2, r3
 1628 0a9c 754B     		ldr	r3, .L87+4
 1629 0a9e 0121     		movs	r1, #1
 1630 0aa0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1631 0aa4 724B     		ldr	r3, .L87
 1632 0aa6 1B88     		ldrh	r3, [r3]
 1633 0aa8 5A1C     		adds	r2, r3, #1
 1634 0aaa 91B2     		uxth	r1, r2
 1635 0aac 704A     		ldr	r2, .L87
 1636 0aae 1180     		strh	r1, [r2]	@ movhi
 1637 0ab0 1A46     		mov	r2, r3
 1638 0ab2 704B     		ldr	r3, .L87+4
 1639 0ab4 0021     		movs	r1, #0
 1640 0ab6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1641 0aba 6D4B     		ldr	r3, .L87
 1642 0abc 1B88     		ldrh	r3, [r3]
 1643 0abe 5A1C     		adds	r2, r3, #1
 1644 0ac0 91B2     		uxth	r1, r2
 1645 0ac2 6B4A     		ldr	r2, .L87
 1646 0ac4 1180     		strh	r1, [r2]	@ movhi
 1647 0ac6 1A46     		mov	r2, r3
 1648 0ac8 6A4B     		ldr	r3, .L87+4
 1649 0aca 0121     		movs	r1, #1
 1650 0acc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  69:example_project.c ****               break;
 1651              		.loc 3 69 0
 1652 0ad0 00F0C4BD 		b	.L18
 1653              	.L50:
  70:example_project.c ****       case 't': MC1[j++]=3;
 1654              		.loc 3 70 0
 1655 0ad4 664B     		ldr	r3, .L87
 1656 0ad6 1B88     		ldrh	r3, [r3]
 1657 0ad8 5A1C     		adds	r2, r3, #1
 1658 0ada 91B2     		uxth	r1, r2
 1659 0adc 644A     		ldr	r2, .L87
 1660 0ade 1180     		strh	r1, [r2]	@ movhi
 1661 0ae0 1A46     		mov	r2, r3
 1662 0ae2 644B     		ldr	r3, .L87+4
 1663 0ae4 0321     		movs	r1, #3
 1664 0ae6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  71:example_project.c ****               break;
 1665              		.loc 3 71 0
 1666 0aea 00F0B7BD 		b	.L18
 1667              	.L51:
  72:example_project.c ****       case 'u': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 1668              		.loc 3 72 0
 1669 0aee 604B     		ldr	r3, .L87
 1670 0af0 1B88     		ldrh	r3, [r3]
 1671 0af2 5A1C     		adds	r2, r3, #1
 1672 0af4 91B2     		uxth	r1, r2
 1673 0af6 5E4A     		ldr	r2, .L87
 1674 0af8 1180     		strh	r1, [r2]	@ movhi
 1675 0afa 1A46     		mov	r2, r3
 1676 0afc 5D4B     		ldr	r3, .L87+4
 1677 0afe 0121     		movs	r1, #1
 1678 0b00 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1679 0b04 5A4B     		ldr	r3, .L87
 1680 0b06 1B88     		ldrh	r3, [r3]
 1681 0b08 5A1C     		adds	r2, r3, #1
 1682 0b0a 91B2     		uxth	r1, r2
 1683 0b0c 584A     		ldr	r2, .L87
 1684 0b0e 1180     		strh	r1, [r2]	@ movhi
 1685 0b10 1A46     		mov	r2, r3
 1686 0b12 584B     		ldr	r3, .L87+4
 1687 0b14 0021     		movs	r1, #0
 1688 0b16 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1689 0b1a 554B     		ldr	r3, .L87
 1690 0b1c 1B88     		ldrh	r3, [r3]
 1691 0b1e 5A1C     		adds	r2, r3, #1
 1692 0b20 91B2     		uxth	r1, r2
 1693 0b22 534A     		ldr	r2, .L87
 1694 0b24 1180     		strh	r1, [r2]	@ movhi
 1695 0b26 1A46     		mov	r2, r3
 1696 0b28 524B     		ldr	r3, .L87+4
 1697 0b2a 0121     		movs	r1, #1
 1698 0b2c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1699 0b30 4F4B     		ldr	r3, .L87
 1700 0b32 1B88     		ldrh	r3, [r3]
 1701 0b34 5A1C     		adds	r2, r3, #1
 1702 0b36 91B2     		uxth	r1, r2
 1703 0b38 4D4A     		ldr	r2, .L87
 1704 0b3a 1180     		strh	r1, [r2]	@ movhi
 1705 0b3c 1A46     		mov	r2, r3
 1706 0b3e 4D4B     		ldr	r3, .L87+4
 1707 0b40 0021     		movs	r1, #0
 1708 0b42 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1709 0b46 4A4B     		ldr	r3, .L87
 1710 0b48 1B88     		ldrh	r3, [r3]
 1711 0b4a 5A1C     		adds	r2, r3, #1
 1712 0b4c 91B2     		uxth	r1, r2
 1713 0b4e 484A     		ldr	r2, .L87
 1714 0b50 1180     		strh	r1, [r2]	@ movhi
 1715 0b52 1A46     		mov	r2, r3
 1716 0b54 474B     		ldr	r3, .L87+4
 1717 0b56 0321     		movs	r1, #3
 1718 0b58 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  73:example_project.c ****               break;
 1719              		.loc 3 73 0
 1720 0b5c 00F07EBD 		b	.L18
 1721              	.L52:
  74:example_project.c ****       case 'v': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 1722              		.loc 3 74 0
 1723 0b60 434B     		ldr	r3, .L87
 1724 0b62 1B88     		ldrh	r3, [r3]
 1725 0b64 5A1C     		adds	r2, r3, #1
 1726 0b66 91B2     		uxth	r1, r2
 1727 0b68 414A     		ldr	r2, .L87
 1728 0b6a 1180     		strh	r1, [r2]	@ movhi
 1729 0b6c 1A46     		mov	r2, r3
 1730 0b6e 414B     		ldr	r3, .L87+4
 1731 0b70 0121     		movs	r1, #1
 1732 0b72 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1733 0b76 3E4B     		ldr	r3, .L87
 1734 0b78 1B88     		ldrh	r3, [r3]
 1735 0b7a 5A1C     		adds	r2, r3, #1
 1736 0b7c 91B2     		uxth	r1, r2
 1737 0b7e 3C4A     		ldr	r2, .L87
 1738 0b80 1180     		strh	r1, [r2]	@ movhi
 1739 0b82 1A46     		mov	r2, r3
 1740 0b84 3B4B     		ldr	r3, .L87+4
 1741 0b86 0021     		movs	r1, #0
 1742 0b88 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1743 0b8c 384B     		ldr	r3, .L87
 1744 0b8e 1B88     		ldrh	r3, [r3]
 1745 0b90 5A1C     		adds	r2, r3, #1
 1746 0b92 91B2     		uxth	r1, r2
 1747 0b94 364A     		ldr	r2, .L87
 1748 0b96 1180     		strh	r1, [r2]	@ movhi
 1749 0b98 1A46     		mov	r2, r3
 1750 0b9a 364B     		ldr	r3, .L87+4
 1751 0b9c 0121     		movs	r1, #1
 1752 0b9e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1753 0ba2 334B     		ldr	r3, .L87
 1754 0ba4 1B88     		ldrh	r3, [r3]
 1755 0ba6 5A1C     		adds	r2, r3, #1
 1756 0ba8 91B2     		uxth	r1, r2
 1757 0baa 314A     		ldr	r2, .L87
 1758 0bac 1180     		strh	r1, [r2]	@ movhi
 1759 0bae 1A46     		mov	r2, r3
 1760 0bb0 304B     		ldr	r3, .L87+4
 1761 0bb2 0021     		movs	r1, #0
 1762 0bb4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1763 0bb8 2D4B     		ldr	r3, .L87
 1764 0bba 1B88     		ldrh	r3, [r3]
 1765 0bbc 5A1C     		adds	r2, r3, #1
 1766 0bbe 91B2     		uxth	r1, r2
 1767 0bc0 2B4A     		ldr	r2, .L87
 1768 0bc2 1180     		strh	r1, [r2]	@ movhi
 1769 0bc4 1A46     		mov	r2, r3
 1770 0bc6 2B4B     		ldr	r3, .L87+4
 1771 0bc8 0121     		movs	r1, #1
 1772 0bca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1773 0bce 284B     		ldr	r3, .L87
 1774 0bd0 1B88     		ldrh	r3, [r3]
 1775 0bd2 5A1C     		adds	r2, r3, #1
 1776 0bd4 91B2     		uxth	r1, r2
 1777 0bd6 264A     		ldr	r2, .L87
 1778 0bd8 1180     		strh	r1, [r2]	@ movhi
 1779 0bda 1A46     		mov	r2, r3
 1780 0bdc 254B     		ldr	r3, .L87+4
 1781 0bde 0021     		movs	r1, #0
 1782 0be0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1783 0be4 224B     		ldr	r3, .L87
 1784 0be6 1B88     		ldrh	r3, [r3]
 1785 0be8 5A1C     		adds	r2, r3, #1
 1786 0bea 91B2     		uxth	r1, r2
 1787 0bec 204A     		ldr	r2, .L87
 1788 0bee 1180     		strh	r1, [r2]	@ movhi
 1789 0bf0 1A46     		mov	r2, r3
 1790 0bf2 204B     		ldr	r3, .L87+4
 1791 0bf4 0321     		movs	r1, #3
 1792 0bf6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  75:example_project.c ****               break;
 1793              		.loc 3 75 0
 1794 0bfa 00F02FBD 		b	.L18
 1795              	.L53:
  76:example_project.c ****       case 'w': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 1796              		.loc 3 76 0
 1797 0bfe 1C4B     		ldr	r3, .L87
 1798 0c00 1B88     		ldrh	r3, [r3]
 1799 0c02 5A1C     		adds	r2, r3, #1
 1800 0c04 91B2     		uxth	r1, r2
 1801 0c06 1A4A     		ldr	r2, .L87
 1802 0c08 1180     		strh	r1, [r2]	@ movhi
 1803 0c0a 1A46     		mov	r2, r3
 1804 0c0c 194B     		ldr	r3, .L87+4
 1805 0c0e 0121     		movs	r1, #1
 1806 0c10 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1807 0c14 164B     		ldr	r3, .L87
 1808 0c16 1B88     		ldrh	r3, [r3]
 1809 0c18 5A1C     		adds	r2, r3, #1
 1810 0c1a 91B2     		uxth	r1, r2
 1811 0c1c 144A     		ldr	r2, .L87
 1812 0c1e 1180     		strh	r1, [r2]	@ movhi
 1813 0c20 1A46     		mov	r2, r3
 1814 0c22 144B     		ldr	r3, .L87+4
 1815 0c24 0021     		movs	r1, #0
 1816 0c26 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1817 0c2a 114B     		ldr	r3, .L87
 1818 0c2c 1B88     		ldrh	r3, [r3]
 1819 0c2e 5A1C     		adds	r2, r3, #1
 1820 0c30 91B2     		uxth	r1, r2
 1821 0c32 0F4A     		ldr	r2, .L87
 1822 0c34 1180     		strh	r1, [r2]	@ movhi
 1823 0c36 1A46     		mov	r2, r3
 1824 0c38 0E4B     		ldr	r3, .L87+4
 1825 0c3a 0321     		movs	r1, #3
 1826 0c3c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1827 0c40 0B4B     		ldr	r3, .L87
 1828 0c42 1B88     		ldrh	r3, [r3]
 1829 0c44 5A1C     		adds	r2, r3, #1
 1830 0c46 91B2     		uxth	r1, r2
 1831 0c48 094A     		ldr	r2, .L87
 1832 0c4a 1180     		strh	r1, [r2]	@ movhi
 1833 0c4c 1A46     		mov	r2, r3
 1834 0c4e 094B     		ldr	r3, .L87+4
 1835 0c50 0021     		movs	r1, #0
 1836 0c52 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1837 0c56 064B     		ldr	r3, .L87
 1838 0c58 1B88     		ldrh	r3, [r3]
 1839 0c5a 5A1C     		adds	r2, r3, #1
 1840 0c5c 91B2     		uxth	r1, r2
 1841 0c5e 044A     		ldr	r2, .L87
 1842 0c60 1180     		strh	r1, [r2]	@ movhi
 1843 0c62 1A46     		mov	r2, r3
 1844 0c64 034B     		ldr	r3, .L87+4
 1845 0c66 0321     		movs	r1, #3
 1846 0c68 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  77:example_project.c ****               break;
 1847              		.loc 3 77 0
 1848 0c6c 00F0F6BC 		b	.L18
 1849              	.L88:
 1850              		.align	2
 1851              	.L87:
 1852 0c70 00000000 		.word	j
 1853 0c74 00000000 		.word	MC1
 1854              	.L54:
  78:example_project.c ****       case 'x': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 1855              		.loc 3 78 0
 1856 0c78 764B     		ldr	r3, .L89
 1857 0c7a 1B88     		ldrh	r3, [r3]
 1858 0c7c 5A1C     		adds	r2, r3, #1
 1859 0c7e 91B2     		uxth	r1, r2
 1860 0c80 744A     		ldr	r2, .L89
 1861 0c82 1180     		strh	r1, [r2]	@ movhi
 1862 0c84 1A46     		mov	r2, r3
 1863 0c86 744B     		ldr	r3, .L89+4
 1864 0c88 0321     		movs	r1, #3
 1865 0c8a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1866 0c8e 714B     		ldr	r3, .L89
 1867 0c90 1B88     		ldrh	r3, [r3]
 1868 0c92 5A1C     		adds	r2, r3, #1
 1869 0c94 91B2     		uxth	r1, r2
 1870 0c96 6F4A     		ldr	r2, .L89
 1871 0c98 1180     		strh	r1, [r2]	@ movhi
 1872 0c9a 1A46     		mov	r2, r3
 1873 0c9c 6E4B     		ldr	r3, .L89+4
 1874 0c9e 0021     		movs	r1, #0
 1875 0ca0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1876 0ca4 6B4B     		ldr	r3, .L89
 1877 0ca6 1B88     		ldrh	r3, [r3]
 1878 0ca8 5A1C     		adds	r2, r3, #1
 1879 0caa 91B2     		uxth	r1, r2
 1880 0cac 694A     		ldr	r2, .L89
 1881 0cae 1180     		strh	r1, [r2]	@ movhi
 1882 0cb0 1A46     		mov	r2, r3
 1883 0cb2 694B     		ldr	r3, .L89+4
 1884 0cb4 0121     		movs	r1, #1
 1885 0cb6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1886 0cba 664B     		ldr	r3, .L89
 1887 0cbc 1B88     		ldrh	r3, [r3]
 1888 0cbe 5A1C     		adds	r2, r3, #1
 1889 0cc0 91B2     		uxth	r1, r2
 1890 0cc2 644A     		ldr	r2, .L89
 1891 0cc4 1180     		strh	r1, [r2]	@ movhi
 1892 0cc6 1A46     		mov	r2, r3
 1893 0cc8 634B     		ldr	r3, .L89+4
 1894 0cca 0021     		movs	r1, #0
 1895 0ccc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1896 0cd0 604B     		ldr	r3, .L89
 1897 0cd2 1B88     		ldrh	r3, [r3]
 1898 0cd4 5A1C     		adds	r2, r3, #1
 1899 0cd6 91B2     		uxth	r1, r2
 1900 0cd8 5E4A     		ldr	r2, .L89
 1901 0cda 1180     		strh	r1, [r2]	@ movhi
 1902 0cdc 1A46     		mov	r2, r3
 1903 0cde 5E4B     		ldr	r3, .L89+4
 1904 0ce0 0121     		movs	r1, #1
 1905 0ce2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1906 0ce6 5B4B     		ldr	r3, .L89
 1907 0ce8 1B88     		ldrh	r3, [r3]
 1908 0cea 5A1C     		adds	r2, r3, #1
 1909 0cec 91B2     		uxth	r1, r2
 1910 0cee 594A     		ldr	r2, .L89
 1911 0cf0 1180     		strh	r1, [r2]	@ movhi
 1912 0cf2 1A46     		mov	r2, r3
 1913 0cf4 584B     		ldr	r3, .L89+4
 1914 0cf6 0021     		movs	r1, #0
 1915 0cf8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1916 0cfc 554B     		ldr	r3, .L89
 1917 0cfe 1B88     		ldrh	r3, [r3]
 1918 0d00 5A1C     		adds	r2, r3, #1
 1919 0d02 91B2     		uxth	r1, r2
 1920 0d04 534A     		ldr	r2, .L89
 1921 0d06 1180     		strh	r1, [r2]	@ movhi
 1922 0d08 1A46     		mov	r2, r3
 1923 0d0a 534B     		ldr	r3, .L89+4
 1924 0d0c 0321     		movs	r1, #3
 1925 0d0e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  79:example_project.c ****               break;
 1926              		.loc 3 79 0
 1927 0d12 00F0A3BC 		b	.L18
 1928              	.L55:
  80:example_project.c ****       case 'y': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 1929              		.loc 3 80 0
 1930 0d16 4F4B     		ldr	r3, .L89
 1931 0d18 1B88     		ldrh	r3, [r3]
 1932 0d1a 5A1C     		adds	r2, r3, #1
 1933 0d1c 91B2     		uxth	r1, r2
 1934 0d1e 4D4A     		ldr	r2, .L89
 1935 0d20 1180     		strh	r1, [r2]	@ movhi
 1936 0d22 1A46     		mov	r2, r3
 1937 0d24 4C4B     		ldr	r3, .L89+4
 1938 0d26 0321     		movs	r1, #3
 1939 0d28 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1940 0d2c 494B     		ldr	r3, .L89
 1941 0d2e 1B88     		ldrh	r3, [r3]
 1942 0d30 5A1C     		adds	r2, r3, #1
 1943 0d32 91B2     		uxth	r1, r2
 1944 0d34 474A     		ldr	r2, .L89
 1945 0d36 1180     		strh	r1, [r2]	@ movhi
 1946 0d38 1A46     		mov	r2, r3
 1947 0d3a 474B     		ldr	r3, .L89+4
 1948 0d3c 0021     		movs	r1, #0
 1949 0d3e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1950 0d42 444B     		ldr	r3, .L89
 1951 0d44 1B88     		ldrh	r3, [r3]
 1952 0d46 5A1C     		adds	r2, r3, #1
 1953 0d48 91B2     		uxth	r1, r2
 1954 0d4a 424A     		ldr	r2, .L89
 1955 0d4c 1180     		strh	r1, [r2]	@ movhi
 1956 0d4e 1A46     		mov	r2, r3
 1957 0d50 414B     		ldr	r3, .L89+4
 1958 0d52 0121     		movs	r1, #1
 1959 0d54 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1960 0d58 3E4B     		ldr	r3, .L89
 1961 0d5a 1B88     		ldrh	r3, [r3]
 1962 0d5c 5A1C     		adds	r2, r3, #1
 1963 0d5e 91B2     		uxth	r1, r2
 1964 0d60 3C4A     		ldr	r2, .L89
 1965 0d62 1180     		strh	r1, [r2]	@ movhi
 1966 0d64 1A46     		mov	r2, r3
 1967 0d66 3C4B     		ldr	r3, .L89+4
 1968 0d68 0021     		movs	r1, #0
 1969 0d6a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1970 0d6e 394B     		ldr	r3, .L89
 1971 0d70 1B88     		ldrh	r3, [r3]
 1972 0d72 5A1C     		adds	r2, r3, #1
 1973 0d74 91B2     		uxth	r1, r2
 1974 0d76 374A     		ldr	r2, .L89
 1975 0d78 1180     		strh	r1, [r2]	@ movhi
 1976 0d7a 1A46     		mov	r2, r3
 1977 0d7c 364B     		ldr	r3, .L89+4
 1978 0d7e 0321     		movs	r1, #3
 1979 0d80 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1980 0d84 334B     		ldr	r3, .L89
 1981 0d86 1B88     		ldrh	r3, [r3]
 1982 0d88 5A1C     		adds	r2, r3, #1
 1983 0d8a 91B2     		uxth	r1, r2
 1984 0d8c 314A     		ldr	r2, .L89
 1985 0d8e 1180     		strh	r1, [r2]	@ movhi
 1986 0d90 1A46     		mov	r2, r3
 1987 0d92 314B     		ldr	r3, .L89+4
 1988 0d94 0021     		movs	r1, #0
 1989 0d96 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 1990 0d9a 2E4B     		ldr	r3, .L89
 1991 0d9c 1B88     		ldrh	r3, [r3]
 1992 0d9e 5A1C     		adds	r2, r3, #1
 1993 0da0 91B2     		uxth	r1, r2
 1994 0da2 2C4A     		ldr	r2, .L89
 1995 0da4 1180     		strh	r1, [r2]	@ movhi
 1996 0da6 1A46     		mov	r2, r3
 1997 0da8 2B4B     		ldr	r3, .L89+4
 1998 0daa 0321     		movs	r1, #3
 1999 0dac 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  81:example_project.c ****               break;
 2000              		.loc 3 81 0
 2001 0db0 00F054BC 		b	.L18
 2002              	.L56:
  82:example_project.c ****       case 'z': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 2003              		.loc 3 82 0
 2004 0db4 274B     		ldr	r3, .L89
 2005 0db6 1B88     		ldrh	r3, [r3]
 2006 0db8 5A1C     		adds	r2, r3, #1
 2007 0dba 91B2     		uxth	r1, r2
 2008 0dbc 254A     		ldr	r2, .L89
 2009 0dbe 1180     		strh	r1, [r2]	@ movhi
 2010 0dc0 1A46     		mov	r2, r3
 2011 0dc2 254B     		ldr	r3, .L89+4
 2012 0dc4 0321     		movs	r1, #3
 2013 0dc6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2014 0dca 224B     		ldr	r3, .L89
 2015 0dcc 1B88     		ldrh	r3, [r3]
 2016 0dce 5A1C     		adds	r2, r3, #1
 2017 0dd0 91B2     		uxth	r1, r2
 2018 0dd2 204A     		ldr	r2, .L89
 2019 0dd4 1180     		strh	r1, [r2]	@ movhi
 2020 0dd6 1A46     		mov	r2, r3
 2021 0dd8 1F4B     		ldr	r3, .L89+4
 2022 0dda 0021     		movs	r1, #0
 2023 0ddc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2024 0de0 1C4B     		ldr	r3, .L89
 2025 0de2 1B88     		ldrh	r3, [r3]
 2026 0de4 5A1C     		adds	r2, r3, #1
 2027 0de6 91B2     		uxth	r1, r2
 2028 0de8 1A4A     		ldr	r2, .L89
 2029 0dea 1180     		strh	r1, [r2]	@ movhi
 2030 0dec 1A46     		mov	r2, r3
 2031 0dee 1A4B     		ldr	r3, .L89+4
 2032 0df0 0321     		movs	r1, #3
 2033 0df2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2034 0df6 174B     		ldr	r3, .L89
 2035 0df8 1B88     		ldrh	r3, [r3]
 2036 0dfa 5A1C     		adds	r2, r3, #1
 2037 0dfc 91B2     		uxth	r1, r2
 2038 0dfe 154A     		ldr	r2, .L89
 2039 0e00 1180     		strh	r1, [r2]	@ movhi
 2040 0e02 1A46     		mov	r2, r3
 2041 0e04 144B     		ldr	r3, .L89+4
 2042 0e06 0021     		movs	r1, #0
 2043 0e08 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2044 0e0c 114B     		ldr	r3, .L89
 2045 0e0e 1B88     		ldrh	r3, [r3]
 2046 0e10 5A1C     		adds	r2, r3, #1
 2047 0e12 91B2     		uxth	r1, r2
 2048 0e14 0F4A     		ldr	r2, .L89
 2049 0e16 1180     		strh	r1, [r2]	@ movhi
 2050 0e18 1A46     		mov	r2, r3
 2051 0e1a 0F4B     		ldr	r3, .L89+4
 2052 0e1c 0121     		movs	r1, #1
 2053 0e1e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2054 0e22 0C4B     		ldr	r3, .L89
 2055 0e24 1B88     		ldrh	r3, [r3]
 2056 0e26 5A1C     		adds	r2, r3, #1
 2057 0e28 91B2     		uxth	r1, r2
 2058 0e2a 0A4A     		ldr	r2, .L89
 2059 0e2c 1180     		strh	r1, [r2]	@ movhi
 2060 0e2e 1A46     		mov	r2, r3
 2061 0e30 094B     		ldr	r3, .L89+4
 2062 0e32 0021     		movs	r1, #0
 2063 0e34 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2064 0e38 064B     		ldr	r3, .L89
 2065 0e3a 1B88     		ldrh	r3, [r3]
 2066 0e3c 5A1C     		adds	r2, r3, #1
 2067 0e3e 91B2     		uxth	r1, r2
 2068 0e40 044A     		ldr	r2, .L89
 2069 0e42 1180     		strh	r1, [r2]	@ movhi
 2070 0e44 1A46     		mov	r2, r3
 2071 0e46 044B     		ldr	r3, .L89+4
 2072 0e48 0121     		movs	r1, #1
 2073 0e4a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  83:example_project.c ****               break;
 2074              		.loc 3 83 0
 2075 0e4e 00F005BC 		b	.L18
 2076              	.L90:
 2077 0e52 00BF     		.align	2
 2078              	.L89:
 2079 0e54 00000000 		.word	j
 2080 0e58 00000000 		.word	MC1
 2081              	.L21:
  84:example_project.c ****       case '0': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 2082              		.loc 3 84 0
 2083 0e5c 954B     		ldr	r3, .L91
 2084 0e5e 1B88     		ldrh	r3, [r3]
 2085 0e60 5A1C     		adds	r2, r3, #1
 2086 0e62 91B2     		uxth	r1, r2
 2087 0e64 934A     		ldr	r2, .L91
 2088 0e66 1180     		strh	r1, [r2]	@ movhi
 2089 0e68 1A46     		mov	r2, r3
 2090 0e6a 934B     		ldr	r3, .L91+4
 2091 0e6c 0321     		movs	r1, #3
 2092 0e6e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2093 0e72 904B     		ldr	r3, .L91
 2094 0e74 1B88     		ldrh	r3, [r3]
 2095 0e76 5A1C     		adds	r2, r3, #1
 2096 0e78 91B2     		uxth	r1, r2
 2097 0e7a 8E4A     		ldr	r2, .L91
 2098 0e7c 1180     		strh	r1, [r2]	@ movhi
 2099 0e7e 1A46     		mov	r2, r3
 2100 0e80 8D4B     		ldr	r3, .L91+4
 2101 0e82 0021     		movs	r1, #0
 2102 0e84 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2103 0e88 8A4B     		ldr	r3, .L91
 2104 0e8a 1B88     		ldrh	r3, [r3]
 2105 0e8c 5A1C     		adds	r2, r3, #1
 2106 0e8e 91B2     		uxth	r1, r2
 2107 0e90 884A     		ldr	r2, .L91
 2108 0e92 1180     		strh	r1, [r2]	@ movhi
 2109 0e94 1A46     		mov	r2, r3
 2110 0e96 884B     		ldr	r3, .L91+4
 2111 0e98 0321     		movs	r1, #3
 2112 0e9a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2113 0e9e 854B     		ldr	r3, .L91
 2114 0ea0 1B88     		ldrh	r3, [r3]
 2115 0ea2 5A1C     		adds	r2, r3, #1
 2116 0ea4 91B2     		uxth	r1, r2
 2117 0ea6 834A     		ldr	r2, .L91
 2118 0ea8 1180     		strh	r1, [r2]	@ movhi
 2119 0eaa 1A46     		mov	r2, r3
 2120 0eac 824B     		ldr	r3, .L91+4
 2121 0eae 0021     		movs	r1, #0
 2122 0eb0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2123 0eb4 7F4B     		ldr	r3, .L91
 2124 0eb6 1B88     		ldrh	r3, [r3]
 2125 0eb8 5A1C     		adds	r2, r3, #1
 2126 0eba 91B2     		uxth	r1, r2
 2127 0ebc 7D4A     		ldr	r2, .L91
 2128 0ebe 1180     		strh	r1, [r2]	@ movhi
 2129 0ec0 1A46     		mov	r2, r3
 2130 0ec2 7D4B     		ldr	r3, .L91+4
 2131 0ec4 0321     		movs	r1, #3
 2132 0ec6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2133 0eca 7A4B     		ldr	r3, .L91
 2134 0ecc 1B88     		ldrh	r3, [r3]
 2135 0ece 5A1C     		adds	r2, r3, #1
 2136 0ed0 91B2     		uxth	r1, r2
 2137 0ed2 784A     		ldr	r2, .L91
 2138 0ed4 1180     		strh	r1, [r2]	@ movhi
 2139 0ed6 1A46     		mov	r2, r3
 2140 0ed8 774B     		ldr	r3, .L91+4
 2141 0eda 0021     		movs	r1, #0
 2142 0edc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2143 0ee0 744B     		ldr	r3, .L91
 2144 0ee2 1B88     		ldrh	r3, [r3]
 2145 0ee4 5A1C     		adds	r2, r3, #1
 2146 0ee6 91B2     		uxth	r1, r2
 2147 0ee8 724A     		ldr	r2, .L91
 2148 0eea 1180     		strh	r1, [r2]	@ movhi
 2149 0eec 1A46     		mov	r2, r3
 2150 0eee 724B     		ldr	r3, .L91+4
 2151 0ef0 0321     		movs	r1, #3
 2152 0ef2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2153 0ef6 6F4B     		ldr	r3, .L91
 2154 0ef8 1B88     		ldrh	r3, [r3]
 2155 0efa 5A1C     		adds	r2, r3, #1
 2156 0efc 91B2     		uxth	r1, r2
 2157 0efe 6D4A     		ldr	r2, .L91
 2158 0f00 1180     		strh	r1, [r2]	@ movhi
 2159 0f02 1A46     		mov	r2, r3
 2160 0f04 6C4B     		ldr	r3, .L91+4
 2161 0f06 0021     		movs	r1, #0
 2162 0f08 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2163 0f0c 694B     		ldr	r3, .L91
 2164 0f0e 1B88     		ldrh	r3, [r3]
 2165 0f10 5A1C     		adds	r2, r3, #1
 2166 0f12 91B2     		uxth	r1, r2
 2167 0f14 674A     		ldr	r2, .L91
 2168 0f16 1180     		strh	r1, [r2]	@ movhi
 2169 0f18 1A46     		mov	r2, r3
 2170 0f1a 674B     		ldr	r3, .L91+4
 2171 0f1c 0321     		movs	r1, #3
 2172 0f1e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  85:example_project.c ****               break;
 2173              		.loc 3 85 0
 2174 0f22 9BE3     		b	.L18
 2175              	.L22:
  86:example_project.c ****       case '1': MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 2176              		.loc 3 86 0
 2177 0f24 634B     		ldr	r3, .L91
 2178 0f26 1B88     		ldrh	r3, [r3]
 2179 0f28 5A1C     		adds	r2, r3, #1
 2180 0f2a 91B2     		uxth	r1, r2
 2181 0f2c 614A     		ldr	r2, .L91
 2182 0f2e 1180     		strh	r1, [r2]	@ movhi
 2183 0f30 1A46     		mov	r2, r3
 2184 0f32 614B     		ldr	r3, .L91+4
 2185 0f34 0121     		movs	r1, #1
 2186 0f36 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2187 0f3a 5E4B     		ldr	r3, .L91
 2188 0f3c 1B88     		ldrh	r3, [r3]
 2189 0f3e 5A1C     		adds	r2, r3, #1
 2190 0f40 91B2     		uxth	r1, r2
 2191 0f42 5C4A     		ldr	r2, .L91
 2192 0f44 1180     		strh	r1, [r2]	@ movhi
 2193 0f46 1A46     		mov	r2, r3
 2194 0f48 5B4B     		ldr	r3, .L91+4
 2195 0f4a 0021     		movs	r1, #0
 2196 0f4c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2197 0f50 584B     		ldr	r3, .L91
 2198 0f52 1B88     		ldrh	r3, [r3]
 2199 0f54 5A1C     		adds	r2, r3, #1
 2200 0f56 91B2     		uxth	r1, r2
 2201 0f58 564A     		ldr	r2, .L91
 2202 0f5a 1180     		strh	r1, [r2]	@ movhi
 2203 0f5c 1A46     		mov	r2, r3
 2204 0f5e 564B     		ldr	r3, .L91+4
 2205 0f60 0321     		movs	r1, #3
 2206 0f62 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2207 0f66 534B     		ldr	r3, .L91
 2208 0f68 1B88     		ldrh	r3, [r3]
 2209 0f6a 5A1C     		adds	r2, r3, #1
 2210 0f6c 91B2     		uxth	r1, r2
 2211 0f6e 514A     		ldr	r2, .L91
 2212 0f70 1180     		strh	r1, [r2]	@ movhi
 2213 0f72 1A46     		mov	r2, r3
 2214 0f74 504B     		ldr	r3, .L91+4
 2215 0f76 0021     		movs	r1, #0
 2216 0f78 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2217 0f7c 4D4B     		ldr	r3, .L91
 2218 0f7e 1B88     		ldrh	r3, [r3]
 2219 0f80 5A1C     		adds	r2, r3, #1
 2220 0f82 91B2     		uxth	r1, r2
 2221 0f84 4B4A     		ldr	r2, .L91
 2222 0f86 1180     		strh	r1, [r2]	@ movhi
 2223 0f88 1A46     		mov	r2, r3
 2224 0f8a 4B4B     		ldr	r3, .L91+4
 2225 0f8c 0321     		movs	r1, #3
 2226 0f8e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2227 0f92 484B     		ldr	r3, .L91
 2228 0f94 1B88     		ldrh	r3, [r3]
 2229 0f96 5A1C     		adds	r2, r3, #1
 2230 0f98 91B2     		uxth	r1, r2
 2231 0f9a 464A     		ldr	r2, .L91
 2232 0f9c 1180     		strh	r1, [r2]	@ movhi
 2233 0f9e 1A46     		mov	r2, r3
 2234 0fa0 454B     		ldr	r3, .L91+4
 2235 0fa2 0021     		movs	r1, #0
 2236 0fa4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2237 0fa8 424B     		ldr	r3, .L91
 2238 0faa 1B88     		ldrh	r3, [r3]
 2239 0fac 5A1C     		adds	r2, r3, #1
 2240 0fae 91B2     		uxth	r1, r2
 2241 0fb0 404A     		ldr	r2, .L91
 2242 0fb2 1180     		strh	r1, [r2]	@ movhi
 2243 0fb4 1A46     		mov	r2, r3
 2244 0fb6 404B     		ldr	r3, .L91+4
 2245 0fb8 0321     		movs	r1, #3
 2246 0fba 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2247 0fbe 3D4B     		ldr	r3, .L91
 2248 0fc0 1B88     		ldrh	r3, [r3]
 2249 0fc2 5A1C     		adds	r2, r3, #1
 2250 0fc4 91B2     		uxth	r1, r2
 2251 0fc6 3B4A     		ldr	r2, .L91
 2252 0fc8 1180     		strh	r1, [r2]	@ movhi
 2253 0fca 1A46     		mov	r2, r3
 2254 0fcc 3A4B     		ldr	r3, .L91+4
 2255 0fce 0021     		movs	r1, #0
 2256 0fd0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2257 0fd4 374B     		ldr	r3, .L91
 2258 0fd6 1B88     		ldrh	r3, [r3]
 2259 0fd8 5A1C     		adds	r2, r3, #1
 2260 0fda 91B2     		uxth	r1, r2
 2261 0fdc 354A     		ldr	r2, .L91
 2262 0fde 1180     		strh	r1, [r2]	@ movhi
 2263 0fe0 1A46     		mov	r2, r3
 2264 0fe2 354B     		ldr	r3, .L91+4
 2265 0fe4 0321     		movs	r1, #3
 2266 0fe6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  87:example_project.c ****               break;
 2267              		.loc 3 87 0
 2268 0fea 37E3     		b	.L18
 2269              	.L23:
  88:example_project.c ****       case '2': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 2270              		.loc 3 88 0
 2271 0fec 314B     		ldr	r3, .L91
 2272 0fee 1B88     		ldrh	r3, [r3]
 2273 0ff0 5A1C     		adds	r2, r3, #1
 2274 0ff2 91B2     		uxth	r1, r2
 2275 0ff4 2F4A     		ldr	r2, .L91
 2276 0ff6 1180     		strh	r1, [r2]	@ movhi
 2277 0ff8 1A46     		mov	r2, r3
 2278 0ffa 2F4B     		ldr	r3, .L91+4
 2279 0ffc 0121     		movs	r1, #1
 2280 0ffe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2281 1002 2C4B     		ldr	r3, .L91
 2282 1004 1B88     		ldrh	r3, [r3]
 2283 1006 5A1C     		adds	r2, r3, #1
 2284 1008 91B2     		uxth	r1, r2
 2285 100a 2A4A     		ldr	r2, .L91
 2286 100c 1180     		strh	r1, [r2]	@ movhi
 2287 100e 1A46     		mov	r2, r3
 2288 1010 294B     		ldr	r3, .L91+4
 2289 1012 0021     		movs	r1, #0
 2290 1014 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2291 1018 264B     		ldr	r3, .L91
 2292 101a 1B88     		ldrh	r3, [r3]
 2293 101c 5A1C     		adds	r2, r3, #1
 2294 101e 91B2     		uxth	r1, r2
 2295 1020 244A     		ldr	r2, .L91
 2296 1022 1180     		strh	r1, [r2]	@ movhi
 2297 1024 1A46     		mov	r2, r3
 2298 1026 244B     		ldr	r3, .L91+4
 2299 1028 0121     		movs	r1, #1
 2300 102a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2301 102e 214B     		ldr	r3, .L91
 2302 1030 1B88     		ldrh	r3, [r3]
 2303 1032 5A1C     		adds	r2, r3, #1
 2304 1034 91B2     		uxth	r1, r2
 2305 1036 1F4A     		ldr	r2, .L91
 2306 1038 1180     		strh	r1, [r2]	@ movhi
 2307 103a 1A46     		mov	r2, r3
 2308 103c 1E4B     		ldr	r3, .L91+4
 2309 103e 0021     		movs	r1, #0
 2310 1040 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2311 1044 1B4B     		ldr	r3, .L91
 2312 1046 1B88     		ldrh	r3, [r3]
 2313 1048 5A1C     		adds	r2, r3, #1
 2314 104a 91B2     		uxth	r1, r2
 2315 104c 194A     		ldr	r2, .L91
 2316 104e 1180     		strh	r1, [r2]	@ movhi
 2317 1050 1A46     		mov	r2, r3
 2318 1052 194B     		ldr	r3, .L91+4
 2319 1054 0321     		movs	r1, #3
 2320 1056 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2321 105a 164B     		ldr	r3, .L91
 2322 105c 1B88     		ldrh	r3, [r3]
 2323 105e 5A1C     		adds	r2, r3, #1
 2324 1060 91B2     		uxth	r1, r2
 2325 1062 144A     		ldr	r2, .L91
 2326 1064 1180     		strh	r1, [r2]	@ movhi
 2327 1066 1A46     		mov	r2, r3
 2328 1068 134B     		ldr	r3, .L91+4
 2329 106a 0021     		movs	r1, #0
 2330 106c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2331 1070 104B     		ldr	r3, .L91
 2332 1072 1B88     		ldrh	r3, [r3]
 2333 1074 5A1C     		adds	r2, r3, #1
 2334 1076 91B2     		uxth	r1, r2
 2335 1078 0E4A     		ldr	r2, .L91
 2336 107a 1180     		strh	r1, [r2]	@ movhi
 2337 107c 1A46     		mov	r2, r3
 2338 107e 0E4B     		ldr	r3, .L91+4
 2339 1080 0321     		movs	r1, #3
 2340 1082 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2341 1086 0B4B     		ldr	r3, .L91
 2342 1088 1B88     		ldrh	r3, [r3]
 2343 108a 5A1C     		adds	r2, r3, #1
 2344 108c 91B2     		uxth	r1, r2
 2345 108e 094A     		ldr	r2, .L91
 2346 1090 1180     		strh	r1, [r2]	@ movhi
 2347 1092 1A46     		mov	r2, r3
 2348 1094 084B     		ldr	r3, .L91+4
 2349 1096 0021     		movs	r1, #0
 2350 1098 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2351 109c 054B     		ldr	r3, .L91
 2352 109e 1B88     		ldrh	r3, [r3]
 2353 10a0 5A1C     		adds	r2, r3, #1
 2354 10a2 91B2     		uxth	r1, r2
 2355 10a4 034A     		ldr	r2, .L91
 2356 10a6 1180     		strh	r1, [r2]	@ movhi
 2357 10a8 1A46     		mov	r2, r3
 2358 10aa 034B     		ldr	r3, .L91+4
 2359 10ac 0321     		movs	r1, #3
 2360 10ae 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  89:example_project.c ****               break;
 2361              		.loc 3 89 0
 2362 10b2 D3E2     		b	.L18
 2363              	.L92:
 2364              		.align	2
 2365              	.L91:
 2366 10b4 00000000 		.word	j
 2367 10b8 00000000 		.word	MC1
 2368              	.L24:
  90:example_project.c ****       case '3': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=3;
 2369              		.loc 3 90 0
 2370 10bc 954B     		ldr	r3, .L93
 2371 10be 1B88     		ldrh	r3, [r3]
 2372 10c0 5A1C     		adds	r2, r3, #1
 2373 10c2 91B2     		uxth	r1, r2
 2374 10c4 934A     		ldr	r2, .L93
 2375 10c6 1180     		strh	r1, [r2]	@ movhi
 2376 10c8 1A46     		mov	r2, r3
 2377 10ca 934B     		ldr	r3, .L93+4
 2378 10cc 0121     		movs	r1, #1
 2379 10ce 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2380 10d2 904B     		ldr	r3, .L93
 2381 10d4 1B88     		ldrh	r3, [r3]
 2382 10d6 5A1C     		adds	r2, r3, #1
 2383 10d8 91B2     		uxth	r1, r2
 2384 10da 8E4A     		ldr	r2, .L93
 2385 10dc 1180     		strh	r1, [r2]	@ movhi
 2386 10de 1A46     		mov	r2, r3
 2387 10e0 8D4B     		ldr	r3, .L93+4
 2388 10e2 0021     		movs	r1, #0
 2389 10e4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2390 10e8 8A4B     		ldr	r3, .L93
 2391 10ea 1B88     		ldrh	r3, [r3]
 2392 10ec 5A1C     		adds	r2, r3, #1
 2393 10ee 91B2     		uxth	r1, r2
 2394 10f0 884A     		ldr	r2, .L93
 2395 10f2 1180     		strh	r1, [r2]	@ movhi
 2396 10f4 1A46     		mov	r2, r3
 2397 10f6 884B     		ldr	r3, .L93+4
 2398 10f8 0121     		movs	r1, #1
 2399 10fa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2400 10fe 854B     		ldr	r3, .L93
 2401 1100 1B88     		ldrh	r3, [r3]
 2402 1102 5A1C     		adds	r2, r3, #1
 2403 1104 91B2     		uxth	r1, r2
 2404 1106 834A     		ldr	r2, .L93
 2405 1108 1180     		strh	r1, [r2]	@ movhi
 2406 110a 1A46     		mov	r2, r3
 2407 110c 824B     		ldr	r3, .L93+4
 2408 110e 0021     		movs	r1, #0
 2409 1110 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2410 1114 7F4B     		ldr	r3, .L93
 2411 1116 1B88     		ldrh	r3, [r3]
 2412 1118 5A1C     		adds	r2, r3, #1
 2413 111a 91B2     		uxth	r1, r2
 2414 111c 7D4A     		ldr	r2, .L93
 2415 111e 1180     		strh	r1, [r2]	@ movhi
 2416 1120 1A46     		mov	r2, r3
 2417 1122 7D4B     		ldr	r3, .L93+4
 2418 1124 0121     		movs	r1, #1
 2419 1126 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2420 112a 7A4B     		ldr	r3, .L93
 2421 112c 1B88     		ldrh	r3, [r3]
 2422 112e 5A1C     		adds	r2, r3, #1
 2423 1130 91B2     		uxth	r1, r2
 2424 1132 784A     		ldr	r2, .L93
 2425 1134 1180     		strh	r1, [r2]	@ movhi
 2426 1136 1A46     		mov	r2, r3
 2427 1138 774B     		ldr	r3, .L93+4
 2428 113a 0021     		movs	r1, #0
 2429 113c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2430 1140 744B     		ldr	r3, .L93
 2431 1142 1B88     		ldrh	r3, [r3]
 2432 1144 5A1C     		adds	r2, r3, #1
 2433 1146 91B2     		uxth	r1, r2
 2434 1148 724A     		ldr	r2, .L93
 2435 114a 1180     		strh	r1, [r2]	@ movhi
 2436 114c 1A46     		mov	r2, r3
 2437 114e 724B     		ldr	r3, .L93+4
 2438 1150 0321     		movs	r1, #3
 2439 1152 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2440 1156 6F4B     		ldr	r3, .L93
 2441 1158 1B88     		ldrh	r3, [r3]
 2442 115a 5A1C     		adds	r2, r3, #1
 2443 115c 91B2     		uxth	r1, r2
 2444 115e 6D4A     		ldr	r2, .L93
 2445 1160 1180     		strh	r1, [r2]	@ movhi
 2446 1162 1A46     		mov	r2, r3
 2447 1164 6C4B     		ldr	r3, .L93+4
 2448 1166 0021     		movs	r1, #0
 2449 1168 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2450 116c 694B     		ldr	r3, .L93
 2451 116e 1B88     		ldrh	r3, [r3]
 2452 1170 5A1C     		adds	r2, r3, #1
 2453 1172 91B2     		uxth	r1, r2
 2454 1174 674A     		ldr	r2, .L93
 2455 1176 1180     		strh	r1, [r2]	@ movhi
 2456 1178 1A46     		mov	r2, r3
 2457 117a 674B     		ldr	r3, .L93+4
 2458 117c 0321     		movs	r1, #3
 2459 117e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  91:example_project.c ****               break;
 2460              		.loc 3 91 0
 2461 1182 6BE2     		b	.L18
 2462              	.L25:
  92:example_project.c ****       case '4': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 2463              		.loc 3 92 0
 2464 1184 634B     		ldr	r3, .L93
 2465 1186 1B88     		ldrh	r3, [r3]
 2466 1188 5A1C     		adds	r2, r3, #1
 2467 118a 91B2     		uxth	r1, r2
 2468 118c 614A     		ldr	r2, .L93
 2469 118e 1180     		strh	r1, [r2]	@ movhi
 2470 1190 1A46     		mov	r2, r3
 2471 1192 614B     		ldr	r3, .L93+4
 2472 1194 0121     		movs	r1, #1
 2473 1196 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2474 119a 5E4B     		ldr	r3, .L93
 2475 119c 1B88     		ldrh	r3, [r3]
 2476 119e 5A1C     		adds	r2, r3, #1
 2477 11a0 91B2     		uxth	r1, r2
 2478 11a2 5C4A     		ldr	r2, .L93
 2479 11a4 1180     		strh	r1, [r2]	@ movhi
 2480 11a6 1A46     		mov	r2, r3
 2481 11a8 5B4B     		ldr	r3, .L93+4
 2482 11aa 0021     		movs	r1, #0
 2483 11ac 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2484 11b0 584B     		ldr	r3, .L93
 2485 11b2 1B88     		ldrh	r3, [r3]
 2486 11b4 5A1C     		adds	r2, r3, #1
 2487 11b6 91B2     		uxth	r1, r2
 2488 11b8 564A     		ldr	r2, .L93
 2489 11ba 1180     		strh	r1, [r2]	@ movhi
 2490 11bc 1A46     		mov	r2, r3
 2491 11be 564B     		ldr	r3, .L93+4
 2492 11c0 0121     		movs	r1, #1
 2493 11c2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2494 11c6 534B     		ldr	r3, .L93
 2495 11c8 1B88     		ldrh	r3, [r3]
 2496 11ca 5A1C     		adds	r2, r3, #1
 2497 11cc 91B2     		uxth	r1, r2
 2498 11ce 514A     		ldr	r2, .L93
 2499 11d0 1180     		strh	r1, [r2]	@ movhi
 2500 11d2 1A46     		mov	r2, r3
 2501 11d4 504B     		ldr	r3, .L93+4
 2502 11d6 0021     		movs	r1, #0
 2503 11d8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2504 11dc 4D4B     		ldr	r3, .L93
 2505 11de 1B88     		ldrh	r3, [r3]
 2506 11e0 5A1C     		adds	r2, r3, #1
 2507 11e2 91B2     		uxth	r1, r2
 2508 11e4 4B4A     		ldr	r2, .L93
 2509 11e6 1180     		strh	r1, [r2]	@ movhi
 2510 11e8 1A46     		mov	r2, r3
 2511 11ea 4B4B     		ldr	r3, .L93+4
 2512 11ec 0121     		movs	r1, #1
 2513 11ee 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2514 11f2 484B     		ldr	r3, .L93
 2515 11f4 1B88     		ldrh	r3, [r3]
 2516 11f6 5A1C     		adds	r2, r3, #1
 2517 11f8 91B2     		uxth	r1, r2
 2518 11fa 464A     		ldr	r2, .L93
 2519 11fc 1180     		strh	r1, [r2]	@ movhi
 2520 11fe 1A46     		mov	r2, r3
 2521 1200 454B     		ldr	r3, .L93+4
 2522 1202 0021     		movs	r1, #0
 2523 1204 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2524 1208 424B     		ldr	r3, .L93
 2525 120a 1B88     		ldrh	r3, [r3]
 2526 120c 5A1C     		adds	r2, r3, #1
 2527 120e 91B2     		uxth	r1, r2
 2528 1210 404A     		ldr	r2, .L93
 2529 1212 1180     		strh	r1, [r2]	@ movhi
 2530 1214 1A46     		mov	r2, r3
 2531 1216 404B     		ldr	r3, .L93+4
 2532 1218 0121     		movs	r1, #1
 2533 121a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2534 121e 3D4B     		ldr	r3, .L93
 2535 1220 1B88     		ldrh	r3, [r3]
 2536 1222 5A1C     		adds	r2, r3, #1
 2537 1224 91B2     		uxth	r1, r2
 2538 1226 3B4A     		ldr	r2, .L93
 2539 1228 1180     		strh	r1, [r2]	@ movhi
 2540 122a 1A46     		mov	r2, r3
 2541 122c 3A4B     		ldr	r3, .L93+4
 2542 122e 0021     		movs	r1, #0
 2543 1230 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2544 1234 374B     		ldr	r3, .L93
 2545 1236 1B88     		ldrh	r3, [r3]
 2546 1238 5A1C     		adds	r2, r3, #1
 2547 123a 91B2     		uxth	r1, r2
 2548 123c 354A     		ldr	r2, .L93
 2549 123e 1180     		strh	r1, [r2]	@ movhi
 2550 1240 1A46     		mov	r2, r3
 2551 1242 354B     		ldr	r3, .L93+4
 2552 1244 0321     		movs	r1, #3
 2553 1246 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  93:example_project.c ****               break;
 2554              		.loc 3 93 0
 2555 124a 07E2     		b	.L18
 2556              	.L26:
  94:example_project.c ****       case '5': MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 2557              		.loc 3 94 0
 2558 124c 314B     		ldr	r3, .L93
 2559 124e 1B88     		ldrh	r3, [r3]
 2560 1250 5A1C     		adds	r2, r3, #1
 2561 1252 91B2     		uxth	r1, r2
 2562 1254 2F4A     		ldr	r2, .L93
 2563 1256 1180     		strh	r1, [r2]	@ movhi
 2564 1258 1A46     		mov	r2, r3
 2565 125a 2F4B     		ldr	r3, .L93+4
 2566 125c 0121     		movs	r1, #1
 2567 125e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2568 1262 2C4B     		ldr	r3, .L93
 2569 1264 1B88     		ldrh	r3, [r3]
 2570 1266 5A1C     		adds	r2, r3, #1
 2571 1268 91B2     		uxth	r1, r2
 2572 126a 2A4A     		ldr	r2, .L93
 2573 126c 1180     		strh	r1, [r2]	@ movhi
 2574 126e 1A46     		mov	r2, r3
 2575 1270 294B     		ldr	r3, .L93+4
 2576 1272 0021     		movs	r1, #0
 2577 1274 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2578 1278 264B     		ldr	r3, .L93
 2579 127a 1B88     		ldrh	r3, [r3]
 2580 127c 5A1C     		adds	r2, r3, #1
 2581 127e 91B2     		uxth	r1, r2
 2582 1280 244A     		ldr	r2, .L93
 2583 1282 1180     		strh	r1, [r2]	@ movhi
 2584 1284 1A46     		mov	r2, r3
 2585 1286 244B     		ldr	r3, .L93+4
 2586 1288 0121     		movs	r1, #1
 2587 128a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2588 128e 214B     		ldr	r3, .L93
 2589 1290 1B88     		ldrh	r3, [r3]
 2590 1292 5A1C     		adds	r2, r3, #1
 2591 1294 91B2     		uxth	r1, r2
 2592 1296 1F4A     		ldr	r2, .L93
 2593 1298 1180     		strh	r1, [r2]	@ movhi
 2594 129a 1A46     		mov	r2, r3
 2595 129c 1E4B     		ldr	r3, .L93+4
 2596 129e 0021     		movs	r1, #0
 2597 12a0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2598 12a4 1B4B     		ldr	r3, .L93
 2599 12a6 1B88     		ldrh	r3, [r3]
 2600 12a8 5A1C     		adds	r2, r3, #1
 2601 12aa 91B2     		uxth	r1, r2
 2602 12ac 194A     		ldr	r2, .L93
 2603 12ae 1180     		strh	r1, [r2]	@ movhi
 2604 12b0 1A46     		mov	r2, r3
 2605 12b2 194B     		ldr	r3, .L93+4
 2606 12b4 0121     		movs	r1, #1
 2607 12b6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2608 12ba 164B     		ldr	r3, .L93
 2609 12bc 1B88     		ldrh	r3, [r3]
 2610 12be 5A1C     		adds	r2, r3, #1
 2611 12c0 91B2     		uxth	r1, r2
 2612 12c2 144A     		ldr	r2, .L93
 2613 12c4 1180     		strh	r1, [r2]	@ movhi
 2614 12c6 1A46     		mov	r2, r3
 2615 12c8 134B     		ldr	r3, .L93+4
 2616 12ca 0021     		movs	r1, #0
 2617 12cc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2618 12d0 104B     		ldr	r3, .L93
 2619 12d2 1B88     		ldrh	r3, [r3]
 2620 12d4 5A1C     		adds	r2, r3, #1
 2621 12d6 91B2     		uxth	r1, r2
 2622 12d8 0E4A     		ldr	r2, .L93
 2623 12da 1180     		strh	r1, [r2]	@ movhi
 2624 12dc 1A46     		mov	r2, r3
 2625 12de 0E4B     		ldr	r3, .L93+4
 2626 12e0 0121     		movs	r1, #1
 2627 12e2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2628 12e6 0B4B     		ldr	r3, .L93
 2629 12e8 1B88     		ldrh	r3, [r3]
 2630 12ea 5A1C     		adds	r2, r3, #1
 2631 12ec 91B2     		uxth	r1, r2
 2632 12ee 094A     		ldr	r2, .L93
 2633 12f0 1180     		strh	r1, [r2]	@ movhi
 2634 12f2 1A46     		mov	r2, r3
 2635 12f4 084B     		ldr	r3, .L93+4
 2636 12f6 0021     		movs	r1, #0
 2637 12f8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2638 12fc 054B     		ldr	r3, .L93
 2639 12fe 1B88     		ldrh	r3, [r3]
 2640 1300 5A1C     		adds	r2, r3, #1
 2641 1302 91B2     		uxth	r1, r2
 2642 1304 034A     		ldr	r2, .L93
 2643 1306 1180     		strh	r1, [r2]	@ movhi
 2644 1308 1A46     		mov	r2, r3
 2645 130a 034B     		ldr	r3, .L93+4
 2646 130c 0121     		movs	r1, #1
 2647 130e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  95:example_project.c ****               break;
 2648              		.loc 3 95 0
 2649 1312 A3E1     		b	.L18
 2650              	.L94:
 2651              		.align	2
 2652              	.L93:
 2653 1314 00000000 		.word	j
 2654 1318 00000000 		.word	MC1
 2655              	.L27:
  96:example_project.c ****       case '6': MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 2656              		.loc 3 96 0
 2657 131c 954B     		ldr	r3, .L95
 2658 131e 1B88     		ldrh	r3, [r3]
 2659 1320 5A1C     		adds	r2, r3, #1
 2660 1322 91B2     		uxth	r1, r2
 2661 1324 934A     		ldr	r2, .L95
 2662 1326 1180     		strh	r1, [r2]	@ movhi
 2663 1328 1A46     		mov	r2, r3
 2664 132a 934B     		ldr	r3, .L95+4
 2665 132c 0321     		movs	r1, #3
 2666 132e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2667 1332 904B     		ldr	r3, .L95
 2668 1334 1B88     		ldrh	r3, [r3]
 2669 1336 5A1C     		adds	r2, r3, #1
 2670 1338 91B2     		uxth	r1, r2
 2671 133a 8E4A     		ldr	r2, .L95
 2672 133c 1180     		strh	r1, [r2]	@ movhi
 2673 133e 1A46     		mov	r2, r3
 2674 1340 8D4B     		ldr	r3, .L95+4
 2675 1342 0021     		movs	r1, #0
 2676 1344 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2677 1348 8A4B     		ldr	r3, .L95
 2678 134a 1B88     		ldrh	r3, [r3]
 2679 134c 5A1C     		adds	r2, r3, #1
 2680 134e 91B2     		uxth	r1, r2
 2681 1350 884A     		ldr	r2, .L95
 2682 1352 1180     		strh	r1, [r2]	@ movhi
 2683 1354 1A46     		mov	r2, r3
 2684 1356 884B     		ldr	r3, .L95+4
 2685 1358 0121     		movs	r1, #1
 2686 135a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2687 135e 854B     		ldr	r3, .L95
 2688 1360 1B88     		ldrh	r3, [r3]
 2689 1362 5A1C     		adds	r2, r3, #1
 2690 1364 91B2     		uxth	r1, r2
 2691 1366 834A     		ldr	r2, .L95
 2692 1368 1180     		strh	r1, [r2]	@ movhi
 2693 136a 1A46     		mov	r2, r3
 2694 136c 824B     		ldr	r3, .L95+4
 2695 136e 0021     		movs	r1, #0
 2696 1370 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2697 1374 7F4B     		ldr	r3, .L95
 2698 1376 1B88     		ldrh	r3, [r3]
 2699 1378 5A1C     		adds	r2, r3, #1
 2700 137a 91B2     		uxth	r1, r2
 2701 137c 7D4A     		ldr	r2, .L95
 2702 137e 1180     		strh	r1, [r2]	@ movhi
 2703 1380 1A46     		mov	r2, r3
 2704 1382 7D4B     		ldr	r3, .L95+4
 2705 1384 0121     		movs	r1, #1
 2706 1386 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2707 138a 7A4B     		ldr	r3, .L95
 2708 138c 1B88     		ldrh	r3, [r3]
 2709 138e 5A1C     		adds	r2, r3, #1
 2710 1390 91B2     		uxth	r1, r2
 2711 1392 784A     		ldr	r2, .L95
 2712 1394 1180     		strh	r1, [r2]	@ movhi
 2713 1396 1A46     		mov	r2, r3
 2714 1398 774B     		ldr	r3, .L95+4
 2715 139a 0021     		movs	r1, #0
 2716 139c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2717 13a0 744B     		ldr	r3, .L95
 2718 13a2 1B88     		ldrh	r3, [r3]
 2719 13a4 5A1C     		adds	r2, r3, #1
 2720 13a6 91B2     		uxth	r1, r2
 2721 13a8 724A     		ldr	r2, .L95
 2722 13aa 1180     		strh	r1, [r2]	@ movhi
 2723 13ac 1A46     		mov	r2, r3
 2724 13ae 724B     		ldr	r3, .L95+4
 2725 13b0 0121     		movs	r1, #1
 2726 13b2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2727 13b6 6F4B     		ldr	r3, .L95
 2728 13b8 1B88     		ldrh	r3, [r3]
 2729 13ba 5A1C     		adds	r2, r3, #1
 2730 13bc 91B2     		uxth	r1, r2
 2731 13be 6D4A     		ldr	r2, .L95
 2732 13c0 1180     		strh	r1, [r2]	@ movhi
 2733 13c2 1A46     		mov	r2, r3
 2734 13c4 6C4B     		ldr	r3, .L95+4
 2735 13c6 0021     		movs	r1, #0
 2736 13c8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2737 13cc 694B     		ldr	r3, .L95
 2738 13ce 1B88     		ldrh	r3, [r3]
 2739 13d0 5A1C     		adds	r2, r3, #1
 2740 13d2 91B2     		uxth	r1, r2
 2741 13d4 674A     		ldr	r2, .L95
 2742 13d6 1180     		strh	r1, [r2]	@ movhi
 2743 13d8 1A46     		mov	r2, r3
 2744 13da 674B     		ldr	r3, .L95+4
 2745 13dc 0121     		movs	r1, #1
 2746 13de 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  97:example_project.c ****               break;
 2747              		.loc 3 97 0
 2748 13e2 3BE1     		b	.L18
 2749              	.L28:
  98:example_project.c ****       case '7': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1; MC1[j++]=0; MC1[j++]=1;
 2750              		.loc 3 98 0
 2751 13e4 634B     		ldr	r3, .L95
 2752 13e6 1B88     		ldrh	r3, [r3]
 2753 13e8 5A1C     		adds	r2, r3, #1
 2754 13ea 91B2     		uxth	r1, r2
 2755 13ec 614A     		ldr	r2, .L95
 2756 13ee 1180     		strh	r1, [r2]	@ movhi
 2757 13f0 1A46     		mov	r2, r3
 2758 13f2 614B     		ldr	r3, .L95+4
 2759 13f4 0321     		movs	r1, #3
 2760 13f6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2761 13fa 5E4B     		ldr	r3, .L95
 2762 13fc 1B88     		ldrh	r3, [r3]
 2763 13fe 5A1C     		adds	r2, r3, #1
 2764 1400 91B2     		uxth	r1, r2
 2765 1402 5C4A     		ldr	r2, .L95
 2766 1404 1180     		strh	r1, [r2]	@ movhi
 2767 1406 1A46     		mov	r2, r3
 2768 1408 5B4B     		ldr	r3, .L95+4
 2769 140a 0021     		movs	r1, #0
 2770 140c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2771 1410 584B     		ldr	r3, .L95
 2772 1412 1B88     		ldrh	r3, [r3]
 2773 1414 5A1C     		adds	r2, r3, #1
 2774 1416 91B2     		uxth	r1, r2
 2775 1418 564A     		ldr	r2, .L95
 2776 141a 1180     		strh	r1, [r2]	@ movhi
 2777 141c 1A46     		mov	r2, r3
 2778 141e 564B     		ldr	r3, .L95+4
 2779 1420 0321     		movs	r1, #3
 2780 1422 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2781 1426 534B     		ldr	r3, .L95
 2782 1428 1B88     		ldrh	r3, [r3]
 2783 142a 5A1C     		adds	r2, r3, #1
 2784 142c 91B2     		uxth	r1, r2
 2785 142e 514A     		ldr	r2, .L95
 2786 1430 1180     		strh	r1, [r2]	@ movhi
 2787 1432 1A46     		mov	r2, r3
 2788 1434 504B     		ldr	r3, .L95+4
 2789 1436 0021     		movs	r1, #0
 2790 1438 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2791 143c 4D4B     		ldr	r3, .L95
 2792 143e 1B88     		ldrh	r3, [r3]
 2793 1440 5A1C     		adds	r2, r3, #1
 2794 1442 91B2     		uxth	r1, r2
 2795 1444 4B4A     		ldr	r2, .L95
 2796 1446 1180     		strh	r1, [r2]	@ movhi
 2797 1448 1A46     		mov	r2, r3
 2798 144a 4B4B     		ldr	r3, .L95+4
 2799 144c 0121     		movs	r1, #1
 2800 144e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2801 1452 484B     		ldr	r3, .L95
 2802 1454 1B88     		ldrh	r3, [r3]
 2803 1456 5A1C     		adds	r2, r3, #1
 2804 1458 91B2     		uxth	r1, r2
 2805 145a 464A     		ldr	r2, .L95
 2806 145c 1180     		strh	r1, [r2]	@ movhi
 2807 145e 1A46     		mov	r2, r3
 2808 1460 454B     		ldr	r3, .L95+4
 2809 1462 0021     		movs	r1, #0
 2810 1464 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2811 1468 424B     		ldr	r3, .L95
 2812 146a 1B88     		ldrh	r3, [r3]
 2813 146c 5A1C     		adds	r2, r3, #1
 2814 146e 91B2     		uxth	r1, r2
 2815 1470 404A     		ldr	r2, .L95
 2816 1472 1180     		strh	r1, [r2]	@ movhi
 2817 1474 1A46     		mov	r2, r3
 2818 1476 404B     		ldr	r3, .L95+4
 2819 1478 0121     		movs	r1, #1
 2820 147a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2821 147e 3D4B     		ldr	r3, .L95
 2822 1480 1B88     		ldrh	r3, [r3]
 2823 1482 5A1C     		adds	r2, r3, #1
 2824 1484 91B2     		uxth	r1, r2
 2825 1486 3B4A     		ldr	r2, .L95
 2826 1488 1180     		strh	r1, [r2]	@ movhi
 2827 148a 1A46     		mov	r2, r3
 2828 148c 3A4B     		ldr	r3, .L95+4
 2829 148e 0021     		movs	r1, #0
 2830 1490 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2831 1494 374B     		ldr	r3, .L95
 2832 1496 1B88     		ldrh	r3, [r3]
 2833 1498 5A1C     		adds	r2, r3, #1
 2834 149a 91B2     		uxth	r1, r2
 2835 149c 354A     		ldr	r2, .L95
 2836 149e 1180     		strh	r1, [r2]	@ movhi
 2837 14a0 1A46     		mov	r2, r3
 2838 14a2 354B     		ldr	r3, .L95+4
 2839 14a4 0121     		movs	r1, #1
 2840 14a6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  99:example_project.c ****               break;
 2841              		.loc 3 99 0
 2842 14aa D7E0     		b	.L18
 2843              	.L29:
 100:example_project.c ****       case '8': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=1;
 2844              		.loc 3 100 0
 2845 14ac 314B     		ldr	r3, .L95
 2846 14ae 1B88     		ldrh	r3, [r3]
 2847 14b0 5A1C     		adds	r2, r3, #1
 2848 14b2 91B2     		uxth	r1, r2
 2849 14b4 2F4A     		ldr	r2, .L95
 2850 14b6 1180     		strh	r1, [r2]	@ movhi
 2851 14b8 1A46     		mov	r2, r3
 2852 14ba 2F4B     		ldr	r3, .L95+4
 2853 14bc 0321     		movs	r1, #3
 2854 14be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2855 14c2 2C4B     		ldr	r3, .L95
 2856 14c4 1B88     		ldrh	r3, [r3]
 2857 14c6 5A1C     		adds	r2, r3, #1
 2858 14c8 91B2     		uxth	r1, r2
 2859 14ca 2A4A     		ldr	r2, .L95
 2860 14cc 1180     		strh	r1, [r2]	@ movhi
 2861 14ce 1A46     		mov	r2, r3
 2862 14d0 294B     		ldr	r3, .L95+4
 2863 14d2 0021     		movs	r1, #0
 2864 14d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2865 14d8 264B     		ldr	r3, .L95
 2866 14da 1B88     		ldrh	r3, [r3]
 2867 14dc 5A1C     		adds	r2, r3, #1
 2868 14de 91B2     		uxth	r1, r2
 2869 14e0 244A     		ldr	r2, .L95
 2870 14e2 1180     		strh	r1, [r2]	@ movhi
 2871 14e4 1A46     		mov	r2, r3
 2872 14e6 244B     		ldr	r3, .L95+4
 2873 14e8 0321     		movs	r1, #3
 2874 14ea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2875 14ee 214B     		ldr	r3, .L95
 2876 14f0 1B88     		ldrh	r3, [r3]
 2877 14f2 5A1C     		adds	r2, r3, #1
 2878 14f4 91B2     		uxth	r1, r2
 2879 14f6 1F4A     		ldr	r2, .L95
 2880 14f8 1180     		strh	r1, [r2]	@ movhi
 2881 14fa 1A46     		mov	r2, r3
 2882 14fc 1E4B     		ldr	r3, .L95+4
 2883 14fe 0021     		movs	r1, #0
 2884 1500 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2885 1504 1B4B     		ldr	r3, .L95
 2886 1506 1B88     		ldrh	r3, [r3]
 2887 1508 5A1C     		adds	r2, r3, #1
 2888 150a 91B2     		uxth	r1, r2
 2889 150c 194A     		ldr	r2, .L95
 2890 150e 1180     		strh	r1, [r2]	@ movhi
 2891 1510 1A46     		mov	r2, r3
 2892 1512 194B     		ldr	r3, .L95+4
 2893 1514 0321     		movs	r1, #3
 2894 1516 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2895 151a 164B     		ldr	r3, .L95
 2896 151c 1B88     		ldrh	r3, [r3]
 2897 151e 5A1C     		adds	r2, r3, #1
 2898 1520 91B2     		uxth	r1, r2
 2899 1522 144A     		ldr	r2, .L95
 2900 1524 1180     		strh	r1, [r2]	@ movhi
 2901 1526 1A46     		mov	r2, r3
 2902 1528 134B     		ldr	r3, .L95+4
 2903 152a 0021     		movs	r1, #0
 2904 152c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2905 1530 104B     		ldr	r3, .L95
 2906 1532 1B88     		ldrh	r3, [r3]
 2907 1534 5A1C     		adds	r2, r3, #1
 2908 1536 91B2     		uxth	r1, r2
 2909 1538 0E4A     		ldr	r2, .L95
 2910 153a 1180     		strh	r1, [r2]	@ movhi
 2911 153c 1A46     		mov	r2, r3
 2912 153e 0E4B     		ldr	r3, .L95+4
 2913 1540 0121     		movs	r1, #1
 2914 1542 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2915 1546 0B4B     		ldr	r3, .L95
 2916 1548 1B88     		ldrh	r3, [r3]
 2917 154a 5A1C     		adds	r2, r3, #1
 2918 154c 91B2     		uxth	r1, r2
 2919 154e 094A     		ldr	r2, .L95
 2920 1550 1180     		strh	r1, [r2]	@ movhi
 2921 1552 1A46     		mov	r2, r3
 2922 1554 084B     		ldr	r3, .L95+4
 2923 1556 0021     		movs	r1, #0
 2924 1558 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2925 155c 054B     		ldr	r3, .L95
 2926 155e 1B88     		ldrh	r3, [r3]
 2927 1560 5A1C     		adds	r2, r3, #1
 2928 1562 91B2     		uxth	r1, r2
 2929 1564 034A     		ldr	r2, .L95
 2930 1566 1180     		strh	r1, [r2]	@ movhi
 2931 1568 1A46     		mov	r2, r3
 2932 156a 034B     		ldr	r3, .L95+4
 2933 156c 0121     		movs	r1, #1
 2934 156e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 101:example_project.c ****               break;
 2935              		.loc 3 101 0
 2936 1572 73E0     		b	.L18
 2937              	.L96:
 2938              		.align	2
 2939              	.L95:
 2940 1574 00000000 		.word	j
 2941 1578 00000000 		.word	MC1
 2942              	.L30:
 102:example_project.c ****       case '9': MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3; MC1[j++]=0; MC1[j++]=3;
 2943              		.loc 3 102 0
 2944 157c 704B     		ldr	r3, .L97
 2945 157e 1B88     		ldrh	r3, [r3]
 2946 1580 5A1C     		adds	r2, r3, #1
 2947 1582 91B2     		uxth	r1, r2
 2948 1584 6E4A     		ldr	r2, .L97
 2949 1586 1180     		strh	r1, [r2]	@ movhi
 2950 1588 1A46     		mov	r2, r3
 2951 158a 6E4B     		ldr	r3, .L97+4
 2952 158c 0321     		movs	r1, #3
 2953 158e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2954 1592 6B4B     		ldr	r3, .L97
 2955 1594 1B88     		ldrh	r3, [r3]
 2956 1596 5A1C     		adds	r2, r3, #1
 2957 1598 91B2     		uxth	r1, r2
 2958 159a 694A     		ldr	r2, .L97
 2959 159c 1180     		strh	r1, [r2]	@ movhi
 2960 159e 1A46     		mov	r2, r3
 2961 15a0 684B     		ldr	r3, .L97+4
 2962 15a2 0021     		movs	r1, #0
 2963 15a4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2964 15a8 654B     		ldr	r3, .L97
 2965 15aa 1B88     		ldrh	r3, [r3]
 2966 15ac 5A1C     		adds	r2, r3, #1
 2967 15ae 91B2     		uxth	r1, r2
 2968 15b0 634A     		ldr	r2, .L97
 2969 15b2 1180     		strh	r1, [r2]	@ movhi
 2970 15b4 1A46     		mov	r2, r3
 2971 15b6 634B     		ldr	r3, .L97+4
 2972 15b8 0321     		movs	r1, #3
 2973 15ba 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2974 15be 604B     		ldr	r3, .L97
 2975 15c0 1B88     		ldrh	r3, [r3]
 2976 15c2 5A1C     		adds	r2, r3, #1
 2977 15c4 91B2     		uxth	r1, r2
 2978 15c6 5E4A     		ldr	r2, .L97
 2979 15c8 1180     		strh	r1, [r2]	@ movhi
 2980 15ca 1A46     		mov	r2, r3
 2981 15cc 5D4B     		ldr	r3, .L97+4
 2982 15ce 0021     		movs	r1, #0
 2983 15d0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2984 15d4 5A4B     		ldr	r3, .L97
 2985 15d6 1B88     		ldrh	r3, [r3]
 2986 15d8 5A1C     		adds	r2, r3, #1
 2987 15da 91B2     		uxth	r1, r2
 2988 15dc 584A     		ldr	r2, .L97
 2989 15de 1180     		strh	r1, [r2]	@ movhi
 2990 15e0 1A46     		mov	r2, r3
 2991 15e2 584B     		ldr	r3, .L97+4
 2992 15e4 0321     		movs	r1, #3
 2993 15e6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 2994 15ea 554B     		ldr	r3, .L97
 2995 15ec 1B88     		ldrh	r3, [r3]
 2996 15ee 5A1C     		adds	r2, r3, #1
 2997 15f0 91B2     		uxth	r1, r2
 2998 15f2 534A     		ldr	r2, .L97
 2999 15f4 1180     		strh	r1, [r2]	@ movhi
 3000 15f6 1A46     		mov	r2, r3
 3001 15f8 524B     		ldr	r3, .L97+4
 3002 15fa 0021     		movs	r1, #0
 3003 15fc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3004 1600 4F4B     		ldr	r3, .L97
 3005 1602 1B88     		ldrh	r3, [r3]
 3006 1604 5A1C     		adds	r2, r3, #1
 3007 1606 91B2     		uxth	r1, r2
 3008 1608 4D4A     		ldr	r2, .L97
 3009 160a 1180     		strh	r1, [r2]	@ movhi
 3010 160c 1A46     		mov	r2, r3
 3011 160e 4D4B     		ldr	r3, .L97+4
 3012 1610 0321     		movs	r1, #3
 3013 1612 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3014 1616 4A4B     		ldr	r3, .L97
 3015 1618 1B88     		ldrh	r3, [r3]
 3016 161a 5A1C     		adds	r2, r3, #1
 3017 161c 91B2     		uxth	r1, r2
 3018 161e 484A     		ldr	r2, .L97
 3019 1620 1180     		strh	r1, [r2]	@ movhi
 3020 1622 1A46     		mov	r2, r3
 3021 1624 474B     		ldr	r3, .L97+4
 3022 1626 0021     		movs	r1, #0
 3023 1628 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3024 162c 444B     		ldr	r3, .L97
 3025 162e 1B88     		ldrh	r3, [r3]
 3026 1630 5A1C     		adds	r2, r3, #1
 3027 1632 91B2     		uxth	r1, r2
 3028 1634 424A     		ldr	r2, .L97
 3029 1636 1180     		strh	r1, [r2]	@ movhi
 3030 1638 1A46     		mov	r2, r3
 3031 163a 424B     		ldr	r3, .L97+4
 3032 163c 0121     		movs	r1, #1
 3033 163e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 103:example_project.c ****               break;
 3034              		.loc 3 103 0
 3035 1642 0BE0     		b	.L18
 3036              	.L19:
 104:example_project.c ****       case ' ': MC1[j++]=0;
 3037              		.loc 3 104 0
 3038 1644 3E4B     		ldr	r3, .L97
 3039 1646 1B88     		ldrh	r3, [r3]
 3040 1648 5A1C     		adds	r2, r3, #1
 3041 164a 91B2     		uxth	r1, r2
 3042 164c 3C4A     		ldr	r2, .L97
 3043 164e 1180     		strh	r1, [r2]	@ movhi
 3044 1650 1A46     		mov	r2, r3
 3045 1652 3C4B     		ldr	r3, .L97+4
 3046 1654 0021     		movs	r1, #0
 3047 1656 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 105:example_project.c ****               break;
 3048              		.loc 3 105 0
 3049 165a 00BF     		nop
 3050              	.L18:
 106:example_project.c ****     }
 107:example_project.c ****     MC1[j++]=0; MC1[j++]=0; MC1[j++]=0;
 3051              		.loc 3 107 0 discriminator 2
 3052 165c 384B     		ldr	r3, .L97
 3053 165e 1B88     		ldrh	r3, [r3]
 3054 1660 5A1C     		adds	r2, r3, #1
 3055 1662 91B2     		uxth	r1, r2
 3056 1664 364A     		ldr	r2, .L97
 3057 1666 1180     		strh	r1, [r2]	@ movhi
 3058 1668 1A46     		mov	r2, r3
 3059 166a 364B     		ldr	r3, .L97+4
 3060 166c 0021     		movs	r1, #0
 3061 166e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3062 1672 334B     		ldr	r3, .L97
 3063 1674 1B88     		ldrh	r3, [r3]
 3064 1676 5A1C     		adds	r2, r3, #1
 3065 1678 91B2     		uxth	r1, r2
 3066 167a 314A     		ldr	r2, .L97
 3067 167c 1180     		strh	r1, [r2]	@ movhi
 3068 167e 1A46     		mov	r2, r3
 3069 1680 304B     		ldr	r3, .L97+4
 3070 1682 0021     		movs	r1, #0
 3071 1684 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3072 1688 2D4B     		ldr	r3, .L97
 3073 168a 1B88     		ldrh	r3, [r3]
 3074 168c 5A1C     		adds	r2, r3, #1
 3075 168e 91B2     		uxth	r1, r2
 3076 1690 2B4A     		ldr	r2, .L97
 3077 1692 1180     		strh	r1, [r2]	@ movhi
 3078 1694 1A46     		mov	r2, r3
 3079 1696 2B4B     		ldr	r3, .L97+4
 3080 1698 0021     		movs	r1, #0
 3081 169a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  28:example_project.c ****   {
 3082              		.loc 3 28 0 discriminator 2
 3083 169e 2A4B     		ldr	r3, .L97+8
 3084 16a0 1B88     		ldrh	r3, [r3]
 3085 16a2 0133     		adds	r3, r3, #1
 3086 16a4 9AB2     		uxth	r2, r3
 3087 16a6 284B     		ldr	r3, .L97+8
 3088 16a8 1A80     		strh	r2, [r3]	@ movhi
 3089              	.L17:
  28:example_project.c ****   {
 3090              		.loc 3 28 0 is_stmt 0 discriminator 1
 3091 16aa 274B     		ldr	r3, .L97+8
 3092 16ac 1B88     		ldrh	r3, [r3]
 3093 16ae 1A46     		mov	r2, r3
 3094 16b0 264B     		ldr	r3, .L97+12
 3095 16b2 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 3096 16b4 002B     		cmp	r3, #0
 3097 16b6 7EF4C4AC 		bne	.L57
 108:example_project.c ****   }  
 109:example_project.c ****   j-=2;
 3098              		.loc 3 109 0 is_stmt 1
 3099 16ba 214B     		ldr	r3, .L97
 3100 16bc 1B88     		ldrh	r3, [r3]
 3101 16be 023B     		subs	r3, r3, #2
 3102 16c0 9AB2     		uxth	r2, r3
 3103 16c2 1F4B     		ldr	r3, .L97
 3104 16c4 1A80     		strh	r2, [r3]	@ movhi
 3105              	.L78:
 110:example_project.c **** 
 111:example_project.c ****   while(1)
 112:example_project.c ****   {
 113:example_project.c ****     if(XMC_GPIO_GetInput(P1_14)==0&&f1==0&&f2==0)
 3106              		.loc 3 113 0
 3107 16c6 0E21     		movs	r1, #14
 3108 16c8 2148     		ldr	r0, .L97+16
 3109 16ca FFF7FEFF 		bl	XMC_GPIO_GetInput
 3110 16ce 0346     		mov	r3, r0
 3111 16d0 002B     		cmp	r3, #0
 3112 16d2 51D1     		bne	.L58
 3113              		.loc 3 113 0 is_stmt 0 discriminator 1
 3114 16d4 1F4B     		ldr	r3, .L97+20
 3115 16d6 1B88     		ldrh	r3, [r3]
 3116 16d8 002B     		cmp	r3, #0
 3117 16da 4DD1     		bne	.L58
 3118              		.loc 3 113 0 discriminator 2
 3119 16dc 1E4B     		ldr	r3, .L97+24
 3120 16de 1B88     		ldrh	r3, [r3]
 3121 16e0 002B     		cmp	r3, #0
 3122 16e2 49D1     		bne	.L58
 114:example_project.c ****     {
 115:example_project.c ****       f1=1;
 3123              		.loc 3 115 0 is_stmt 1
 3124 16e4 1B4B     		ldr	r3, .L97+20
 3125 16e6 0122     		movs	r2, #1
 3126 16e8 1A80     		strh	r2, [r3]	@ movhi
 116:example_project.c ****       i=k=0;
 3127              		.loc 3 116 0
 3128 16ea 1C4B     		ldr	r3, .L97+28
 3129 16ec 0022     		movs	r2, #0
 3130 16ee 1A80     		strh	r2, [r3]	@ movhi
 3131 16f0 1A4B     		ldr	r3, .L97+28
 3132 16f2 1A88     		ldrh	r2, [r3]
 3133 16f4 144B     		ldr	r3, .L97+8
 3134 16f6 1A80     		strh	r2, [r3]	@ movhi
 117:example_project.c ****       t1=t2;
 3135              		.loc 3 117 0
 3136 16f8 194B     		ldr	r3, .L97+32
 3137 16fa 1B68     		ldr	r3, [r3]
 3138 16fc 194A     		ldr	r2, .L97+36
 3139 16fe 1360     		str	r3, [r2]
 118:example_project.c ****       t3+=(12000000-PPB->SYST_CVR)*100/12000000;
 3140              		.loc 3 118 0
 3141 1700 4FF0E023 		mov	r3, #-536813568
 3142 1704 9B69     		ldr	r3, [r3, #24]
 3143 1706 6FF06302 		mvn	r2, #99
 3144 170a 02FB03F2 		mul	r2, r2, r3
 3145 170e 164B     		ldr	r3, .L97+40
 3146 1710 1344     		add	r3, r3, r2
 3147 1712 164A     		ldr	r2, .L97+44
 3148 1714 A2FB0323 		umull	r2, r3, r2, r3
 3149 1718 1A0D     		lsrs	r2, r3, #20
 3150 171a 154B     		ldr	r3, .L97+48
 3151 171c 1B68     		ldr	r3, [r3]
 3152 171e 1344     		add	r3, r3, r2
 3153 1720 134A     		ldr	r2, .L97+48
 3154 1722 1360     		str	r3, [r2]
 119:example_project.c ****       t2=t3;
 3155              		.loc 3 119 0
 3156 1724 124B     		ldr	r3, .L97+48
 3157 1726 1B68     		ldr	r3, [r3]
 3158 1728 0D4A     		ldr	r2, .L97+32
 3159 172a 1360     		str	r3, [r2]
 120:example_project.c ****       SysTick_Config(12000000);
 3160              		.loc 3 120 0
 3161 172c 1148     		ldr	r0, .L97+52
 3162 172e FFF7FEFF 		bl	SysTick_Config
 121:example_project.c ****       XMC_GPIO_SetOutputHigh(P1_1);
 3163              		.loc 3 121 0
 3164 1732 0121     		movs	r1, #1
 3165 1734 0648     		ldr	r0, .L97+16
 3166 1736 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 3167 173a 00F075BD 		b	.L59
 3168              	.L98:
 3169 173e 00BF     		.align	2
 3170              	.L97:
 3171 1740 00000000 		.word	j
 3172 1744 00000000 		.word	MC1
 3173 1748 00000000 		.word	i
 3174 174c 00000000 		.word	str
 3175 1750 00810248 		.word	1208123648
 3176 1754 00000000 		.word	f1
 3177 1758 00000000 		.word	f2
 3178 175c 00000000 		.word	k
 3179 1760 00000000 		.word	t2
 3180 1764 00000000 		.word	t1
 3181 1768 008C8647 		.word	1200000000
 3182 176c 819F5E16 		.word	375299969
 3183 1770 00000000 		.word	t3
 3184 1774 001BB700 		.word	12000000
 3185              	.L58:
 122:example_project.c ****     }
 123:example_project.c ****     else if(XMC_GPIO_GetInput(P1_15)==0&&f1==0&&f2==0)
 3186              		.loc 3 123 0
 3187 1778 0F21     		movs	r1, #15
 3188 177a 7E48     		ldr	r0, .L99
 3189 177c FFF7FEFF 		bl	XMC_GPIO_GetInput
 3190 1780 0346     		mov	r3, r0
 3191 1782 002B     		cmp	r3, #0
 3192 1784 9FD1     		bne	.L78
 3193              		.loc 3 123 0 is_stmt 0 discriminator 1
 3194 1786 7C4B     		ldr	r3, .L99+4
 3195 1788 1B88     		ldrh	r3, [r3]
 3196 178a 002B     		cmp	r3, #0
 3197 178c 9BD1     		bne	.L78
 3198              		.loc 3 123 0 discriminator 2
 3199 178e 7B4B     		ldr	r3, .L99+8
 3200 1790 1B88     		ldrh	r3, [r3]
 3201 1792 002B     		cmp	r3, #0
 3202 1794 97D1     		bne	.L78
 124:example_project.c ****     {
 125:example_project.c ****       f2=1;
 3203              		.loc 3 125 0 is_stmt 1
 3204 1796 794B     		ldr	r3, .L99+8
 3205 1798 0122     		movs	r2, #1
 3206 179a 1A80     		strh	r2, [r3]	@ movhi
 126:example_project.c ****       n=0;
 3207              		.loc 3 126 0
 3208 179c 784B     		ldr	r3, .L99+12
 3209 179e 0022     		movs	r2, #0
 3210 17a0 1A80     		strh	r2, [r3]	@ movhi
 127:example_project.c ****       if(t2==0)
 3211              		.loc 3 127 0
 3212 17a2 784B     		ldr	r3, .L99+16
 3213 17a4 1B68     		ldr	r3, [r3]
 3214 17a6 002B     		cmp	r3, #0
 3215 17a8 40F08480 		bne	.L60
 128:example_project.c ****       {
 129:example_project.c ****         MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++
 3216              		.loc 3 129 0
 3217 17ac 744B     		ldr	r3, .L99+12
 3218 17ae 1B88     		ldrh	r3, [r3]
 3219 17b0 5A1C     		adds	r2, r3, #1
 3220 17b2 91B2     		uxth	r1, r2
 3221 17b4 724A     		ldr	r2, .L99+12
 3222 17b6 1180     		strh	r1, [r2]	@ movhi
 3223 17b8 1A46     		mov	r2, r3
 3224 17ba 734B     		ldr	r3, .L99+20
 3225 17bc 0321     		movs	r1, #3
 3226 17be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3227 17c2 6F4B     		ldr	r3, .L99+12
 3228 17c4 1B88     		ldrh	r3, [r3]
 3229 17c6 5A1C     		adds	r2, r3, #1
 3230 17c8 91B2     		uxth	r1, r2
 3231 17ca 6D4A     		ldr	r2, .L99+12
 3232 17cc 1180     		strh	r1, [r2]	@ movhi
 3233 17ce 1A46     		mov	r2, r3
 3234 17d0 6D4B     		ldr	r3, .L99+20
 3235 17d2 0021     		movs	r1, #0
 3236 17d4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3237 17d8 694B     		ldr	r3, .L99+12
 3238 17da 1B88     		ldrh	r3, [r3]
 3239 17dc 5A1C     		adds	r2, r3, #1
 3240 17de 91B2     		uxth	r1, r2
 3241 17e0 674A     		ldr	r2, .L99+12
 3242 17e2 1180     		strh	r1, [r2]	@ movhi
 3243 17e4 1A46     		mov	r2, r3
 3244 17e6 684B     		ldr	r3, .L99+20
 3245 17e8 0321     		movs	r1, #3
 3246 17ea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3247 17ee 644B     		ldr	r3, .L99+12
 3248 17f0 1B88     		ldrh	r3, [r3]
 3249 17f2 5A1C     		adds	r2, r3, #1
 3250 17f4 91B2     		uxth	r1, r2
 3251 17f6 624A     		ldr	r2, .L99+12
 3252 17f8 1180     		strh	r1, [r2]	@ movhi
 3253 17fa 1A46     		mov	r2, r3
 3254 17fc 624B     		ldr	r3, .L99+20
 3255 17fe 0021     		movs	r1, #0
 3256 1800 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3257 1804 5E4B     		ldr	r3, .L99+12
 3258 1806 1B88     		ldrh	r3, [r3]
 3259 1808 5A1C     		adds	r2, r3, #1
 3260 180a 91B2     		uxth	r1, r2
 3261 180c 5C4A     		ldr	r2, .L99+12
 3262 180e 1180     		strh	r1, [r2]	@ movhi
 3263 1810 1A46     		mov	r2, r3
 3264 1812 5D4B     		ldr	r3, .L99+20
 3265 1814 0321     		movs	r1, #3
 3266 1816 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3267 181a 594B     		ldr	r3, .L99+12
 3268 181c 1B88     		ldrh	r3, [r3]
 3269 181e 5A1C     		adds	r2, r3, #1
 3270 1820 91B2     		uxth	r1, r2
 3271 1822 574A     		ldr	r2, .L99+12
 3272 1824 1180     		strh	r1, [r2]	@ movhi
 3273 1826 1A46     		mov	r2, r3
 3274 1828 574B     		ldr	r3, .L99+20
 3275 182a 0021     		movs	r1, #0
 3276 182c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3277 1830 534B     		ldr	r3, .L99+12
 3278 1832 1B88     		ldrh	r3, [r3]
 3279 1834 5A1C     		adds	r2, r3, #1
 3280 1836 91B2     		uxth	r1, r2
 3281 1838 514A     		ldr	r2, .L99+12
 3282 183a 1180     		strh	r1, [r2]	@ movhi
 3283 183c 1A46     		mov	r2, r3
 3284 183e 524B     		ldr	r3, .L99+20
 3285 1840 0321     		movs	r1, #3
 3286 1842 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3287 1846 4E4B     		ldr	r3, .L99+12
 3288 1848 1B88     		ldrh	r3, [r3]
 3289 184a 5A1C     		adds	r2, r3, #1
 3290 184c 91B2     		uxth	r1, r2
 3291 184e 4C4A     		ldr	r2, .L99+12
 3292 1850 1180     		strh	r1, [r2]	@ movhi
 3293 1852 1A46     		mov	r2, r3
 3294 1854 4C4B     		ldr	r3, .L99+20
 3295 1856 0021     		movs	r1, #0
 3296 1858 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3297 185c 484B     		ldr	r3, .L99+12
 3298 185e 1B88     		ldrh	r3, [r3]
 3299 1860 5A1C     		adds	r2, r3, #1
 3300 1862 91B2     		uxth	r1, r2
 3301 1864 464A     		ldr	r2, .L99+12
 3302 1866 1180     		strh	r1, [r2]	@ movhi
 3303 1868 1A46     		mov	r2, r3
 3304 186a 474B     		ldr	r3, .L99+20
 3305 186c 0321     		movs	r1, #3
 3306 186e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3307 1872 434B     		ldr	r3, .L99+12
 3308 1874 1B88     		ldrh	r3, [r3]
 3309 1876 5A1C     		adds	r2, r3, #1
 3310 1878 91B2     		uxth	r1, r2
 3311 187a 414A     		ldr	r2, .L99+12
 3312 187c 1180     		strh	r1, [r2]	@ movhi
 3313 187e 1A46     		mov	r2, r3
 3314 1880 414B     		ldr	r3, .L99+20
 3315 1882 0021     		movs	r1, #0
 3316 1884 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3317 1888 3D4B     		ldr	r3, .L99+12
 3318 188a 1B88     		ldrh	r3, [r3]
 3319 188c 5A1C     		adds	r2, r3, #1
 3320 188e 91B2     		uxth	r1, r2
 3321 1890 3B4A     		ldr	r2, .L99+12
 3322 1892 1180     		strh	r1, [r2]	@ movhi
 3323 1894 1A46     		mov	r2, r3
 3324 1896 3C4B     		ldr	r3, .L99+20
 3325 1898 0021     		movs	r1, #0
 3326 189a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3327 189e 384B     		ldr	r3, .L99+12
 3328 18a0 1B88     		ldrh	r3, [r3]
 3329 18a2 5A1C     		adds	r2, r3, #1
 3330 18a4 91B2     		uxth	r1, r2
 3331 18a6 364A     		ldr	r2, .L99+12
 3332 18a8 1180     		strh	r1, [r2]	@ movhi
 3333 18aa 1A46     		mov	r2, r3
 3334 18ac 364B     		ldr	r3, .L99+20
 3335 18ae 0021     		movs	r1, #0
 3336 18b0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3337              	.L60:
 130:example_project.c ****       }
 131:example_project.c ****       for(p=10;(t2-t1)%(p/10)!=t2-t1&&t2!=0;p*=10);
 3338              		.loc 3 131 0
 3339 18b4 354B     		ldr	r3, .L99+24
 3340 18b6 0A22     		movs	r2, #10
 3341 18b8 1A60     		str	r2, [r3]
 3342 18ba 08E0     		b	.L61
 3343              	.L63:
 3344              		.loc 3 131 0 is_stmt 0 discriminator 4
 3345 18bc 334B     		ldr	r3, .L99+24
 3346 18be 1A68     		ldr	r2, [r3]
 3347 18c0 1346     		mov	r3, r2
 3348 18c2 9B00     		lsls	r3, r3, #2
 3349 18c4 1344     		add	r3, r3, r2
 3350 18c6 5B00     		lsls	r3, r3, #1
 3351 18c8 1A46     		mov	r2, r3
 3352 18ca 304B     		ldr	r3, .L99+24
 3353 18cc 1A60     		str	r2, [r3]
 3354              	.L61:
 3355              		.loc 3 131 0 discriminator 1
 3356 18ce 2D4B     		ldr	r3, .L99+16
 3357 18d0 1A68     		ldr	r2, [r3]
 3358 18d2 2F4B     		ldr	r3, .L99+28
 3359 18d4 1B68     		ldr	r3, [r3]
 3360 18d6 D31A     		subs	r3, r2, r3
 3361 18d8 2C4A     		ldr	r2, .L99+24
 3362 18da 1268     		ldr	r2, [r2]
 3363 18dc 2D49     		ldr	r1, .L99+32
 3364 18de A1FB0212 		umull	r1, r2, r1, r2
 3365 18e2 D208     		lsrs	r2, r2, #3
 3366 18e4 B3FBF2F1 		udiv	r1, r3, r2
 3367 18e8 02FB01F2 		mul	r2, r2, r1
 3368 18ec 9A1A     		subs	r2, r3, r2
 3369 18ee 254B     		ldr	r3, .L99+16
 3370 18f0 1968     		ldr	r1, [r3]
 3371 18f2 274B     		ldr	r3, .L99+28
 3372 18f4 1B68     		ldr	r3, [r3]
 3373 18f6 CB1A     		subs	r3, r1, r3
 3374 18f8 9A42     		cmp	r2, r3
 3375 18fa 03D0     		beq	.L62
 3376              		.loc 3 131 0 discriminator 3
 3377 18fc 214B     		ldr	r3, .L99+16
 3378 18fe 1B68     		ldr	r3, [r3]
 3379 1900 002B     		cmp	r3, #0
 3380 1902 DBD1     		bne	.L63
 3381              	.L62:
 132:example_project.c ****       for(p/=10;p!=1;p/=10)
 3382              		.loc 3 132 0 is_stmt 1
 3383 1904 214B     		ldr	r3, .L99+24
 3384 1906 1B68     		ldr	r3, [r3]
 3385 1908 224A     		ldr	r2, .L99+32
 3386 190a A2FB0323 		umull	r2, r3, r2, r3
 3387 190e DB08     		lsrs	r3, r3, #3
 3388 1910 1E4A     		ldr	r2, .L99+24
 3389 1912 1360     		str	r3, [r2]
 3390 1914 00F05DBC 		b	.L64
 3391              	.L77:
 133:example_project.c ****       {
 134:example_project.c ****         switch(((t2-t1)%p)/(p/10))
 3392              		.loc 3 134 0
 3393 1918 1A4B     		ldr	r3, .L99+16
 3394 191a 1A68     		ldr	r2, [r3]
 3395 191c 1C4B     		ldr	r3, .L99+28
 3396 191e 1B68     		ldr	r3, [r3]
 3397 1920 D31A     		subs	r3, r2, r3
 3398 1922 1A4A     		ldr	r2, .L99+24
 3399 1924 1268     		ldr	r2, [r2]
 3400 1926 B3FBF2F1 		udiv	r1, r3, r2
 3401 192a 02FB01F2 		mul	r2, r2, r1
 3402 192e 9A1A     		subs	r2, r3, r2
 3403 1930 164B     		ldr	r3, .L99+24
 3404 1932 1B68     		ldr	r3, [r3]
 3405 1934 1749     		ldr	r1, .L99+32
 3406 1936 A1FB0313 		umull	r1, r3, r1, r3
 3407 193a DB08     		lsrs	r3, r3, #3
 3408 193c B2FBF3F3 		udiv	r3, r2, r3
 3409 1940 092B     		cmp	r3, #9
 3410 1942 00F21D84 		bhi	.L65
 3411 1946 01A2     		adr	r2, .L67
 3412 1948 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3413              		.p2align 2
 3414              	.L67:
 3415 194c 99190000 		.word	.L66+1
 3416 1950 611A0000 		.word	.L68+1
 3417 1954 291B0000 		.word	.L69+1
 3418 1958 F91B0000 		.word	.L70+1
 3419 195c C11C0000 		.word	.L71+1
 3420 1960 891D0000 		.word	.L72+1
 3421 1964 591E0000 		.word	.L73+1
 3422 1968 211F0000 		.word	.L74+1
 3423 196c E91F0000 		.word	.L75+1
 3424 1970 B9200000 		.word	.L76+1
 3425              		.p2align 1
 3426              	.L100:
 3427              		.align	2
 3428              	.L99:
 3429 1974 00810248 		.word	1208123648
 3430 1978 00000000 		.word	f1
 3431 197c 00000000 		.word	f2
 3432 1980 00000000 		.word	n
 3433 1984 00000000 		.word	t2
 3434 1988 00000000 		.word	MC2
 3435 198c 00000000 		.word	p
 3436 1990 00000000 		.word	t1
 3437 1994 CDCCCCCC 		.word	-858993459
 3438              	.L66:
 135:example_project.c ****         {
 136:example_project.c ****           case 0: MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=
 3439              		.loc 3 136 0
 3440 1998 954B     		ldr	r3, .L101
 3441 199a 1B88     		ldrh	r3, [r3]
 3442 199c 5A1C     		adds	r2, r3, #1
 3443 199e 91B2     		uxth	r1, r2
 3444 19a0 934A     		ldr	r2, .L101
 3445 19a2 1180     		strh	r1, [r2]	@ movhi
 3446 19a4 1A46     		mov	r2, r3
 3447 19a6 934B     		ldr	r3, .L101+4
 3448 19a8 0321     		movs	r1, #3
 3449 19aa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3450 19ae 904B     		ldr	r3, .L101
 3451 19b0 1B88     		ldrh	r3, [r3]
 3452 19b2 5A1C     		adds	r2, r3, #1
 3453 19b4 91B2     		uxth	r1, r2
 3454 19b6 8E4A     		ldr	r2, .L101
 3455 19b8 1180     		strh	r1, [r2]	@ movhi
 3456 19ba 1A46     		mov	r2, r3
 3457 19bc 8D4B     		ldr	r3, .L101+4
 3458 19be 0021     		movs	r1, #0
 3459 19c0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3460 19c4 8A4B     		ldr	r3, .L101
 3461 19c6 1B88     		ldrh	r3, [r3]
 3462 19c8 5A1C     		adds	r2, r3, #1
 3463 19ca 91B2     		uxth	r1, r2
 3464 19cc 884A     		ldr	r2, .L101
 3465 19ce 1180     		strh	r1, [r2]	@ movhi
 3466 19d0 1A46     		mov	r2, r3
 3467 19d2 884B     		ldr	r3, .L101+4
 3468 19d4 0321     		movs	r1, #3
 3469 19d6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3470 19da 854B     		ldr	r3, .L101
 3471 19dc 1B88     		ldrh	r3, [r3]
 3472 19de 5A1C     		adds	r2, r3, #1
 3473 19e0 91B2     		uxth	r1, r2
 3474 19e2 834A     		ldr	r2, .L101
 3475 19e4 1180     		strh	r1, [r2]	@ movhi
 3476 19e6 1A46     		mov	r2, r3
 3477 19e8 824B     		ldr	r3, .L101+4
 3478 19ea 0021     		movs	r1, #0
 3479 19ec 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3480 19f0 7F4B     		ldr	r3, .L101
 3481 19f2 1B88     		ldrh	r3, [r3]
 3482 19f4 5A1C     		adds	r2, r3, #1
 3483 19f6 91B2     		uxth	r1, r2
 3484 19f8 7D4A     		ldr	r2, .L101
 3485 19fa 1180     		strh	r1, [r2]	@ movhi
 3486 19fc 1A46     		mov	r2, r3
 3487 19fe 7D4B     		ldr	r3, .L101+4
 3488 1a00 0321     		movs	r1, #3
 3489 1a02 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3490 1a06 7A4B     		ldr	r3, .L101
 3491 1a08 1B88     		ldrh	r3, [r3]
 3492 1a0a 5A1C     		adds	r2, r3, #1
 3493 1a0c 91B2     		uxth	r1, r2
 3494 1a0e 784A     		ldr	r2, .L101
 3495 1a10 1180     		strh	r1, [r2]	@ movhi
 3496 1a12 1A46     		mov	r2, r3
 3497 1a14 774B     		ldr	r3, .L101+4
 3498 1a16 0021     		movs	r1, #0
 3499 1a18 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3500 1a1c 744B     		ldr	r3, .L101
 3501 1a1e 1B88     		ldrh	r3, [r3]
 3502 1a20 5A1C     		adds	r2, r3, #1
 3503 1a22 91B2     		uxth	r1, r2
 3504 1a24 724A     		ldr	r2, .L101
 3505 1a26 1180     		strh	r1, [r2]	@ movhi
 3506 1a28 1A46     		mov	r2, r3
 3507 1a2a 724B     		ldr	r3, .L101+4
 3508 1a2c 0321     		movs	r1, #3
 3509 1a2e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3510 1a32 6F4B     		ldr	r3, .L101
 3511 1a34 1B88     		ldrh	r3, [r3]
 3512 1a36 5A1C     		adds	r2, r3, #1
 3513 1a38 91B2     		uxth	r1, r2
 3514 1a3a 6D4A     		ldr	r2, .L101
 3515 1a3c 1180     		strh	r1, [r2]	@ movhi
 3516 1a3e 1A46     		mov	r2, r3
 3517 1a40 6C4B     		ldr	r3, .L101+4
 3518 1a42 0021     		movs	r1, #0
 3519 1a44 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3520 1a48 694B     		ldr	r3, .L101
 3521 1a4a 1B88     		ldrh	r3, [r3]
 3522 1a4c 5A1C     		adds	r2, r3, #1
 3523 1a4e 91B2     		uxth	r1, r2
 3524 1a50 674A     		ldr	r2, .L101
 3525 1a52 1180     		strh	r1, [r2]	@ movhi
 3526 1a54 1A46     		mov	r2, r3
 3527 1a56 674B     		ldr	r3, .L101+4
 3528 1a58 0321     		movs	r1, #3
 3529 1a5a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 137:example_project.c ****                   break;
 3530              		.loc 3 137 0
 3531 1a5e 8FE3     		b	.L65
 3532              	.L68:
 138:example_project.c ****           case 1: MC2[n++]=1; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=
 3533              		.loc 3 138 0
 3534 1a60 634B     		ldr	r3, .L101
 3535 1a62 1B88     		ldrh	r3, [r3]
 3536 1a64 5A1C     		adds	r2, r3, #1
 3537 1a66 91B2     		uxth	r1, r2
 3538 1a68 614A     		ldr	r2, .L101
 3539 1a6a 1180     		strh	r1, [r2]	@ movhi
 3540 1a6c 1A46     		mov	r2, r3
 3541 1a6e 614B     		ldr	r3, .L101+4
 3542 1a70 0121     		movs	r1, #1
 3543 1a72 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3544 1a76 5E4B     		ldr	r3, .L101
 3545 1a78 1B88     		ldrh	r3, [r3]
 3546 1a7a 5A1C     		adds	r2, r3, #1
 3547 1a7c 91B2     		uxth	r1, r2
 3548 1a7e 5C4A     		ldr	r2, .L101
 3549 1a80 1180     		strh	r1, [r2]	@ movhi
 3550 1a82 1A46     		mov	r2, r3
 3551 1a84 5B4B     		ldr	r3, .L101+4
 3552 1a86 0021     		movs	r1, #0
 3553 1a88 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3554 1a8c 584B     		ldr	r3, .L101
 3555 1a8e 1B88     		ldrh	r3, [r3]
 3556 1a90 5A1C     		adds	r2, r3, #1
 3557 1a92 91B2     		uxth	r1, r2
 3558 1a94 564A     		ldr	r2, .L101
 3559 1a96 1180     		strh	r1, [r2]	@ movhi
 3560 1a98 1A46     		mov	r2, r3
 3561 1a9a 564B     		ldr	r3, .L101+4
 3562 1a9c 0321     		movs	r1, #3
 3563 1a9e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3564 1aa2 534B     		ldr	r3, .L101
 3565 1aa4 1B88     		ldrh	r3, [r3]
 3566 1aa6 5A1C     		adds	r2, r3, #1
 3567 1aa8 91B2     		uxth	r1, r2
 3568 1aaa 514A     		ldr	r2, .L101
 3569 1aac 1180     		strh	r1, [r2]	@ movhi
 3570 1aae 1A46     		mov	r2, r3
 3571 1ab0 504B     		ldr	r3, .L101+4
 3572 1ab2 0021     		movs	r1, #0
 3573 1ab4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3574 1ab8 4D4B     		ldr	r3, .L101
 3575 1aba 1B88     		ldrh	r3, [r3]
 3576 1abc 5A1C     		adds	r2, r3, #1
 3577 1abe 91B2     		uxth	r1, r2
 3578 1ac0 4B4A     		ldr	r2, .L101
 3579 1ac2 1180     		strh	r1, [r2]	@ movhi
 3580 1ac4 1A46     		mov	r2, r3
 3581 1ac6 4B4B     		ldr	r3, .L101+4
 3582 1ac8 0321     		movs	r1, #3
 3583 1aca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3584 1ace 484B     		ldr	r3, .L101
 3585 1ad0 1B88     		ldrh	r3, [r3]
 3586 1ad2 5A1C     		adds	r2, r3, #1
 3587 1ad4 91B2     		uxth	r1, r2
 3588 1ad6 464A     		ldr	r2, .L101
 3589 1ad8 1180     		strh	r1, [r2]	@ movhi
 3590 1ada 1A46     		mov	r2, r3
 3591 1adc 454B     		ldr	r3, .L101+4
 3592 1ade 0021     		movs	r1, #0
 3593 1ae0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3594 1ae4 424B     		ldr	r3, .L101
 3595 1ae6 1B88     		ldrh	r3, [r3]
 3596 1ae8 5A1C     		adds	r2, r3, #1
 3597 1aea 91B2     		uxth	r1, r2
 3598 1aec 404A     		ldr	r2, .L101
 3599 1aee 1180     		strh	r1, [r2]	@ movhi
 3600 1af0 1A46     		mov	r2, r3
 3601 1af2 404B     		ldr	r3, .L101+4
 3602 1af4 0321     		movs	r1, #3
 3603 1af6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3604 1afa 3D4B     		ldr	r3, .L101
 3605 1afc 1B88     		ldrh	r3, [r3]
 3606 1afe 5A1C     		adds	r2, r3, #1
 3607 1b00 91B2     		uxth	r1, r2
 3608 1b02 3B4A     		ldr	r2, .L101
 3609 1b04 1180     		strh	r1, [r2]	@ movhi
 3610 1b06 1A46     		mov	r2, r3
 3611 1b08 3A4B     		ldr	r3, .L101+4
 3612 1b0a 0021     		movs	r1, #0
 3613 1b0c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3614 1b10 374B     		ldr	r3, .L101
 3615 1b12 1B88     		ldrh	r3, [r3]
 3616 1b14 5A1C     		adds	r2, r3, #1
 3617 1b16 91B2     		uxth	r1, r2
 3618 1b18 354A     		ldr	r2, .L101
 3619 1b1a 1180     		strh	r1, [r2]	@ movhi
 3620 1b1c 1A46     		mov	r2, r3
 3621 1b1e 354B     		ldr	r3, .L101+4
 3622 1b20 0321     		movs	r1, #3
 3623 1b22 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 139:example_project.c ****                   break;
 3624              		.loc 3 139 0
 3625 1b26 2BE3     		b	.L65
 3626              	.L69:
 140:example_project.c ****           case 2: MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=
 3627              		.loc 3 140 0
 3628 1b28 314B     		ldr	r3, .L101
 3629 1b2a 1B88     		ldrh	r3, [r3]
 3630 1b2c 5A1C     		adds	r2, r3, #1
 3631 1b2e 91B2     		uxth	r1, r2
 3632 1b30 2F4A     		ldr	r2, .L101
 3633 1b32 1180     		strh	r1, [r2]	@ movhi
 3634 1b34 1A46     		mov	r2, r3
 3635 1b36 2F4B     		ldr	r3, .L101+4
 3636 1b38 0121     		movs	r1, #1
 3637 1b3a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3638 1b3e 2C4B     		ldr	r3, .L101
 3639 1b40 1B88     		ldrh	r3, [r3]
 3640 1b42 5A1C     		adds	r2, r3, #1
 3641 1b44 91B2     		uxth	r1, r2
 3642 1b46 2A4A     		ldr	r2, .L101
 3643 1b48 1180     		strh	r1, [r2]	@ movhi
 3644 1b4a 1A46     		mov	r2, r3
 3645 1b4c 294B     		ldr	r3, .L101+4
 3646 1b4e 0021     		movs	r1, #0
 3647 1b50 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3648 1b54 264B     		ldr	r3, .L101
 3649 1b56 1B88     		ldrh	r3, [r3]
 3650 1b58 5A1C     		adds	r2, r3, #1
 3651 1b5a 91B2     		uxth	r1, r2
 3652 1b5c 244A     		ldr	r2, .L101
 3653 1b5e 1180     		strh	r1, [r2]	@ movhi
 3654 1b60 1A46     		mov	r2, r3
 3655 1b62 244B     		ldr	r3, .L101+4
 3656 1b64 0121     		movs	r1, #1
 3657 1b66 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3658 1b6a 214B     		ldr	r3, .L101
 3659 1b6c 1B88     		ldrh	r3, [r3]
 3660 1b6e 5A1C     		adds	r2, r3, #1
 3661 1b70 91B2     		uxth	r1, r2
 3662 1b72 1F4A     		ldr	r2, .L101
 3663 1b74 1180     		strh	r1, [r2]	@ movhi
 3664 1b76 1A46     		mov	r2, r3
 3665 1b78 1E4B     		ldr	r3, .L101+4
 3666 1b7a 0021     		movs	r1, #0
 3667 1b7c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3668 1b80 1B4B     		ldr	r3, .L101
 3669 1b82 1B88     		ldrh	r3, [r3]
 3670 1b84 5A1C     		adds	r2, r3, #1
 3671 1b86 91B2     		uxth	r1, r2
 3672 1b88 194A     		ldr	r2, .L101
 3673 1b8a 1180     		strh	r1, [r2]	@ movhi
 3674 1b8c 1A46     		mov	r2, r3
 3675 1b8e 194B     		ldr	r3, .L101+4
 3676 1b90 0321     		movs	r1, #3
 3677 1b92 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3678 1b96 164B     		ldr	r3, .L101
 3679 1b98 1B88     		ldrh	r3, [r3]
 3680 1b9a 5A1C     		adds	r2, r3, #1
 3681 1b9c 91B2     		uxth	r1, r2
 3682 1b9e 144A     		ldr	r2, .L101
 3683 1ba0 1180     		strh	r1, [r2]	@ movhi
 3684 1ba2 1A46     		mov	r2, r3
 3685 1ba4 134B     		ldr	r3, .L101+4
 3686 1ba6 0021     		movs	r1, #0
 3687 1ba8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3688 1bac 104B     		ldr	r3, .L101
 3689 1bae 1B88     		ldrh	r3, [r3]
 3690 1bb0 5A1C     		adds	r2, r3, #1
 3691 1bb2 91B2     		uxth	r1, r2
 3692 1bb4 0E4A     		ldr	r2, .L101
 3693 1bb6 1180     		strh	r1, [r2]	@ movhi
 3694 1bb8 1A46     		mov	r2, r3
 3695 1bba 0E4B     		ldr	r3, .L101+4
 3696 1bbc 0321     		movs	r1, #3
 3697 1bbe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3698 1bc2 0B4B     		ldr	r3, .L101
 3699 1bc4 1B88     		ldrh	r3, [r3]
 3700 1bc6 5A1C     		adds	r2, r3, #1
 3701 1bc8 91B2     		uxth	r1, r2
 3702 1bca 094A     		ldr	r2, .L101
 3703 1bcc 1180     		strh	r1, [r2]	@ movhi
 3704 1bce 1A46     		mov	r2, r3
 3705 1bd0 084B     		ldr	r3, .L101+4
 3706 1bd2 0021     		movs	r1, #0
 3707 1bd4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3708 1bd8 054B     		ldr	r3, .L101
 3709 1bda 1B88     		ldrh	r3, [r3]
 3710 1bdc 5A1C     		adds	r2, r3, #1
 3711 1bde 91B2     		uxth	r1, r2
 3712 1be0 034A     		ldr	r2, .L101
 3713 1be2 1180     		strh	r1, [r2]	@ movhi
 3714 1be4 1A46     		mov	r2, r3
 3715 1be6 034B     		ldr	r3, .L101+4
 3716 1be8 0321     		movs	r1, #3
 3717 1bea 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 141:example_project.c ****                   break;
 3718              		.loc 3 141 0
 3719 1bee C7E2     		b	.L65
 3720              	.L102:
 3721              		.align	2
 3722              	.L101:
 3723 1bf0 00000000 		.word	n
 3724 1bf4 00000000 		.word	MC2
 3725              	.L70:
 142:example_project.c ****           case 3: MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=
 3726              		.loc 3 142 0
 3727 1bf8 954B     		ldr	r3, .L103
 3728 1bfa 1B88     		ldrh	r3, [r3]
 3729 1bfc 5A1C     		adds	r2, r3, #1
 3730 1bfe 91B2     		uxth	r1, r2
 3731 1c00 934A     		ldr	r2, .L103
 3732 1c02 1180     		strh	r1, [r2]	@ movhi
 3733 1c04 1A46     		mov	r2, r3
 3734 1c06 934B     		ldr	r3, .L103+4
 3735 1c08 0121     		movs	r1, #1
 3736 1c0a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3737 1c0e 904B     		ldr	r3, .L103
 3738 1c10 1B88     		ldrh	r3, [r3]
 3739 1c12 5A1C     		adds	r2, r3, #1
 3740 1c14 91B2     		uxth	r1, r2
 3741 1c16 8E4A     		ldr	r2, .L103
 3742 1c18 1180     		strh	r1, [r2]	@ movhi
 3743 1c1a 1A46     		mov	r2, r3
 3744 1c1c 8D4B     		ldr	r3, .L103+4
 3745 1c1e 0021     		movs	r1, #0
 3746 1c20 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3747 1c24 8A4B     		ldr	r3, .L103
 3748 1c26 1B88     		ldrh	r3, [r3]
 3749 1c28 5A1C     		adds	r2, r3, #1
 3750 1c2a 91B2     		uxth	r1, r2
 3751 1c2c 884A     		ldr	r2, .L103
 3752 1c2e 1180     		strh	r1, [r2]	@ movhi
 3753 1c30 1A46     		mov	r2, r3
 3754 1c32 884B     		ldr	r3, .L103+4
 3755 1c34 0121     		movs	r1, #1
 3756 1c36 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3757 1c3a 854B     		ldr	r3, .L103
 3758 1c3c 1B88     		ldrh	r3, [r3]
 3759 1c3e 5A1C     		adds	r2, r3, #1
 3760 1c40 91B2     		uxth	r1, r2
 3761 1c42 834A     		ldr	r2, .L103
 3762 1c44 1180     		strh	r1, [r2]	@ movhi
 3763 1c46 1A46     		mov	r2, r3
 3764 1c48 824B     		ldr	r3, .L103+4
 3765 1c4a 0021     		movs	r1, #0
 3766 1c4c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3767 1c50 7F4B     		ldr	r3, .L103
 3768 1c52 1B88     		ldrh	r3, [r3]
 3769 1c54 5A1C     		adds	r2, r3, #1
 3770 1c56 91B2     		uxth	r1, r2
 3771 1c58 7D4A     		ldr	r2, .L103
 3772 1c5a 1180     		strh	r1, [r2]	@ movhi
 3773 1c5c 1A46     		mov	r2, r3
 3774 1c5e 7D4B     		ldr	r3, .L103+4
 3775 1c60 0121     		movs	r1, #1
 3776 1c62 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3777 1c66 7A4B     		ldr	r3, .L103
 3778 1c68 1B88     		ldrh	r3, [r3]
 3779 1c6a 5A1C     		adds	r2, r3, #1
 3780 1c6c 91B2     		uxth	r1, r2
 3781 1c6e 784A     		ldr	r2, .L103
 3782 1c70 1180     		strh	r1, [r2]	@ movhi
 3783 1c72 1A46     		mov	r2, r3
 3784 1c74 774B     		ldr	r3, .L103+4
 3785 1c76 0021     		movs	r1, #0
 3786 1c78 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3787 1c7c 744B     		ldr	r3, .L103
 3788 1c7e 1B88     		ldrh	r3, [r3]
 3789 1c80 5A1C     		adds	r2, r3, #1
 3790 1c82 91B2     		uxth	r1, r2
 3791 1c84 724A     		ldr	r2, .L103
 3792 1c86 1180     		strh	r1, [r2]	@ movhi
 3793 1c88 1A46     		mov	r2, r3
 3794 1c8a 724B     		ldr	r3, .L103+4
 3795 1c8c 0321     		movs	r1, #3
 3796 1c8e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3797 1c92 6F4B     		ldr	r3, .L103
 3798 1c94 1B88     		ldrh	r3, [r3]
 3799 1c96 5A1C     		adds	r2, r3, #1
 3800 1c98 91B2     		uxth	r1, r2
 3801 1c9a 6D4A     		ldr	r2, .L103
 3802 1c9c 1180     		strh	r1, [r2]	@ movhi
 3803 1c9e 1A46     		mov	r2, r3
 3804 1ca0 6C4B     		ldr	r3, .L103+4
 3805 1ca2 0021     		movs	r1, #0
 3806 1ca4 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3807 1ca8 694B     		ldr	r3, .L103
 3808 1caa 1B88     		ldrh	r3, [r3]
 3809 1cac 5A1C     		adds	r2, r3, #1
 3810 1cae 91B2     		uxth	r1, r2
 3811 1cb0 674A     		ldr	r2, .L103
 3812 1cb2 1180     		strh	r1, [r2]	@ movhi
 3813 1cb4 1A46     		mov	r2, r3
 3814 1cb6 674B     		ldr	r3, .L103+4
 3815 1cb8 0321     		movs	r1, #3
 3816 1cba 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 143:example_project.c ****                   break;
 3817              		.loc 3 143 0
 3818 1cbe 5FE2     		b	.L65
 3819              	.L71:
 144:example_project.c ****           case 4: MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=
 3820              		.loc 3 144 0
 3821 1cc0 634B     		ldr	r3, .L103
 3822 1cc2 1B88     		ldrh	r3, [r3]
 3823 1cc4 5A1C     		adds	r2, r3, #1
 3824 1cc6 91B2     		uxth	r1, r2
 3825 1cc8 614A     		ldr	r2, .L103
 3826 1cca 1180     		strh	r1, [r2]	@ movhi
 3827 1ccc 1A46     		mov	r2, r3
 3828 1cce 614B     		ldr	r3, .L103+4
 3829 1cd0 0121     		movs	r1, #1
 3830 1cd2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3831 1cd6 5E4B     		ldr	r3, .L103
 3832 1cd8 1B88     		ldrh	r3, [r3]
 3833 1cda 5A1C     		adds	r2, r3, #1
 3834 1cdc 91B2     		uxth	r1, r2
 3835 1cde 5C4A     		ldr	r2, .L103
 3836 1ce0 1180     		strh	r1, [r2]	@ movhi
 3837 1ce2 1A46     		mov	r2, r3
 3838 1ce4 5B4B     		ldr	r3, .L103+4
 3839 1ce6 0021     		movs	r1, #0
 3840 1ce8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3841 1cec 584B     		ldr	r3, .L103
 3842 1cee 1B88     		ldrh	r3, [r3]
 3843 1cf0 5A1C     		adds	r2, r3, #1
 3844 1cf2 91B2     		uxth	r1, r2
 3845 1cf4 564A     		ldr	r2, .L103
 3846 1cf6 1180     		strh	r1, [r2]	@ movhi
 3847 1cf8 1A46     		mov	r2, r3
 3848 1cfa 564B     		ldr	r3, .L103+4
 3849 1cfc 0121     		movs	r1, #1
 3850 1cfe 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3851 1d02 534B     		ldr	r3, .L103
 3852 1d04 1B88     		ldrh	r3, [r3]
 3853 1d06 5A1C     		adds	r2, r3, #1
 3854 1d08 91B2     		uxth	r1, r2
 3855 1d0a 514A     		ldr	r2, .L103
 3856 1d0c 1180     		strh	r1, [r2]	@ movhi
 3857 1d0e 1A46     		mov	r2, r3
 3858 1d10 504B     		ldr	r3, .L103+4
 3859 1d12 0021     		movs	r1, #0
 3860 1d14 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3861 1d18 4D4B     		ldr	r3, .L103
 3862 1d1a 1B88     		ldrh	r3, [r3]
 3863 1d1c 5A1C     		adds	r2, r3, #1
 3864 1d1e 91B2     		uxth	r1, r2
 3865 1d20 4B4A     		ldr	r2, .L103
 3866 1d22 1180     		strh	r1, [r2]	@ movhi
 3867 1d24 1A46     		mov	r2, r3
 3868 1d26 4B4B     		ldr	r3, .L103+4
 3869 1d28 0121     		movs	r1, #1
 3870 1d2a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3871 1d2e 484B     		ldr	r3, .L103
 3872 1d30 1B88     		ldrh	r3, [r3]
 3873 1d32 5A1C     		adds	r2, r3, #1
 3874 1d34 91B2     		uxth	r1, r2
 3875 1d36 464A     		ldr	r2, .L103
 3876 1d38 1180     		strh	r1, [r2]	@ movhi
 3877 1d3a 1A46     		mov	r2, r3
 3878 1d3c 454B     		ldr	r3, .L103+4
 3879 1d3e 0021     		movs	r1, #0
 3880 1d40 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3881 1d44 424B     		ldr	r3, .L103
 3882 1d46 1B88     		ldrh	r3, [r3]
 3883 1d48 5A1C     		adds	r2, r3, #1
 3884 1d4a 91B2     		uxth	r1, r2
 3885 1d4c 404A     		ldr	r2, .L103
 3886 1d4e 1180     		strh	r1, [r2]	@ movhi
 3887 1d50 1A46     		mov	r2, r3
 3888 1d52 404B     		ldr	r3, .L103+4
 3889 1d54 0121     		movs	r1, #1
 3890 1d56 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3891 1d5a 3D4B     		ldr	r3, .L103
 3892 1d5c 1B88     		ldrh	r3, [r3]
 3893 1d5e 5A1C     		adds	r2, r3, #1
 3894 1d60 91B2     		uxth	r1, r2
 3895 1d62 3B4A     		ldr	r2, .L103
 3896 1d64 1180     		strh	r1, [r2]	@ movhi
 3897 1d66 1A46     		mov	r2, r3
 3898 1d68 3A4B     		ldr	r3, .L103+4
 3899 1d6a 0021     		movs	r1, #0
 3900 1d6c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3901 1d70 374B     		ldr	r3, .L103
 3902 1d72 1B88     		ldrh	r3, [r3]
 3903 1d74 5A1C     		adds	r2, r3, #1
 3904 1d76 91B2     		uxth	r1, r2
 3905 1d78 354A     		ldr	r2, .L103
 3906 1d7a 1180     		strh	r1, [r2]	@ movhi
 3907 1d7c 1A46     		mov	r2, r3
 3908 1d7e 354B     		ldr	r3, .L103+4
 3909 1d80 0321     		movs	r1, #3
 3910 1d82 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 145:example_project.c ****                   break;
 3911              		.loc 3 145 0
 3912 1d86 FBE1     		b	.L65
 3913              	.L72:
 146:example_project.c ****           case 5: MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=
 3914              		.loc 3 146 0
 3915 1d88 314B     		ldr	r3, .L103
 3916 1d8a 1B88     		ldrh	r3, [r3]
 3917 1d8c 5A1C     		adds	r2, r3, #1
 3918 1d8e 91B2     		uxth	r1, r2
 3919 1d90 2F4A     		ldr	r2, .L103
 3920 1d92 1180     		strh	r1, [r2]	@ movhi
 3921 1d94 1A46     		mov	r2, r3
 3922 1d96 2F4B     		ldr	r3, .L103+4
 3923 1d98 0121     		movs	r1, #1
 3924 1d9a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3925 1d9e 2C4B     		ldr	r3, .L103
 3926 1da0 1B88     		ldrh	r3, [r3]
 3927 1da2 5A1C     		adds	r2, r3, #1
 3928 1da4 91B2     		uxth	r1, r2
 3929 1da6 2A4A     		ldr	r2, .L103
 3930 1da8 1180     		strh	r1, [r2]	@ movhi
 3931 1daa 1A46     		mov	r2, r3
 3932 1dac 294B     		ldr	r3, .L103+4
 3933 1dae 0021     		movs	r1, #0
 3934 1db0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3935 1db4 264B     		ldr	r3, .L103
 3936 1db6 1B88     		ldrh	r3, [r3]
 3937 1db8 5A1C     		adds	r2, r3, #1
 3938 1dba 91B2     		uxth	r1, r2
 3939 1dbc 244A     		ldr	r2, .L103
 3940 1dbe 1180     		strh	r1, [r2]	@ movhi
 3941 1dc0 1A46     		mov	r2, r3
 3942 1dc2 244B     		ldr	r3, .L103+4
 3943 1dc4 0121     		movs	r1, #1
 3944 1dc6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3945 1dca 214B     		ldr	r3, .L103
 3946 1dcc 1B88     		ldrh	r3, [r3]
 3947 1dce 5A1C     		adds	r2, r3, #1
 3948 1dd0 91B2     		uxth	r1, r2
 3949 1dd2 1F4A     		ldr	r2, .L103
 3950 1dd4 1180     		strh	r1, [r2]	@ movhi
 3951 1dd6 1A46     		mov	r2, r3
 3952 1dd8 1E4B     		ldr	r3, .L103+4
 3953 1dda 0021     		movs	r1, #0
 3954 1ddc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3955 1de0 1B4B     		ldr	r3, .L103
 3956 1de2 1B88     		ldrh	r3, [r3]
 3957 1de4 5A1C     		adds	r2, r3, #1
 3958 1de6 91B2     		uxth	r1, r2
 3959 1de8 194A     		ldr	r2, .L103
 3960 1dea 1180     		strh	r1, [r2]	@ movhi
 3961 1dec 1A46     		mov	r2, r3
 3962 1dee 194B     		ldr	r3, .L103+4
 3963 1df0 0121     		movs	r1, #1
 3964 1df2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3965 1df6 164B     		ldr	r3, .L103
 3966 1df8 1B88     		ldrh	r3, [r3]
 3967 1dfa 5A1C     		adds	r2, r3, #1
 3968 1dfc 91B2     		uxth	r1, r2
 3969 1dfe 144A     		ldr	r2, .L103
 3970 1e00 1180     		strh	r1, [r2]	@ movhi
 3971 1e02 1A46     		mov	r2, r3
 3972 1e04 134B     		ldr	r3, .L103+4
 3973 1e06 0021     		movs	r1, #0
 3974 1e08 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3975 1e0c 104B     		ldr	r3, .L103
 3976 1e0e 1B88     		ldrh	r3, [r3]
 3977 1e10 5A1C     		adds	r2, r3, #1
 3978 1e12 91B2     		uxth	r1, r2
 3979 1e14 0E4A     		ldr	r2, .L103
 3980 1e16 1180     		strh	r1, [r2]	@ movhi
 3981 1e18 1A46     		mov	r2, r3
 3982 1e1a 0E4B     		ldr	r3, .L103+4
 3983 1e1c 0121     		movs	r1, #1
 3984 1e1e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3985 1e22 0B4B     		ldr	r3, .L103
 3986 1e24 1B88     		ldrh	r3, [r3]
 3987 1e26 5A1C     		adds	r2, r3, #1
 3988 1e28 91B2     		uxth	r1, r2
 3989 1e2a 094A     		ldr	r2, .L103
 3990 1e2c 1180     		strh	r1, [r2]	@ movhi
 3991 1e2e 1A46     		mov	r2, r3
 3992 1e30 084B     		ldr	r3, .L103+4
 3993 1e32 0021     		movs	r1, #0
 3994 1e34 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 3995 1e38 054B     		ldr	r3, .L103
 3996 1e3a 1B88     		ldrh	r3, [r3]
 3997 1e3c 5A1C     		adds	r2, r3, #1
 3998 1e3e 91B2     		uxth	r1, r2
 3999 1e40 034A     		ldr	r2, .L103
 4000 1e42 1180     		strh	r1, [r2]	@ movhi
 4001 1e44 1A46     		mov	r2, r3
 4002 1e46 034B     		ldr	r3, .L103+4
 4003 1e48 0121     		movs	r1, #1
 4004 1e4a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 147:example_project.c ****                   break;
 4005              		.loc 3 147 0
 4006 1e4e 97E1     		b	.L65
 4007              	.L104:
 4008              		.align	2
 4009              	.L103:
 4010 1e50 00000000 		.word	n
 4011 1e54 00000000 		.word	MC2
 4012              	.L73:
 148:example_project.c ****           case 6: MC2[n++]=3; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=
 4013              		.loc 3 148 0
 4014 1e58 954B     		ldr	r3, .L105
 4015 1e5a 1B88     		ldrh	r3, [r3]
 4016 1e5c 5A1C     		adds	r2, r3, #1
 4017 1e5e 91B2     		uxth	r1, r2
 4018 1e60 934A     		ldr	r2, .L105
 4019 1e62 1180     		strh	r1, [r2]	@ movhi
 4020 1e64 1A46     		mov	r2, r3
 4021 1e66 934B     		ldr	r3, .L105+4
 4022 1e68 0321     		movs	r1, #3
 4023 1e6a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4024 1e6e 904B     		ldr	r3, .L105
 4025 1e70 1B88     		ldrh	r3, [r3]
 4026 1e72 5A1C     		adds	r2, r3, #1
 4027 1e74 91B2     		uxth	r1, r2
 4028 1e76 8E4A     		ldr	r2, .L105
 4029 1e78 1180     		strh	r1, [r2]	@ movhi
 4030 1e7a 1A46     		mov	r2, r3
 4031 1e7c 8D4B     		ldr	r3, .L105+4
 4032 1e7e 0021     		movs	r1, #0
 4033 1e80 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4034 1e84 8A4B     		ldr	r3, .L105
 4035 1e86 1B88     		ldrh	r3, [r3]
 4036 1e88 5A1C     		adds	r2, r3, #1
 4037 1e8a 91B2     		uxth	r1, r2
 4038 1e8c 884A     		ldr	r2, .L105
 4039 1e8e 1180     		strh	r1, [r2]	@ movhi
 4040 1e90 1A46     		mov	r2, r3
 4041 1e92 884B     		ldr	r3, .L105+4
 4042 1e94 0121     		movs	r1, #1
 4043 1e96 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4044 1e9a 854B     		ldr	r3, .L105
 4045 1e9c 1B88     		ldrh	r3, [r3]
 4046 1e9e 5A1C     		adds	r2, r3, #1
 4047 1ea0 91B2     		uxth	r1, r2
 4048 1ea2 834A     		ldr	r2, .L105
 4049 1ea4 1180     		strh	r1, [r2]	@ movhi
 4050 1ea6 1A46     		mov	r2, r3
 4051 1ea8 824B     		ldr	r3, .L105+4
 4052 1eaa 0021     		movs	r1, #0
 4053 1eac 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4054 1eb0 7F4B     		ldr	r3, .L105
 4055 1eb2 1B88     		ldrh	r3, [r3]
 4056 1eb4 5A1C     		adds	r2, r3, #1
 4057 1eb6 91B2     		uxth	r1, r2
 4058 1eb8 7D4A     		ldr	r2, .L105
 4059 1eba 1180     		strh	r1, [r2]	@ movhi
 4060 1ebc 1A46     		mov	r2, r3
 4061 1ebe 7D4B     		ldr	r3, .L105+4
 4062 1ec0 0121     		movs	r1, #1
 4063 1ec2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4064 1ec6 7A4B     		ldr	r3, .L105
 4065 1ec8 1B88     		ldrh	r3, [r3]
 4066 1eca 5A1C     		adds	r2, r3, #1
 4067 1ecc 91B2     		uxth	r1, r2
 4068 1ece 784A     		ldr	r2, .L105
 4069 1ed0 1180     		strh	r1, [r2]	@ movhi
 4070 1ed2 1A46     		mov	r2, r3
 4071 1ed4 774B     		ldr	r3, .L105+4
 4072 1ed6 0021     		movs	r1, #0
 4073 1ed8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4074 1edc 744B     		ldr	r3, .L105
 4075 1ede 1B88     		ldrh	r3, [r3]
 4076 1ee0 5A1C     		adds	r2, r3, #1
 4077 1ee2 91B2     		uxth	r1, r2
 4078 1ee4 724A     		ldr	r2, .L105
 4079 1ee6 1180     		strh	r1, [r2]	@ movhi
 4080 1ee8 1A46     		mov	r2, r3
 4081 1eea 724B     		ldr	r3, .L105+4
 4082 1eec 0121     		movs	r1, #1
 4083 1eee 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4084 1ef2 6F4B     		ldr	r3, .L105
 4085 1ef4 1B88     		ldrh	r3, [r3]
 4086 1ef6 5A1C     		adds	r2, r3, #1
 4087 1ef8 91B2     		uxth	r1, r2
 4088 1efa 6D4A     		ldr	r2, .L105
 4089 1efc 1180     		strh	r1, [r2]	@ movhi
 4090 1efe 1A46     		mov	r2, r3
 4091 1f00 6C4B     		ldr	r3, .L105+4
 4092 1f02 0021     		movs	r1, #0
 4093 1f04 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4094 1f08 694B     		ldr	r3, .L105
 4095 1f0a 1B88     		ldrh	r3, [r3]
 4096 1f0c 5A1C     		adds	r2, r3, #1
 4097 1f0e 91B2     		uxth	r1, r2
 4098 1f10 674A     		ldr	r2, .L105
 4099 1f12 1180     		strh	r1, [r2]	@ movhi
 4100 1f14 1A46     		mov	r2, r3
 4101 1f16 674B     		ldr	r3, .L105+4
 4102 1f18 0121     		movs	r1, #1
 4103 1f1a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 149:example_project.c ****                   break;
 4104              		.loc 3 149 0
 4105 1f1e 2FE1     		b	.L65
 4106              	.L74:
 150:example_project.c ****           case 7: MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=1; MC2[n++]=0; MC2[n++]=
 4107              		.loc 3 150 0
 4108 1f20 634B     		ldr	r3, .L105
 4109 1f22 1B88     		ldrh	r3, [r3]
 4110 1f24 5A1C     		adds	r2, r3, #1
 4111 1f26 91B2     		uxth	r1, r2
 4112 1f28 614A     		ldr	r2, .L105
 4113 1f2a 1180     		strh	r1, [r2]	@ movhi
 4114 1f2c 1A46     		mov	r2, r3
 4115 1f2e 614B     		ldr	r3, .L105+4
 4116 1f30 0321     		movs	r1, #3
 4117 1f32 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4118 1f36 5E4B     		ldr	r3, .L105
 4119 1f38 1B88     		ldrh	r3, [r3]
 4120 1f3a 5A1C     		adds	r2, r3, #1
 4121 1f3c 91B2     		uxth	r1, r2
 4122 1f3e 5C4A     		ldr	r2, .L105
 4123 1f40 1180     		strh	r1, [r2]	@ movhi
 4124 1f42 1A46     		mov	r2, r3
 4125 1f44 5B4B     		ldr	r3, .L105+4
 4126 1f46 0021     		movs	r1, #0
 4127 1f48 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4128 1f4c 584B     		ldr	r3, .L105
 4129 1f4e 1B88     		ldrh	r3, [r3]
 4130 1f50 5A1C     		adds	r2, r3, #1
 4131 1f52 91B2     		uxth	r1, r2
 4132 1f54 564A     		ldr	r2, .L105
 4133 1f56 1180     		strh	r1, [r2]	@ movhi
 4134 1f58 1A46     		mov	r2, r3
 4135 1f5a 564B     		ldr	r3, .L105+4
 4136 1f5c 0321     		movs	r1, #3
 4137 1f5e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4138 1f62 534B     		ldr	r3, .L105
 4139 1f64 1B88     		ldrh	r3, [r3]
 4140 1f66 5A1C     		adds	r2, r3, #1
 4141 1f68 91B2     		uxth	r1, r2
 4142 1f6a 514A     		ldr	r2, .L105
 4143 1f6c 1180     		strh	r1, [r2]	@ movhi
 4144 1f6e 1A46     		mov	r2, r3
 4145 1f70 504B     		ldr	r3, .L105+4
 4146 1f72 0021     		movs	r1, #0
 4147 1f74 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4148 1f78 4D4B     		ldr	r3, .L105
 4149 1f7a 1B88     		ldrh	r3, [r3]
 4150 1f7c 5A1C     		adds	r2, r3, #1
 4151 1f7e 91B2     		uxth	r1, r2
 4152 1f80 4B4A     		ldr	r2, .L105
 4153 1f82 1180     		strh	r1, [r2]	@ movhi
 4154 1f84 1A46     		mov	r2, r3
 4155 1f86 4B4B     		ldr	r3, .L105+4
 4156 1f88 0121     		movs	r1, #1
 4157 1f8a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4158 1f8e 484B     		ldr	r3, .L105
 4159 1f90 1B88     		ldrh	r3, [r3]
 4160 1f92 5A1C     		adds	r2, r3, #1
 4161 1f94 91B2     		uxth	r1, r2
 4162 1f96 464A     		ldr	r2, .L105
 4163 1f98 1180     		strh	r1, [r2]	@ movhi
 4164 1f9a 1A46     		mov	r2, r3
 4165 1f9c 454B     		ldr	r3, .L105+4
 4166 1f9e 0021     		movs	r1, #0
 4167 1fa0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4168 1fa4 424B     		ldr	r3, .L105
 4169 1fa6 1B88     		ldrh	r3, [r3]
 4170 1fa8 5A1C     		adds	r2, r3, #1
 4171 1faa 91B2     		uxth	r1, r2
 4172 1fac 404A     		ldr	r2, .L105
 4173 1fae 1180     		strh	r1, [r2]	@ movhi
 4174 1fb0 1A46     		mov	r2, r3
 4175 1fb2 404B     		ldr	r3, .L105+4
 4176 1fb4 0121     		movs	r1, #1
 4177 1fb6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4178 1fba 3D4B     		ldr	r3, .L105
 4179 1fbc 1B88     		ldrh	r3, [r3]
 4180 1fbe 5A1C     		adds	r2, r3, #1
 4181 1fc0 91B2     		uxth	r1, r2
 4182 1fc2 3B4A     		ldr	r2, .L105
 4183 1fc4 1180     		strh	r1, [r2]	@ movhi
 4184 1fc6 1A46     		mov	r2, r3
 4185 1fc8 3A4B     		ldr	r3, .L105+4
 4186 1fca 0021     		movs	r1, #0
 4187 1fcc 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4188 1fd0 374B     		ldr	r3, .L105
 4189 1fd2 1B88     		ldrh	r3, [r3]
 4190 1fd4 5A1C     		adds	r2, r3, #1
 4191 1fd6 91B2     		uxth	r1, r2
 4192 1fd8 354A     		ldr	r2, .L105
 4193 1fda 1180     		strh	r1, [r2]	@ movhi
 4194 1fdc 1A46     		mov	r2, r3
 4195 1fde 354B     		ldr	r3, .L105+4
 4196 1fe0 0121     		movs	r1, #1
 4197 1fe2 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 151:example_project.c ****                   break;
 4198              		.loc 3 151 0
 4199 1fe6 CBE0     		b	.L65
 4200              	.L75:
 152:example_project.c ****           case 8: MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=
 4201              		.loc 3 152 0
 4202 1fe8 314B     		ldr	r3, .L105
 4203 1fea 1B88     		ldrh	r3, [r3]
 4204 1fec 5A1C     		adds	r2, r3, #1
 4205 1fee 91B2     		uxth	r1, r2
 4206 1ff0 2F4A     		ldr	r2, .L105
 4207 1ff2 1180     		strh	r1, [r2]	@ movhi
 4208 1ff4 1A46     		mov	r2, r3
 4209 1ff6 2F4B     		ldr	r3, .L105+4
 4210 1ff8 0321     		movs	r1, #3
 4211 1ffa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4212 1ffe 2C4B     		ldr	r3, .L105
 4213 2000 1B88     		ldrh	r3, [r3]
 4214 2002 5A1C     		adds	r2, r3, #1
 4215 2004 91B2     		uxth	r1, r2
 4216 2006 2A4A     		ldr	r2, .L105
 4217 2008 1180     		strh	r1, [r2]	@ movhi
 4218 200a 1A46     		mov	r2, r3
 4219 200c 294B     		ldr	r3, .L105+4
 4220 200e 0021     		movs	r1, #0
 4221 2010 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4222 2014 264B     		ldr	r3, .L105
 4223 2016 1B88     		ldrh	r3, [r3]
 4224 2018 5A1C     		adds	r2, r3, #1
 4225 201a 91B2     		uxth	r1, r2
 4226 201c 244A     		ldr	r2, .L105
 4227 201e 1180     		strh	r1, [r2]	@ movhi
 4228 2020 1A46     		mov	r2, r3
 4229 2022 244B     		ldr	r3, .L105+4
 4230 2024 0321     		movs	r1, #3
 4231 2026 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4232 202a 214B     		ldr	r3, .L105
 4233 202c 1B88     		ldrh	r3, [r3]
 4234 202e 5A1C     		adds	r2, r3, #1
 4235 2030 91B2     		uxth	r1, r2
 4236 2032 1F4A     		ldr	r2, .L105
 4237 2034 1180     		strh	r1, [r2]	@ movhi
 4238 2036 1A46     		mov	r2, r3
 4239 2038 1E4B     		ldr	r3, .L105+4
 4240 203a 0021     		movs	r1, #0
 4241 203c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4242 2040 1B4B     		ldr	r3, .L105
 4243 2042 1B88     		ldrh	r3, [r3]
 4244 2044 5A1C     		adds	r2, r3, #1
 4245 2046 91B2     		uxth	r1, r2
 4246 2048 194A     		ldr	r2, .L105
 4247 204a 1180     		strh	r1, [r2]	@ movhi
 4248 204c 1A46     		mov	r2, r3
 4249 204e 194B     		ldr	r3, .L105+4
 4250 2050 0321     		movs	r1, #3
 4251 2052 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4252 2056 164B     		ldr	r3, .L105
 4253 2058 1B88     		ldrh	r3, [r3]
 4254 205a 5A1C     		adds	r2, r3, #1
 4255 205c 91B2     		uxth	r1, r2
 4256 205e 144A     		ldr	r2, .L105
 4257 2060 1180     		strh	r1, [r2]	@ movhi
 4258 2062 1A46     		mov	r2, r3
 4259 2064 134B     		ldr	r3, .L105+4
 4260 2066 0021     		movs	r1, #0
 4261 2068 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4262 206c 104B     		ldr	r3, .L105
 4263 206e 1B88     		ldrh	r3, [r3]
 4264 2070 5A1C     		adds	r2, r3, #1
 4265 2072 91B2     		uxth	r1, r2
 4266 2074 0E4A     		ldr	r2, .L105
 4267 2076 1180     		strh	r1, [r2]	@ movhi
 4268 2078 1A46     		mov	r2, r3
 4269 207a 0E4B     		ldr	r3, .L105+4
 4270 207c 0121     		movs	r1, #1
 4271 207e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4272 2082 0B4B     		ldr	r3, .L105
 4273 2084 1B88     		ldrh	r3, [r3]
 4274 2086 5A1C     		adds	r2, r3, #1
 4275 2088 91B2     		uxth	r1, r2
 4276 208a 094A     		ldr	r2, .L105
 4277 208c 1180     		strh	r1, [r2]	@ movhi
 4278 208e 1A46     		mov	r2, r3
 4279 2090 084B     		ldr	r3, .L105+4
 4280 2092 0021     		movs	r1, #0
 4281 2094 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4282 2098 054B     		ldr	r3, .L105
 4283 209a 1B88     		ldrh	r3, [r3]
 4284 209c 5A1C     		adds	r2, r3, #1
 4285 209e 91B2     		uxth	r1, r2
 4286 20a0 034A     		ldr	r2, .L105
 4287 20a2 1180     		strh	r1, [r2]	@ movhi
 4288 20a4 1A46     		mov	r2, r3
 4289 20a6 034B     		ldr	r3, .L105+4
 4290 20a8 0121     		movs	r1, #1
 4291 20aa 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 153:example_project.c ****                   break;
 4292              		.loc 3 153 0
 4293 20ae 67E0     		b	.L65
 4294              	.L106:
 4295              		.align	2
 4296              	.L105:
 4297 20b0 00000000 		.word	n
 4298 20b4 00000000 		.word	MC2
 4299              	.L76:
 154:example_project.c ****           case 9: MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=3; MC2[n++]=0; MC2[n++]=
 4300              		.loc 3 154 0
 4301 20b8 5C4B     		ldr	r3, .L107
 4302 20ba 1B88     		ldrh	r3, [r3]
 4303 20bc 5A1C     		adds	r2, r3, #1
 4304 20be 91B2     		uxth	r1, r2
 4305 20c0 5A4A     		ldr	r2, .L107
 4306 20c2 1180     		strh	r1, [r2]	@ movhi
 4307 20c4 1A46     		mov	r2, r3
 4308 20c6 5A4B     		ldr	r3, .L107+4
 4309 20c8 0321     		movs	r1, #3
 4310 20ca 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4311 20ce 574B     		ldr	r3, .L107
 4312 20d0 1B88     		ldrh	r3, [r3]
 4313 20d2 5A1C     		adds	r2, r3, #1
 4314 20d4 91B2     		uxth	r1, r2
 4315 20d6 554A     		ldr	r2, .L107
 4316 20d8 1180     		strh	r1, [r2]	@ movhi
 4317 20da 1A46     		mov	r2, r3
 4318 20dc 544B     		ldr	r3, .L107+4
 4319 20de 0021     		movs	r1, #0
 4320 20e0 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4321 20e4 514B     		ldr	r3, .L107
 4322 20e6 1B88     		ldrh	r3, [r3]
 4323 20e8 5A1C     		adds	r2, r3, #1
 4324 20ea 91B2     		uxth	r1, r2
 4325 20ec 4F4A     		ldr	r2, .L107
 4326 20ee 1180     		strh	r1, [r2]	@ movhi
 4327 20f0 1A46     		mov	r2, r3
 4328 20f2 4F4B     		ldr	r3, .L107+4
 4329 20f4 0321     		movs	r1, #3
 4330 20f6 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4331 20fa 4C4B     		ldr	r3, .L107
 4332 20fc 1B88     		ldrh	r3, [r3]
 4333 20fe 5A1C     		adds	r2, r3, #1
 4334 2100 91B2     		uxth	r1, r2
 4335 2102 4A4A     		ldr	r2, .L107
 4336 2104 1180     		strh	r1, [r2]	@ movhi
 4337 2106 1A46     		mov	r2, r3
 4338 2108 494B     		ldr	r3, .L107+4
 4339 210a 0021     		movs	r1, #0
 4340 210c 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4341 2110 464B     		ldr	r3, .L107
 4342 2112 1B88     		ldrh	r3, [r3]
 4343 2114 5A1C     		adds	r2, r3, #1
 4344 2116 91B2     		uxth	r1, r2
 4345 2118 444A     		ldr	r2, .L107
 4346 211a 1180     		strh	r1, [r2]	@ movhi
 4347 211c 1A46     		mov	r2, r3
 4348 211e 444B     		ldr	r3, .L107+4
 4349 2120 0321     		movs	r1, #3
 4350 2122 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4351 2126 414B     		ldr	r3, .L107
 4352 2128 1B88     		ldrh	r3, [r3]
 4353 212a 5A1C     		adds	r2, r3, #1
 4354 212c 91B2     		uxth	r1, r2
 4355 212e 3F4A     		ldr	r2, .L107
 4356 2130 1180     		strh	r1, [r2]	@ movhi
 4357 2132 1A46     		mov	r2, r3
 4358 2134 3E4B     		ldr	r3, .L107+4
 4359 2136 0021     		movs	r1, #0
 4360 2138 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4361 213c 3B4B     		ldr	r3, .L107
 4362 213e 1B88     		ldrh	r3, [r3]
 4363 2140 5A1C     		adds	r2, r3, #1
 4364 2142 91B2     		uxth	r1, r2
 4365 2144 394A     		ldr	r2, .L107
 4366 2146 1180     		strh	r1, [r2]	@ movhi
 4367 2148 1A46     		mov	r2, r3
 4368 214a 394B     		ldr	r3, .L107+4
 4369 214c 0321     		movs	r1, #3
 4370 214e 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4371 2152 364B     		ldr	r3, .L107
 4372 2154 1B88     		ldrh	r3, [r3]
 4373 2156 5A1C     		adds	r2, r3, #1
 4374 2158 91B2     		uxth	r1, r2
 4375 215a 344A     		ldr	r2, .L107
 4376 215c 1180     		strh	r1, [r2]	@ movhi
 4377 215e 1A46     		mov	r2, r3
 4378 2160 334B     		ldr	r3, .L107+4
 4379 2162 0021     		movs	r1, #0
 4380 2164 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4381 2168 304B     		ldr	r3, .L107
 4382 216a 1B88     		ldrh	r3, [r3]
 4383 216c 5A1C     		adds	r2, r3, #1
 4384 216e 91B2     		uxth	r1, r2
 4385 2170 2E4A     		ldr	r2, .L107
 4386 2172 1180     		strh	r1, [r2]	@ movhi
 4387 2174 1A46     		mov	r2, r3
 4388 2176 2E4B     		ldr	r3, .L107+4
 4389 2178 0121     		movs	r1, #1
 4390 217a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 155:example_project.c ****                   break;
 4391              		.loc 3 155 0
 4392 217e 00BF     		nop
 4393              	.L65:
 156:example_project.c ****         }
 157:example_project.c ****         MC2[n++]=0; MC2[n++]=0; MC2[n++]=0;
 4394              		.loc 3 157 0 discriminator 2
 4395 2180 2A4B     		ldr	r3, .L107
 4396 2182 1B88     		ldrh	r3, [r3]
 4397 2184 5A1C     		adds	r2, r3, #1
 4398 2186 91B2     		uxth	r1, r2
 4399 2188 284A     		ldr	r2, .L107
 4400 218a 1180     		strh	r1, [r2]	@ movhi
 4401 218c 1A46     		mov	r2, r3
 4402 218e 284B     		ldr	r3, .L107+4
 4403 2190 0021     		movs	r1, #0
 4404 2192 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4405 2196 254B     		ldr	r3, .L107
 4406 2198 1B88     		ldrh	r3, [r3]
 4407 219a 5A1C     		adds	r2, r3, #1
 4408 219c 91B2     		uxth	r1, r2
 4409 219e 234A     		ldr	r2, .L107
 4410 21a0 1180     		strh	r1, [r2]	@ movhi
 4411 21a2 1A46     		mov	r2, r3
 4412 21a4 224B     		ldr	r3, .L107+4
 4413 21a6 0021     		movs	r1, #0
 4414 21a8 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 4415 21ac 1F4B     		ldr	r3, .L107
 4416 21ae 1B88     		ldrh	r3, [r3]
 4417 21b0 5A1C     		adds	r2, r3, #1
 4418 21b2 91B2     		uxth	r1, r2
 4419 21b4 1D4A     		ldr	r2, .L107
 4420 21b6 1180     		strh	r1, [r2]	@ movhi
 4421 21b8 1A46     		mov	r2, r3
 4422 21ba 1D4B     		ldr	r3, .L107+4
 4423 21bc 0021     		movs	r1, #0
 4424 21be 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
 132:example_project.c ****       {
 4425              		.loc 3 132 0 discriminator 2
 4426 21c2 1C4B     		ldr	r3, .L107+8
 4427 21c4 1B68     		ldr	r3, [r3]
 4428 21c6 1C4A     		ldr	r2, .L107+12
 4429 21c8 A2FB0323 		umull	r2, r3, r2, r3
 4430 21cc DB08     		lsrs	r3, r3, #3
 4431 21ce 194A     		ldr	r2, .L107+8
 4432 21d0 1360     		str	r3, [r2]
 4433              	.L64:
 132:example_project.c ****       {
 4434              		.loc 3 132 0 is_stmt 0 discriminator 1
 4435 21d2 184B     		ldr	r3, .L107+8
 4436 21d4 1B68     		ldr	r3, [r3]
 4437 21d6 012B     		cmp	r3, #1
 4438 21d8 7FF49EAB 		bne	.L77
 158:example_project.c ****       }
 159:example_project.c ****       n-=2;
 4439              		.loc 3 159 0 is_stmt 1
 4440 21dc 134B     		ldr	r3, .L107
 4441 21de 1B88     		ldrh	r3, [r3]
 4442 21e0 023B     		subs	r3, r3, #2
 4443 21e2 9AB2     		uxth	r2, r3
 4444 21e4 114B     		ldr	r3, .L107
 4445 21e6 1A80     		strh	r2, [r3]	@ movhi
 160:example_project.c ****       
 161:example_project.c ****       t3+=(12000000-PPB->SYST_CVR)*100/12000000;
 4446              		.loc 3 161 0
 4447 21e8 4FF0E023 		mov	r3, #-536813568
 4448 21ec 9B69     		ldr	r3, [r3, #24]
 4449 21ee 6FF06302 		mvn	r2, #99
 4450 21f2 02FB03F2 		mul	r2, r2, r3
 4451 21f6 114B     		ldr	r3, .L107+16
 4452 21f8 1344     		add	r3, r3, r2
 4453 21fa 114A     		ldr	r2, .L107+20
 4454 21fc A2FB0323 		umull	r2, r3, r2, r3
 4455 2200 1A0D     		lsrs	r2, r3, #20
 4456 2202 104B     		ldr	r3, .L107+24
 4457 2204 1B68     		ldr	r3, [r3]
 4458 2206 1344     		add	r3, r3, r2
 4459 2208 0E4A     		ldr	r2, .L107+24
 4460 220a 1360     		str	r3, [r2]
 162:example_project.c ****       SysTick_Config(12000000);
 4461              		.loc 3 162 0
 4462 220c 0E48     		ldr	r0, .L107+28
 4463 220e FFF7FEFF 		bl	SysTick_Config
 163:example_project.c ****       i=k=0;
 4464              		.loc 3 163 0
 4465 2212 0E4B     		ldr	r3, .L107+32
 4466 2214 0022     		movs	r2, #0
 4467 2216 1A80     		strh	r2, [r3]	@ movhi
 4468 2218 0C4B     		ldr	r3, .L107+32
 4469 221a 1A88     		ldrh	r2, [r3]
 4470 221c 0C4B     		ldr	r3, .L107+36
 4471 221e 1A80     		strh	r2, [r3]	@ movhi
 164:example_project.c ****       XMC_GPIO_SetOutputHigh(P1_1);
 4472              		.loc 3 164 0
 4473 2220 0121     		movs	r1, #1
 4474 2222 0C48     		ldr	r0, .L107+40
 4475 2224 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 4476              	.L59:
 113:example_project.c ****     {
 4477              		.loc 3 113 0
 4478 2228 FFF74DBA 		b	.L78
 4479              	.L108:
 4480              		.align	2
 4481              	.L107:
 4482 222c 00000000 		.word	n
 4483 2230 00000000 		.word	MC2
 4484 2234 00000000 		.word	p
 4485 2238 CDCCCCCC 		.word	-858993459
 4486 223c 008C8647 		.word	1200000000
 4487 2240 819F5E16 		.word	375299969
 4488 2244 00000000 		.word	t3
 4489 2248 001BB700 		.word	12000000
 4490 224c 00000000 		.word	k
 4491 2250 00000000 		.word	i
 4492 2254 00810248 		.word	1208123648
 4493              		.cfi_endproc
 4494              	.LFE138:
 4496              		.section	.text.SysTick_Handler,"ax",%progbits
 4497              		.align	1
 4498              		.global	SysTick_Handler
 4499              		.syntax unified
 4500              		.thumb
 4501              		.thumb_func
 4502              		.fpu fpv4-sp-d16
 4504              	SysTick_Handler:
 4505              	.LFB139:
 165:example_project.c ****     }
 166:example_project.c ****   }
 167:example_project.c **** 
 168:example_project.c ****   return(0);
 169:example_project.c **** }
 170:example_project.c **** 
 171:example_project.c **** void SysTick_Handler(void)
 172:example_project.c **** {
 4506              		.loc 3 172 0
 4507              		.cfi_startproc
 4508              		@ args = 0, pretend = 0, frame = 0
 4509              		@ frame_needed = 1, uses_anonymous_args = 0
 4510 0000 80B5     		push	{r7, lr}
 4511              	.LCFI31:
 4512              		.cfi_def_cfa_offset 8
 4513              		.cfi_offset 7, -8
 4514              		.cfi_offset 14, -4
 4515 0002 00AF     		add	r7, sp, #0
 4516              	.LCFI32:
 4517              		.cfi_def_cfa_register 7
 173:example_project.c ****   t3+=100;
 4518              		.loc 3 173 0
 4519 0004 744B     		ldr	r3, .L122
 4520 0006 1B68     		ldr	r3, [r3]
 4521 0008 6433     		adds	r3, r3, #100
 4522 000a 734A     		ldr	r2, .L122
 4523 000c 1360     		str	r3, [r2]
 174:example_project.c ****   if(f1==1)
 4524              		.loc 3 174 0
 4525 000e 734B     		ldr	r3, .L122+4
 4526 0010 1B88     		ldrh	r3, [r3]
 4527 0012 012B     		cmp	r3, #1
 4528 0014 6DD1     		bne	.L110
 175:example_project.c ****   {
 176:example_project.c ****     if(i<j)
 4529              		.loc 3 176 0
 4530 0016 724B     		ldr	r3, .L122+8
 4531 0018 1A88     		ldrh	r2, [r3]
 4532 001a 724B     		ldr	r3, .L122+12
 4533 001c 1B88     		ldrh	r3, [r3]
 4534 001e 9A42     		cmp	r2, r3
 4535 0020 5BD2     		bcs	.L111
 177:example_project.c ****     {
 178:example_project.c ****       if(MC1[i]==++k)
 4536              		.loc 3 178 0
 4537 0022 6F4B     		ldr	r3, .L122+8
 4538 0024 1B88     		ldrh	r3, [r3]
 4539 0026 1A46     		mov	r2, r3
 4540 0028 6F4B     		ldr	r3, .L122+16
 4541 002a 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 4542 002e 6F4B     		ldr	r3, .L122+20
 4543 0030 1B88     		ldrh	r3, [r3]
 4544 0032 0133     		adds	r3, r3, #1
 4545 0034 99B2     		uxth	r1, r3
 4546 0036 6D4B     		ldr	r3, .L122+20
 4547 0038 1980     		strh	r1, [r3]	@ movhi
 4548 003a 6C4B     		ldr	r3, .L122+20
 4549 003c 1B88     		ldrh	r3, [r3]
 4550 003e 9A42     		cmp	r2, r3
 4551 0040 0DD1     		bne	.L112
 179:example_project.c ****       {
 180:example_project.c ****         k=0;
 4552              		.loc 3 180 0
 4553 0042 6A4B     		ldr	r3, .L122+20
 4554 0044 0022     		movs	r2, #0
 4555 0046 1A80     		strh	r2, [r3]	@ movhi
 181:example_project.c ****         ++i;
 4556              		.loc 3 181 0
 4557 0048 654B     		ldr	r3, .L122+8
 4558 004a 1B88     		ldrh	r3, [r3]
 4559 004c 0133     		adds	r3, r3, #1
 4560 004e 9AB2     		uxth	r2, r3
 4561 0050 634B     		ldr	r3, .L122+8
 4562 0052 1A80     		strh	r2, [r3]	@ movhi
 182:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 4563              		.loc 3 182 0
 4564 0054 0121     		movs	r1, #1
 4565 0056 6648     		ldr	r0, .L122+24
 4566 0058 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 183:example_project.c ****       }
 184:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]!=0)
 185:example_project.c ****       {
 186:example_project.c ****         k=0;
 187:example_project.c ****         ++i;
 188:example_project.c ****         XMC_GPIO_SetOutputHigh(P1_1);
 189:example_project.c ****       }
 190:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]==0)
 191:example_project.c ****       {
 192:example_project.c ****         k=0;
 193:example_project.c ****         ++i;
 194:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 195:example_project.c ****       }
 196:example_project.c ****     }
 197:example_project.c ****     else f1=i=k=0;
 198:example_project.c ****   }
 199:example_project.c ****   else if(f2==1)
 200:example_project.c ****   {
 201:example_project.c ****     if(i<n)
 202:example_project.c ****     {
 203:example_project.c ****       if(MC2[i]==++k)
 204:example_project.c ****       {
 205:example_project.c ****         k=0;
 206:example_project.c ****         ++i;
 207:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 208:example_project.c ****       }
 209:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]!=0)
 210:example_project.c ****       {
 211:example_project.c ****         k=0;
 212:example_project.c ****         ++i;
 213:example_project.c ****         XMC_GPIO_SetOutputHigh(P1_1);
 214:example_project.c ****       }
 215:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]==0)
 216:example_project.c ****       {
 217:example_project.c ****         k=0;
 218:example_project.c ****         ++i;
 219:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 220:example_project.c ****       }
 221:example_project.c ****     }
 222:example_project.c ****     else f2=i=k=0;
 223:example_project.c ****   }
 224:example_project.c **** }...
 4567              		.loc 3 224 0
 4568 005c B9E0     		b	.L121
 4569              	.L112:
 184:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]!=0)
 4570              		.loc 3 184 0
 4571 005e 604B     		ldr	r3, .L122+8
 4572 0060 1B88     		ldrh	r3, [r3]
 4573 0062 1A46     		mov	r2, r3
 4574 0064 604B     		ldr	r3, .L122+16
 4575 0066 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 4576 006a 002B     		cmp	r3, #0
 4577 006c 15D1     		bne	.L114
 184:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]!=0)
 4578              		.loc 3 184 0 is_stmt 0 discriminator 1
 4579 006e 5C4B     		ldr	r3, .L122+8
 4580 0070 1B88     		ldrh	r3, [r3]
 4581 0072 0133     		adds	r3, r3, #1
 4582 0074 5C4A     		ldr	r2, .L122+16
 4583 0076 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 4584 007a 002B     		cmp	r3, #0
 4585 007c 0DD0     		beq	.L114
 186:example_project.c ****         k=0;
 4586              		.loc 3 186 0 is_stmt 1
 4587 007e 5B4B     		ldr	r3, .L122+20
 4588 0080 0022     		movs	r2, #0
 4589 0082 1A80     		strh	r2, [r3]	@ movhi
 187:example_project.c ****         ++i;
 4590              		.loc 3 187 0
 4591 0084 564B     		ldr	r3, .L122+8
 4592 0086 1B88     		ldrh	r3, [r3]
 4593 0088 0133     		adds	r3, r3, #1
 4594 008a 9AB2     		uxth	r2, r3
 4595 008c 544B     		ldr	r3, .L122+8
 4596 008e 1A80     		strh	r2, [r3]	@ movhi
 188:example_project.c ****         XMC_GPIO_SetOutputHigh(P1_1);
 4597              		.loc 3 188 0
 4598 0090 0121     		movs	r1, #1
 4599 0092 5748     		ldr	r0, .L122+24
 4600 0094 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 4601 0098 9BE0     		b	.L116
 4602              	.L114:
 190:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]==0)
 4603              		.loc 3 190 0
 4604 009a 514B     		ldr	r3, .L122+8
 4605 009c 1B88     		ldrh	r3, [r3]
 4606 009e 1A46     		mov	r2, r3
 4607 00a0 514B     		ldr	r3, .L122+16
 4608 00a2 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 4609 00a6 002B     		cmp	r3, #0
 4610 00a8 40F09380 		bne	.L121
 190:example_project.c ****       else if(MC1[i]==0&&MC1[i+1]==0)
 4611              		.loc 3 190 0 is_stmt 0 discriminator 1
 4612 00ac 4C4B     		ldr	r3, .L122+8
 4613 00ae 1B88     		ldrh	r3, [r3]
 4614 00b0 0133     		adds	r3, r3, #1
 4615 00b2 4D4A     		ldr	r2, .L122+16
 4616 00b4 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 4617 00b8 002B     		cmp	r3, #0
 4618 00ba 40F08A80 		bne	.L121
 192:example_project.c ****         k=0;
 4619              		.loc 3 192 0 is_stmt 1
 4620 00be 4B4B     		ldr	r3, .L122+20
 4621 00c0 0022     		movs	r2, #0
 4622 00c2 1A80     		strh	r2, [r3]	@ movhi
 193:example_project.c ****         ++i;
 4623              		.loc 3 193 0
 4624 00c4 464B     		ldr	r3, .L122+8
 4625 00c6 1B88     		ldrh	r3, [r3]
 4626 00c8 0133     		adds	r3, r3, #1
 4627 00ca 9AB2     		uxth	r2, r3
 4628 00cc 444B     		ldr	r3, .L122+8
 4629 00ce 1A80     		strh	r2, [r3]	@ movhi
 194:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 4630              		.loc 3 194 0
 4631 00d0 0121     		movs	r1, #1
 4632 00d2 4748     		ldr	r0, .L122+24
 4633 00d4 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 4634              		.loc 3 224 0
 4635 00d8 7BE0     		b	.L121
 4636              	.L111:
 197:example_project.c ****     else f1=i=k=0;
 4637              		.loc 3 197 0
 4638 00da 444B     		ldr	r3, .L122+20
 4639 00dc 0022     		movs	r2, #0
 4640 00de 1A80     		strh	r2, [r3]	@ movhi
 4641 00e0 424B     		ldr	r3, .L122+20
 4642 00e2 1A88     		ldrh	r2, [r3]
 4643 00e4 3E4B     		ldr	r3, .L122+8
 4644 00e6 1A80     		strh	r2, [r3]	@ movhi
 4645 00e8 3D4B     		ldr	r3, .L122+8
 4646 00ea 1A88     		ldrh	r2, [r3]
 4647 00ec 3B4B     		ldr	r3, .L122+4
 4648 00ee 1A80     		strh	r2, [r3]	@ movhi
 4649              		.loc 3 224 0
 4650 00f0 6FE0     		b	.L121
 4651              	.L110:
 199:example_project.c ****   else if(f2==1)
 4652              		.loc 3 199 0
 4653 00f2 404B     		ldr	r3, .L122+28
 4654 00f4 1B88     		ldrh	r3, [r3]
 4655 00f6 012B     		cmp	r3, #1
 4656 00f8 6BD1     		bne	.L121
 201:example_project.c ****     if(i<n)
 4657              		.loc 3 201 0
 4658 00fa 394B     		ldr	r3, .L122+8
 4659 00fc 1A88     		ldrh	r2, [r3]
 4660 00fe 3E4B     		ldr	r3, .L122+32
 4661 0100 1B88     		ldrh	r3, [r3]
 4662 0102 9A42     		cmp	r2, r3
 4663 0104 59D2     		bcs	.L117
 203:example_project.c ****       if(MC2[i]==++k)
 4664              		.loc 3 203 0
 4665 0106 364B     		ldr	r3, .L122+8
 4666 0108 1B88     		ldrh	r3, [r3]
 4667 010a 1A46     		mov	r2, r3
 4668 010c 3B4B     		ldr	r3, .L122+36
 4669 010e 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 4670 0112 364B     		ldr	r3, .L122+20
 4671 0114 1B88     		ldrh	r3, [r3]
 4672 0116 0133     		adds	r3, r3, #1
 4673 0118 99B2     		uxth	r1, r3
 4674 011a 344B     		ldr	r3, .L122+20
 4675 011c 1980     		strh	r1, [r3]	@ movhi
 4676 011e 334B     		ldr	r3, .L122+20
 4677 0120 1B88     		ldrh	r3, [r3]
 4678 0122 9A42     		cmp	r2, r3
 4679 0124 0DD1     		bne	.L118
 205:example_project.c ****         k=0;
 4680              		.loc 3 205 0
 4681 0126 314B     		ldr	r3, .L122+20
 4682 0128 0022     		movs	r2, #0
 4683 012a 1A80     		strh	r2, [r3]	@ movhi
 206:example_project.c ****         ++i;
 4684              		.loc 3 206 0
 4685 012c 2C4B     		ldr	r3, .L122+8
 4686 012e 1B88     		ldrh	r3, [r3]
 4687 0130 0133     		adds	r3, r3, #1
 4688 0132 9AB2     		uxth	r2, r3
 4689 0134 2A4B     		ldr	r3, .L122+8
 4690 0136 1A80     		strh	r2, [r3]	@ movhi
 207:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 4691              		.loc 3 207 0
 4692 0138 0121     		movs	r1, #1
 4693 013a 2D48     		ldr	r0, .L122+24
 4694 013c FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 4695              		.loc 3 224 0
 4696 0140 47E0     		b	.L121
 4697              	.L118:
 209:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]!=0)
 4698              		.loc 3 209 0
 4699 0142 274B     		ldr	r3, .L122+8
 4700 0144 1B88     		ldrh	r3, [r3]
 4701 0146 1A46     		mov	r2, r3
 4702 0148 2C4B     		ldr	r3, .L122+36
 4703 014a 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 4704 014e 002B     		cmp	r3, #0
 4705 0150 15D1     		bne	.L120
 209:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]!=0)
 4706              		.loc 3 209 0 is_stmt 0 discriminator 1
 4707 0152 234B     		ldr	r3, .L122+8
 4708 0154 1B88     		ldrh	r3, [r3]
 4709 0156 0133     		adds	r3, r3, #1
 4710 0158 284A     		ldr	r2, .L122+36
 4711 015a 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 4712 015e 002B     		cmp	r3, #0
 4713 0160 0DD0     		beq	.L120
 211:example_project.c ****         k=0;
 4714              		.loc 3 211 0 is_stmt 1
 4715 0162 224B     		ldr	r3, .L122+20
 4716 0164 0022     		movs	r2, #0
 4717 0166 1A80     		strh	r2, [r3]	@ movhi
 212:example_project.c ****         ++i;
 4718              		.loc 3 212 0
 4719 0168 1D4B     		ldr	r3, .L122+8
 4720 016a 1B88     		ldrh	r3, [r3]
 4721 016c 0133     		adds	r3, r3, #1
 4722 016e 9AB2     		uxth	r2, r3
 4723 0170 1B4B     		ldr	r3, .L122+8
 4724 0172 1A80     		strh	r2, [r3]	@ movhi
 213:example_project.c ****         XMC_GPIO_SetOutputHigh(P1_1);
 4725              		.loc 3 213 0
 4726 0174 0121     		movs	r1, #1
 4727 0176 1E48     		ldr	r0, .L122+24
 4728 0178 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 4729 017c 29E0     		b	.L116
 4730              	.L120:
 215:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]==0)
 4731              		.loc 3 215 0
 4732 017e 184B     		ldr	r3, .L122+8
 4733 0180 1B88     		ldrh	r3, [r3]
 4734 0182 1A46     		mov	r2, r3
 4735 0184 1D4B     		ldr	r3, .L122+36
 4736 0186 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 4737 018a 002B     		cmp	r3, #0
 4738 018c 21D1     		bne	.L121
 215:example_project.c ****       else if(MC2[i]==0&&MC2[i+1]==0)
 4739              		.loc 3 215 0 is_stmt 0 discriminator 1
 4740 018e 144B     		ldr	r3, .L122+8
 4741 0190 1B88     		ldrh	r3, [r3]
 4742 0192 0133     		adds	r3, r3, #1
 4743 0194 194A     		ldr	r2, .L122+36
 4744 0196 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 4745 019a 002B     		cmp	r3, #0
 4746 019c 19D1     		bne	.L121
 217:example_project.c ****         k=0;
 4747              		.loc 3 217 0 is_stmt 1
 4748 019e 134B     		ldr	r3, .L122+20
 4749 01a0 0022     		movs	r2, #0
 4750 01a2 1A80     		strh	r2, [r3]	@ movhi
 218:example_project.c ****         ++i;
 4751              		.loc 3 218 0
 4752 01a4 0E4B     		ldr	r3, .L122+8
 4753 01a6 1B88     		ldrh	r3, [r3]
 4754 01a8 0133     		adds	r3, r3, #1
 4755 01aa 9AB2     		uxth	r2, r3
 4756 01ac 0C4B     		ldr	r3, .L122+8
 4757 01ae 1A80     		strh	r2, [r3]	@ movhi
 219:example_project.c ****         XMC_GPIO_SetOutputLow(P1_1);
 4758              		.loc 3 219 0
 4759 01b0 0121     		movs	r1, #1
 4760 01b2 0F48     		ldr	r0, .L122+24
 4761 01b4 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 4762              		.loc 3 224 0
 4763 01b8 0BE0     		b	.L121
 4764              	.L117:
 222:example_project.c ****     else f2=i=k=0;
 4765              		.loc 3 222 0
 4766 01ba 0C4B     		ldr	r3, .L122+20
 4767 01bc 0022     		movs	r2, #0
 4768 01be 1A80     		strh	r2, [r3]	@ movhi
 4769 01c0 0A4B     		ldr	r3, .L122+20
 4770 01c2 1A88     		ldrh	r2, [r3]
 4771 01c4 064B     		ldr	r3, .L122+8
 4772 01c6 1A80     		strh	r2, [r3]	@ movhi
 4773 01c8 054B     		ldr	r3, .L122+8
 4774 01ca 1A88     		ldrh	r2, [r3]
 4775 01cc 094B     		ldr	r3, .L122+28
 4776 01ce 1A80     		strh	r2, [r3]	@ movhi
 4777              		.loc 3 224 0
 4778 01d0 FFE7     		b	.L121
 4779              	.L116:
 4780              	.L121:
 4781 01d2 00BF     		nop
 4782 01d4 80BD     		pop	{r7, pc}
 4783              	.L123:
 4784 01d6 00BF     		.align	2
 4785              	.L122:
 4786 01d8 00000000 		.word	t3
 4787 01dc 00000000 		.word	f1
 4788 01e0 00000000 		.word	i
 4789 01e4 00000000 		.word	j
 4790 01e8 00000000 		.word	MC1
 4791 01ec 00000000 		.word	k
 4792 01f0 00810248 		.word	1208123648
 4793 01f4 00000000 		.word	f2
 4794 01f8 00000000 		.word	n
 4795 01fc 00000000 		.word	MC2
 4796              		.cfi_endproc
 4797              	.LFE139:
 4799              		.text
 4800              	.Letext0:
 4801              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4802              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4803              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 4804              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 4805              		.file 8 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 4806              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 4807              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
 4808              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 4809              		.file 12 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_gpio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 example_project.c
     /tmp/cc3PocNK.s:17     .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/cc3PocNK.s:23     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/cc3PocNK.s:89     .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/cc3PocNK.s:95     .text.SysTick_Config:0000000000000000 $t
     /tmp/cc3PocNK.s:101    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/cc3PocNK.s:161    .text.SysTick_Config:0000000000000040 $d
     /tmp/cc3PocNK.s:166    .text.XMC_GPIO_SetOutputHigh:0000000000000000 $t
     /tmp/cc3PocNK.s:172    .text.XMC_GPIO_SetOutputHigh:0000000000000000 XMC_GPIO_SetOutputHigh
     /tmp/cc3PocNK.s:217    .text.XMC_GPIO_SetOutputLow:0000000000000000 $t
     /tmp/cc3PocNK.s:223    .text.XMC_GPIO_SetOutputLow:0000000000000000 XMC_GPIO_SetOutputLow
     /tmp/cc3PocNK.s:267    .text.XMC_GPIO_GetInput:0000000000000000 $t
     /tmp/cc3PocNK.s:273    .text.XMC_GPIO_GetInput:0000000000000000 XMC_GPIO_GetInput
     /tmp/cc3PocNK.s:321    .data:0000000000000000 str
     /tmp/cc3PocNK.s:318    .data:0000000000000000 $d
                            *COM*:0000000000000200 MC1
                            *COM*:0000000000000800 MC2
     /tmp/cc3PocNK.s:330    .bss:0000000000000000 f1
     /tmp/cc3PocNK.s:327    .bss:0000000000000000 $d
     /tmp/cc3PocNK.s:336    .bss:0000000000000002 f2
     /tmp/cc3PocNK.s:342    .bss:0000000000000004 i
     /tmp/cc3PocNK.s:348    .bss:0000000000000006 j
     /tmp/cc3PocNK.s:354    .bss:0000000000000008 k
     /tmp/cc3PocNK.s:360    .bss:000000000000000a n
                            *COM*:0000000000000004 p
     /tmp/cc3PocNK.s:367    .bss:000000000000000c t1
     /tmp/cc3PocNK.s:373    .bss:0000000000000010 t2
     /tmp/cc3PocNK.s:379    .bss:0000000000000014 t3
     /tmp/cc3PocNK.s:386    .rodata:0000000000000000 Button_config
     /tmp/cc3PocNK.s:383    .rodata:0000000000000000 $d
     /tmp/cc3PocNK.s:396    .rodata:000000000000000c LED_config
     /tmp/cc3PocNK.s:403    .text.main:0000000000000000 $t
     /tmp/cc3PocNK.s:410    .text.main:0000000000000000 main
     /tmp/cc3PocNK.s:469    .text.main:000000000000005c $d
     /tmp/cc3PocNK.s:560    .text.main:00000000000001c8 $t
     /tmp/cc3PocNK.s:672    .text.main:00000000000002ac $d
     /tmp/cc3PocNK.s:682    .text.main:00000000000002cc $t
     /tmp/cc3PocNK.s:953    .text.main:0000000000000508 $d
     /tmp/cc3PocNK.s:957    .text.main:0000000000000510 $t
     /tmp/cc3PocNK.s:1268   .text.main:00000000000007a4 $d
     /tmp/cc3PocNK.s:1272   .text.main:00000000000007ac $t
     /tmp/cc3PocNK.s:1543   .text.main:00000000000009e8 $d
     /tmp/cc3PocNK.s:1547   .text.main:00000000000009f0 $t
     /tmp/cc3PocNK.s:1852   .text.main:0000000000000c70 $d
     /tmp/cc3PocNK.s:1856   .text.main:0000000000000c78 $t
     /tmp/cc3PocNK.s:2079   .text.main:0000000000000e54 $d
     /tmp/cc3PocNK.s:2083   .text.main:0000000000000e5c $t
     /tmp/cc3PocNK.s:2366   .text.main:00000000000010b4 $d
     /tmp/cc3PocNK.s:2370   .text.main:00000000000010bc $t
     /tmp/cc3PocNK.s:2653   .text.main:0000000000001314 $d
     /tmp/cc3PocNK.s:2657   .text.main:000000000000131c $t
     /tmp/cc3PocNK.s:2940   .text.main:0000000000001574 $d
     /tmp/cc3PocNK.s:2944   .text.main:000000000000157c $t
     /tmp/cc3PocNK.s:3171   .text.main:0000000000001740 $d
     /tmp/cc3PocNK.s:3187   .text.main:0000000000001778 $t
     /tmp/cc3PocNK.s:3415   .text.main:000000000000194c $d
     /tmp/cc3PocNK.s:3429   .text.main:0000000000001974 $d
     /tmp/cc3PocNK.s:3440   .text.main:0000000000001998 $t
     /tmp/cc3PocNK.s:3723   .text.main:0000000000001bf0 $d
     /tmp/cc3PocNK.s:3727   .text.main:0000000000001bf8 $t
     /tmp/cc3PocNK.s:4010   .text.main:0000000000001e50 $d
     /tmp/cc3PocNK.s:4014   .text.main:0000000000001e58 $t
     /tmp/cc3PocNK.s:4297   .text.main:00000000000020b0 $d
     /tmp/cc3PocNK.s:4301   .text.main:00000000000020b8 $t
     /tmp/cc3PocNK.s:4482   .text.main:000000000000222c $d
     /tmp/cc3PocNK.s:4497   .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc3PocNK.s:4504   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc3PocNK.s:4786   .text.SysTick_Handler:00000000000001d8 $d
                           .group:0000000000000000 wm4.0.7a9f4dea188ccacb7d502cdcabb040c1
                           .group:0000000000000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.14fad0b327eb9dcf106599b738d85132
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc_gpio.h.97.fa6a2e1be6030a75d960293cc3bbbd6b
                           .group:0000000000000000 wm4.xmc4_gpio_map.h.74.66e9110cf801b78826ef5354da51c32f
                           .group:0000000000000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4

UNDEFINED SYMBOLS
XMC_GPIO_Init
strlwr
strcpy
