NDFramePage.OnPageTitleLoaded("SystemVerilogModule:up_uart_lite","up_uart_lite");NDSummary.OnSummaryLoaded("SystemVerilogModule:up_uart_lite",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[130,0,1,"up_uart_lite"],[131,0,4,"DIVISOR","DIVISOR"],[132,0,4,"FIFO_DEPTH","FIFO_DEPTH"],[133,0,0,"Register Information","Register_Information"],[134,0,2,"RX_FIFO_REG","RX_FIFO_REG"],[135,0,2,"TX_FIFO_REG","TX_FIFO_REG"],[136,0,2,"STATUS_REG","STATUS_REG"],[137,0,3,"Status Register Bits","Status_Register_Bits"],[138,0,3,,"PE"],[139,0,3,,"FE"],[140,0,3,,"OE"],[141,0,3,,"irq_en"],[142,0,3,,"tx_full"],[143,0,3,,"tx_empty"],[144,0,3,,"rx_full"],[145,0,3,,"rx_valid"],[146,0,2,"CONTROL_REG","CONTROL_REG"],[147,0,3,"Control Register Bits","Control_Register_Bits"],[148,0,3,,"ENABLE_INTR_BIT"],[149,0,3,,"RESET_RX_BIT"],[150,0,3,,"RESET_TX_BIT"]]);